
CV05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003830  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  080038f0  080038f0  000138f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039d0  080039d0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080039d0  080039d0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080039d0  080039d0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039d0  080039d0  000139d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039d4  080039d4  000139d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080039d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  20000070  08003a48  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002f4  08003a48  000202f4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a7a4  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c62  00000000  00000000  0002a83c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009f0  00000000  00000000  0002c4a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008f8  00000000  00000000  0002ce90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000d658  00000000  00000000  0002d788  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008d21  00000000  00000000  0003ade0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00046f1f  00000000  00000000  00043b01  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0008aa20  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002940  00000000  00000000  0008aa9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080038d8 	.word	0x080038d8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080038d8 	.word	0x080038d8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char const *buf, int n)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	607a      	str	r2, [r7, #4]
 /* stdout redirection to UART2 */
 HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	b29a      	uxth	r2, r3
 8000230:	2301      	movs	r3, #1
 8000232:	425b      	negs	r3, r3
 8000234:	68b9      	ldr	r1, [r7, #8]
 8000236:	4804      	ldr	r0, [pc, #16]	; (8000248 <_write+0x28>)
 8000238:	f001 fef8 	bl	800202c <HAL_UART_Transmit>
 return n;
 800023c:	687b      	ldr	r3, [r7, #4]
}
 800023e:	0018      	movs	r0, r3
 8000240:	46bd      	mov	sp, r7
 8000242:	b004      	add	sp, #16
 8000244:	bd80      	pop	{r7, pc}
 8000246:	46c0      	nop			; (mov r8, r8)
 8000248:	2000026c 	.word	0x2000026c

0800024c <uart_process_command>:

void uart_process_command(uint8_t* cmd)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
	printf("prijato: '%s'\n", cmd);
 8000254:	687a      	ldr	r2, [r7, #4]
 8000256:	4b04      	ldr	r3, [pc, #16]	; (8000268 <uart_process_command+0x1c>)
 8000258:	0011      	movs	r1, r2
 800025a:	0018      	movs	r0, r3
 800025c:	f002 fc24 	bl	8002aa8 <iprintf>
}
 8000260:	46c0      	nop			; (mov r8, r8)
 8000262:	46bd      	mov	sp, r7
 8000264:	b002      	add	sp, #8
 8000266:	bd80      	pop	{r7, pc}
 8000268:	080038f0 	.word	0x080038f0

0800026c <uart_byte_available>:

#define CMD_BUFFER_LEN 255
static void uart_byte_available(uint8_t c)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
 8000272:	0002      	movs	r2, r0
 8000274:	1dfb      	adds	r3, r7, #7
 8000276:	701a      	strb	r2, [r3, #0]
 static uint16_t cnt;
 static char data[CMD_BUFFER_LEN];
 if (cnt < CMD_BUFFER_LEN && c >= 32 && c <= 126) data[cnt++] = c;
 8000278:	4b19      	ldr	r3, [pc, #100]	; (80002e0 <uart_byte_available+0x74>)
 800027a:	881b      	ldrh	r3, [r3, #0]
 800027c:	2bfe      	cmp	r3, #254	; 0xfe
 800027e:	d812      	bhi.n	80002a6 <uart_byte_available+0x3a>
 8000280:	1dfb      	adds	r3, r7, #7
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	2b1f      	cmp	r3, #31
 8000286:	d90e      	bls.n	80002a6 <uart_byte_available+0x3a>
 8000288:	1dfb      	adds	r3, r7, #7
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	2b7e      	cmp	r3, #126	; 0x7e
 800028e:	d80a      	bhi.n	80002a6 <uart_byte_available+0x3a>
 8000290:	4b13      	ldr	r3, [pc, #76]	; (80002e0 <uart_byte_available+0x74>)
 8000292:	881b      	ldrh	r3, [r3, #0]
 8000294:	1c5a      	adds	r2, r3, #1
 8000296:	b291      	uxth	r1, r2
 8000298:	4a11      	ldr	r2, [pc, #68]	; (80002e0 <uart_byte_available+0x74>)
 800029a:	8011      	strh	r1, [r2, #0]
 800029c:	0019      	movs	r1, r3
 800029e:	4b11      	ldr	r3, [pc, #68]	; (80002e4 <uart_byte_available+0x78>)
 80002a0:	1dfa      	adds	r2, r7, #7
 80002a2:	7812      	ldrb	r2, [r2, #0]
 80002a4:	545a      	strb	r2, [r3, r1]
 if ((c == '\n' || c == '\r') && cnt > 0)
 80002a6:	1dfb      	adds	r3, r7, #7
 80002a8:	781b      	ldrb	r3, [r3, #0]
 80002aa:	2b0a      	cmp	r3, #10
 80002ac:	d003      	beq.n	80002b6 <uart_byte_available+0x4a>
 80002ae:	1dfb      	adds	r3, r7, #7
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	2b0d      	cmp	r3, #13
 80002b4:	d110      	bne.n	80002d8 <uart_byte_available+0x6c>
 80002b6:	4b0a      	ldr	r3, [pc, #40]	; (80002e0 <uart_byte_available+0x74>)
 80002b8:	881b      	ldrh	r3, [r3, #0]
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d00c      	beq.n	80002d8 <uart_byte_available+0x6c>
 {
	 data[cnt] = '\0';
 80002be:	4b08      	ldr	r3, [pc, #32]	; (80002e0 <uart_byte_available+0x74>)
 80002c0:	881b      	ldrh	r3, [r3, #0]
 80002c2:	001a      	movs	r2, r3
 80002c4:	4b07      	ldr	r3, [pc, #28]	; (80002e4 <uart_byte_available+0x78>)
 80002c6:	2100      	movs	r1, #0
 80002c8:	5499      	strb	r1, [r3, r2]
	 uart_process_command(data);
 80002ca:	4b06      	ldr	r3, [pc, #24]	; (80002e4 <uart_byte_available+0x78>)
 80002cc:	0018      	movs	r0, r3
 80002ce:	f7ff ffbd 	bl	800024c <uart_process_command>
	 cnt = 0;
 80002d2:	4b03      	ldr	r3, [pc, #12]	; (80002e0 <uart_byte_available+0x74>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	801a      	strh	r2, [r3, #0]
 }
}
 80002d8:	46c0      	nop			; (mov r8, r8)
 80002da:	46bd      	mov	sp, r7
 80002dc:	b002      	add	sp, #8
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	200000ce 	.word	0x200000ce
 80002e4:	200000d0 	.word	0x200000d0

080002e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002ee:	f000 fb77 	bl	80009e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002f2:	f000 f83d 	bl	8000370 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002f6:	f000 f92b 	bl	8000550 <MX_GPIO_Init>
  MX_DMA_Init();
 80002fa:	f000 f90b 	bl	8000514 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80002fe:	f000 f8d9 	bl	80004b4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000302:	f000 f897 	bl	8000434 <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 8000306:	4916      	ldr	r1, [pc, #88]	; (8000360 <main+0x78>)
 8000308:	4b16      	ldr	r3, [pc, #88]	; (8000364 <main+0x7c>)
 800030a:	2240      	movs	r2, #64	; 0x40
 800030c:	0018      	movs	r0, r3
 800030e:	f001 ff35 	bl	800217c <HAL_UART_Receive_DMA>





	  while (uart_rx_read_ptr != uart_rx_write_ptr) //process incoming data
 8000312:	e019      	b.n	8000348 <main+0x60>
	  {
	   uint8_t b = uart_rx_buf[uart_rx_read_ptr];
 8000314:	4b14      	ldr	r3, [pc, #80]	; (8000368 <main+0x80>)
 8000316:	881b      	ldrh	r3, [r3, #0]
 8000318:	b29b      	uxth	r3, r3
 800031a:	0019      	movs	r1, r3
 800031c:	1dfb      	adds	r3, r7, #7
 800031e:	4a10      	ldr	r2, [pc, #64]	; (8000360 <main+0x78>)
 8000320:	5c52      	ldrb	r2, [r2, r1]
 8000322:	701a      	strb	r2, [r3, #0]
	   if (++uart_rx_read_ptr >= RX_BUFFER_LEN) uart_rx_read_ptr = 0; // increase read pointer
 8000324:	4b10      	ldr	r3, [pc, #64]	; (8000368 <main+0x80>)
 8000326:	881b      	ldrh	r3, [r3, #0]
 8000328:	b29b      	uxth	r3, r3
 800032a:	3301      	adds	r3, #1
 800032c:	b29b      	uxth	r3, r3
 800032e:	4a0e      	ldr	r2, [pc, #56]	; (8000368 <main+0x80>)
 8000330:	1c19      	adds	r1, r3, #0
 8000332:	8011      	strh	r1, [r2, #0]
 8000334:	2b3f      	cmp	r3, #63	; 0x3f
 8000336:	d902      	bls.n	800033e <main+0x56>
 8000338:	4b0b      	ldr	r3, [pc, #44]	; (8000368 <main+0x80>)
 800033a:	2200      	movs	r2, #0
 800033c:	801a      	strh	r2, [r3, #0]
	   uart_byte_available(b); // process every received byte with the RX state machine
 800033e:	1dfb      	adds	r3, r7, #7
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	0018      	movs	r0, r3
 8000344:	f7ff ff92 	bl	800026c <uart_byte_available>
	  while (uart_rx_read_ptr != uart_rx_write_ptr) //process incoming data
 8000348:	4b07      	ldr	r3, [pc, #28]	; (8000368 <main+0x80>)
 800034a:	881b      	ldrh	r3, [r3, #0]
 800034c:	b29b      	uxth	r3, r3
 800034e:	0019      	movs	r1, r3
 8000350:	4b06      	ldr	r3, [pc, #24]	; (800036c <main+0x84>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	685b      	ldr	r3, [r3, #4]
 8000356:	2240      	movs	r2, #64	; 0x40
 8000358:	1ad3      	subs	r3, r2, r3
 800035a:	4299      	cmp	r1, r3
 800035c:	d1da      	bne.n	8000314 <main+0x2c>
 800035e:	e7f3      	b.n	8000348 <main+0x60>
 8000360:	2000008c 	.word	0x2000008c
 8000364:	2000026c 	.word	0x2000026c
 8000368:	200000cc 	.word	0x200000cc
 800036c:	200001dc 	.word	0x200001dc

08000370 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000370:	b590      	push	{r4, r7, lr}
 8000372:	b095      	sub	sp, #84	; 0x54
 8000374:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000376:	2420      	movs	r4, #32
 8000378:	193b      	adds	r3, r7, r4
 800037a:	0018      	movs	r0, r3
 800037c:	2330      	movs	r3, #48	; 0x30
 800037e:	001a      	movs	r2, r3
 8000380:	2100      	movs	r1, #0
 8000382:	f002 fb89 	bl	8002a98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000386:	2310      	movs	r3, #16
 8000388:	18fb      	adds	r3, r7, r3
 800038a:	0018      	movs	r0, r3
 800038c:	2310      	movs	r3, #16
 800038e:	001a      	movs	r2, r3
 8000390:	2100      	movs	r1, #0
 8000392:	f002 fb81 	bl	8002a98 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000396:	003b      	movs	r3, r7
 8000398:	0018      	movs	r0, r3
 800039a:	2310      	movs	r3, #16
 800039c:	001a      	movs	r2, r3
 800039e:	2100      	movs	r1, #0
 80003a0:	f002 fb7a 	bl	8002a98 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003a4:	0021      	movs	r1, r4
 80003a6:	187b      	adds	r3, r7, r1
 80003a8:	2202      	movs	r2, #2
 80003aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003ac:	187b      	adds	r3, r7, r1
 80003ae:	2201      	movs	r2, #1
 80003b0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003b2:	187b      	adds	r3, r7, r1
 80003b4:	2210      	movs	r2, #16
 80003b6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003b8:	187b      	adds	r3, r7, r1
 80003ba:	2202      	movs	r2, #2
 80003bc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003be:	187b      	adds	r3, r7, r1
 80003c0:	2200      	movs	r2, #0
 80003c2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80003c4:	187b      	adds	r3, r7, r1
 80003c6:	22a0      	movs	r2, #160	; 0xa0
 80003c8:	0392      	lsls	r2, r2, #14
 80003ca:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80003cc:	187b      	adds	r3, r7, r1
 80003ce:	2200      	movs	r2, #0
 80003d0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d2:	187b      	adds	r3, r7, r1
 80003d4:	0018      	movs	r0, r3
 80003d6:	f001 f899 	bl	800150c <HAL_RCC_OscConfig>
 80003da:	1e03      	subs	r3, r0, #0
 80003dc:	d001      	beq.n	80003e2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80003de:	f000 f93b 	bl	8000658 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e2:	2110      	movs	r1, #16
 80003e4:	187b      	adds	r3, r7, r1
 80003e6:	2207      	movs	r2, #7
 80003e8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ea:	187b      	adds	r3, r7, r1
 80003ec:	2202      	movs	r2, #2
 80003ee:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003f0:	187b      	adds	r3, r7, r1
 80003f2:	2200      	movs	r2, #0
 80003f4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003f6:	187b      	adds	r3, r7, r1
 80003f8:	2200      	movs	r2, #0
 80003fa:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003fc:	187b      	adds	r3, r7, r1
 80003fe:	2101      	movs	r1, #1
 8000400:	0018      	movs	r0, r3
 8000402:	f001 fb9f 	bl	8001b44 <HAL_RCC_ClockConfig>
 8000406:	1e03      	subs	r3, r0, #0
 8000408:	d001      	beq.n	800040e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800040a:	f000 f925 	bl	8000658 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800040e:	003b      	movs	r3, r7
 8000410:	2220      	movs	r2, #32
 8000412:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000414:	003b      	movs	r3, r7
 8000416:	2200      	movs	r2, #0
 8000418:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800041a:	003b      	movs	r3, r7
 800041c:	0018      	movs	r0, r3
 800041e:	f001 fce3 	bl	8001de8 <HAL_RCCEx_PeriphCLKConfig>
 8000422:	1e03      	subs	r3, r0, #0
 8000424:	d001      	beq.n	800042a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000426:	f000 f917 	bl	8000658 <Error_Handler>
  }
}
 800042a:	46c0      	nop			; (mov r8, r8)
 800042c:	46bd      	mov	sp, r7
 800042e:	b015      	add	sp, #84	; 0x54
 8000430:	bd90      	pop	{r4, r7, pc}
	...

08000434 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000438:	4b1b      	ldr	r3, [pc, #108]	; (80004a8 <MX_I2C1_Init+0x74>)
 800043a:	4a1c      	ldr	r2, [pc, #112]	; (80004ac <MX_I2C1_Init+0x78>)
 800043c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 800043e:	4b1a      	ldr	r3, [pc, #104]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000440:	4a1b      	ldr	r2, [pc, #108]	; (80004b0 <MX_I2C1_Init+0x7c>)
 8000442:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000444:	4b18      	ldr	r3, [pc, #96]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000446:	2200      	movs	r2, #0
 8000448:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800044a:	4b17      	ldr	r3, [pc, #92]	; (80004a8 <MX_I2C1_Init+0x74>)
 800044c:	2201      	movs	r2, #1
 800044e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000450:	4b15      	ldr	r3, [pc, #84]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000452:	2200      	movs	r2, #0
 8000454:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000456:	4b14      	ldr	r3, [pc, #80]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000458:	2200      	movs	r2, #0
 800045a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800045c:	4b12      	ldr	r3, [pc, #72]	; (80004a8 <MX_I2C1_Init+0x74>)
 800045e:	2200      	movs	r2, #0
 8000460:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000462:	4b11      	ldr	r3, [pc, #68]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000464:	2200      	movs	r2, #0
 8000466:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000468:	4b0f      	ldr	r3, [pc, #60]	; (80004a8 <MX_I2C1_Init+0x74>)
 800046a:	2200      	movs	r2, #0
 800046c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800046e:	4b0e      	ldr	r3, [pc, #56]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000470:	0018      	movs	r0, r3
 8000472:	f000 ff1d 	bl	80012b0 <HAL_I2C_Init>
 8000476:	1e03      	subs	r3, r0, #0
 8000478:	d001      	beq.n	800047e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800047a:	f000 f8ed 	bl	8000658 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800047e:	4b0a      	ldr	r3, [pc, #40]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000480:	2100      	movs	r1, #0
 8000482:	0018      	movs	r0, r3
 8000484:	f000 ffaa 	bl	80013dc <HAL_I2CEx_ConfigAnalogFilter>
 8000488:	1e03      	subs	r3, r0, #0
 800048a:	d001      	beq.n	8000490 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800048c:	f000 f8e4 	bl	8000658 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000490:	4b05      	ldr	r3, [pc, #20]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000492:	2100      	movs	r1, #0
 8000494:	0018      	movs	r0, r3
 8000496:	f000 ffed 	bl	8001474 <HAL_I2CEx_ConfigDigitalFilter>
 800049a:	1e03      	subs	r3, r0, #0
 800049c:	d001      	beq.n	80004a2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800049e:	f000 f8db 	bl	8000658 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	46bd      	mov	sp, r7
 80004a6:	bd80      	pop	{r7, pc}
 80004a8:	20000220 	.word	0x20000220
 80004ac:	40005400 	.word	0x40005400
 80004b0:	0000020b 	.word	0x0000020b

080004b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004b8:	4b14      	ldr	r3, [pc, #80]	; (800050c <MX_USART2_UART_Init+0x58>)
 80004ba:	4a15      	ldr	r2, [pc, #84]	; (8000510 <MX_USART2_UART_Init+0x5c>)
 80004bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80004be:	4b13      	ldr	r3, [pc, #76]	; (800050c <MX_USART2_UART_Init+0x58>)
 80004c0:	2296      	movs	r2, #150	; 0x96
 80004c2:	0212      	lsls	r2, r2, #8
 80004c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004c6:	4b11      	ldr	r3, [pc, #68]	; (800050c <MX_USART2_UART_Init+0x58>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004cc:	4b0f      	ldr	r3, [pc, #60]	; (800050c <MX_USART2_UART_Init+0x58>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004d2:	4b0e      	ldr	r3, [pc, #56]	; (800050c <MX_USART2_UART_Init+0x58>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004d8:	4b0c      	ldr	r3, [pc, #48]	; (800050c <MX_USART2_UART_Init+0x58>)
 80004da:	220c      	movs	r2, #12
 80004dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004de:	4b0b      	ldr	r3, [pc, #44]	; (800050c <MX_USART2_UART_Init+0x58>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004e4:	4b09      	ldr	r3, [pc, #36]	; (800050c <MX_USART2_UART_Init+0x58>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004ea:	4b08      	ldr	r3, [pc, #32]	; (800050c <MX_USART2_UART_Init+0x58>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004f0:	4b06      	ldr	r3, [pc, #24]	; (800050c <MX_USART2_UART_Init+0x58>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004f6:	4b05      	ldr	r3, [pc, #20]	; (800050c <MX_USART2_UART_Init+0x58>)
 80004f8:	0018      	movs	r0, r3
 80004fa:	f001 fd43 	bl	8001f84 <HAL_UART_Init>
 80004fe:	1e03      	subs	r3, r0, #0
 8000500:	d001      	beq.n	8000506 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000502:	f000 f8a9 	bl	8000658 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	2000026c 	.word	0x2000026c
 8000510:	40004400 	.word	0x40004400

08000514 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800051a:	4b0c      	ldr	r3, [pc, #48]	; (800054c <MX_DMA_Init+0x38>)
 800051c:	695a      	ldr	r2, [r3, #20]
 800051e:	4b0b      	ldr	r3, [pc, #44]	; (800054c <MX_DMA_Init+0x38>)
 8000520:	2101      	movs	r1, #1
 8000522:	430a      	orrs	r2, r1
 8000524:	615a      	str	r2, [r3, #20]
 8000526:	4b09      	ldr	r3, [pc, #36]	; (800054c <MX_DMA_Init+0x38>)
 8000528:	695b      	ldr	r3, [r3, #20]
 800052a:	2201      	movs	r2, #1
 800052c:	4013      	ands	r3, r2
 800052e:	607b      	str	r3, [r7, #4]
 8000530:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000532:	2200      	movs	r2, #0
 8000534:	2100      	movs	r1, #0
 8000536:	200b      	movs	r0, #11
 8000538:	f000 fb62 	bl	8000c00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 800053c:	200b      	movs	r0, #11
 800053e:	f000 fb74 	bl	8000c2a <HAL_NVIC_EnableIRQ>

}
 8000542:	46c0      	nop			; (mov r8, r8)
 8000544:	46bd      	mov	sp, r7
 8000546:	b002      	add	sp, #8
 8000548:	bd80      	pop	{r7, pc}
 800054a:	46c0      	nop			; (mov r8, r8)
 800054c:	40021000 	.word	0x40021000

08000550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000550:	b590      	push	{r4, r7, lr}
 8000552:	b089      	sub	sp, #36	; 0x24
 8000554:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000556:	240c      	movs	r4, #12
 8000558:	193b      	adds	r3, r7, r4
 800055a:	0018      	movs	r0, r3
 800055c:	2314      	movs	r3, #20
 800055e:	001a      	movs	r2, r3
 8000560:	2100      	movs	r1, #0
 8000562:	f002 fa99 	bl	8002a98 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000566:	4b38      	ldr	r3, [pc, #224]	; (8000648 <MX_GPIO_Init+0xf8>)
 8000568:	695a      	ldr	r2, [r3, #20]
 800056a:	4b37      	ldr	r3, [pc, #220]	; (8000648 <MX_GPIO_Init+0xf8>)
 800056c:	2180      	movs	r1, #128	; 0x80
 800056e:	0309      	lsls	r1, r1, #12
 8000570:	430a      	orrs	r2, r1
 8000572:	615a      	str	r2, [r3, #20]
 8000574:	4b34      	ldr	r3, [pc, #208]	; (8000648 <MX_GPIO_Init+0xf8>)
 8000576:	695a      	ldr	r2, [r3, #20]
 8000578:	2380      	movs	r3, #128	; 0x80
 800057a:	031b      	lsls	r3, r3, #12
 800057c:	4013      	ands	r3, r2
 800057e:	60bb      	str	r3, [r7, #8]
 8000580:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000582:	4b31      	ldr	r3, [pc, #196]	; (8000648 <MX_GPIO_Init+0xf8>)
 8000584:	695a      	ldr	r2, [r3, #20]
 8000586:	4b30      	ldr	r3, [pc, #192]	; (8000648 <MX_GPIO_Init+0xf8>)
 8000588:	2180      	movs	r1, #128	; 0x80
 800058a:	0289      	lsls	r1, r1, #10
 800058c:	430a      	orrs	r2, r1
 800058e:	615a      	str	r2, [r3, #20]
 8000590:	4b2d      	ldr	r3, [pc, #180]	; (8000648 <MX_GPIO_Init+0xf8>)
 8000592:	695a      	ldr	r2, [r3, #20]
 8000594:	2380      	movs	r3, #128	; 0x80
 8000596:	029b      	lsls	r3, r3, #10
 8000598:	4013      	ands	r3, r2
 800059a:	607b      	str	r3, [r7, #4]
 800059c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800059e:	4b2a      	ldr	r3, [pc, #168]	; (8000648 <MX_GPIO_Init+0xf8>)
 80005a0:	695a      	ldr	r2, [r3, #20]
 80005a2:	4b29      	ldr	r3, [pc, #164]	; (8000648 <MX_GPIO_Init+0xf8>)
 80005a4:	2180      	movs	r1, #128	; 0x80
 80005a6:	02c9      	lsls	r1, r1, #11
 80005a8:	430a      	orrs	r2, r1
 80005aa:	615a      	str	r2, [r3, #20]
 80005ac:	4b26      	ldr	r3, [pc, #152]	; (8000648 <MX_GPIO_Init+0xf8>)
 80005ae:	695a      	ldr	r2, [r3, #20]
 80005b0:	2380      	movs	r3, #128	; 0x80
 80005b2:	02db      	lsls	r3, r3, #11
 80005b4:	4013      	ands	r3, r2
 80005b6:	603b      	str	r3, [r7, #0]
 80005b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LD2_Pin, GPIO_PIN_RESET);
 80005ba:	2390      	movs	r3, #144	; 0x90
 80005bc:	05db      	lsls	r3, r3, #23
 80005be:	2200      	movs	r2, #0
 80005c0:	2130      	movs	r1, #48	; 0x30
 80005c2:	0018      	movs	r0, r3
 80005c4:	f000 fe56 	bl	8001274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 80005c8:	4b20      	ldr	r3, [pc, #128]	; (800064c <MX_GPIO_Init+0xfc>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	2101      	movs	r1, #1
 80005ce:	0018      	movs	r0, r3
 80005d0:	f000 fe50 	bl	8001274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005d4:	193b      	adds	r3, r7, r4
 80005d6:	2280      	movs	r2, #128	; 0x80
 80005d8:	0192      	lsls	r2, r2, #6
 80005da:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005dc:	193b      	adds	r3, r7, r4
 80005de:	4a1c      	ldr	r2, [pc, #112]	; (8000650 <MX_GPIO_Init+0x100>)
 80005e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e2:	193b      	adds	r3, r7, r4
 80005e4:	2200      	movs	r2, #0
 80005e6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005e8:	193b      	adds	r3, r7, r4
 80005ea:	4a1a      	ldr	r2, [pc, #104]	; (8000654 <MX_GPIO_Init+0x104>)
 80005ec:	0019      	movs	r1, r3
 80005ee:	0010      	movs	r0, r2
 80005f0:	f000 fcd0 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LD2_Pin;
 80005f4:	193b      	adds	r3, r7, r4
 80005f6:	2230      	movs	r2, #48	; 0x30
 80005f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005fa:	193b      	adds	r3, r7, r4
 80005fc:	2201      	movs	r2, #1
 80005fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000600:	193b      	adds	r3, r7, r4
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000606:	193b      	adds	r3, r7, r4
 8000608:	2200      	movs	r2, #0
 800060a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060c:	193a      	adds	r2, r7, r4
 800060e:	2390      	movs	r3, #144	; 0x90
 8000610:	05db      	lsls	r3, r3, #23
 8000612:	0011      	movs	r1, r2
 8000614:	0018      	movs	r0, r3
 8000616:	f000 fcbd 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED0_Pin */
  GPIO_InitStruct.Pin = LED0_Pin;
 800061a:	0021      	movs	r1, r4
 800061c:	187b      	adds	r3, r7, r1
 800061e:	2201      	movs	r2, #1
 8000620:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000622:	187b      	adds	r3, r7, r1
 8000624:	2201      	movs	r2, #1
 8000626:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000628:	187b      	adds	r3, r7, r1
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2200      	movs	r2, #0
 8000632:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8000634:	187b      	adds	r3, r7, r1
 8000636:	4a05      	ldr	r2, [pc, #20]	; (800064c <MX_GPIO_Init+0xfc>)
 8000638:	0019      	movs	r1, r3
 800063a:	0010      	movs	r0, r2
 800063c:	f000 fcaa 	bl	8000f94 <HAL_GPIO_Init>

}
 8000640:	46c0      	nop			; (mov r8, r8)
 8000642:	46bd      	mov	sp, r7
 8000644:	b009      	add	sp, #36	; 0x24
 8000646:	bd90      	pop	{r4, r7, pc}
 8000648:	40021000 	.word	0x40021000
 800064c:	48000400 	.word	0x48000400
 8000650:	10210000 	.word	0x10210000
 8000654:	48000800 	.word	0x48000800

08000658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800065c:	46c0      	nop			; (mov r8, r8)
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
	...

08000664 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800066a:	4b0f      	ldr	r3, [pc, #60]	; (80006a8 <HAL_MspInit+0x44>)
 800066c:	699a      	ldr	r2, [r3, #24]
 800066e:	4b0e      	ldr	r3, [pc, #56]	; (80006a8 <HAL_MspInit+0x44>)
 8000670:	2101      	movs	r1, #1
 8000672:	430a      	orrs	r2, r1
 8000674:	619a      	str	r2, [r3, #24]
 8000676:	4b0c      	ldr	r3, [pc, #48]	; (80006a8 <HAL_MspInit+0x44>)
 8000678:	699b      	ldr	r3, [r3, #24]
 800067a:	2201      	movs	r2, #1
 800067c:	4013      	ands	r3, r2
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000682:	4b09      	ldr	r3, [pc, #36]	; (80006a8 <HAL_MspInit+0x44>)
 8000684:	69da      	ldr	r2, [r3, #28]
 8000686:	4b08      	ldr	r3, [pc, #32]	; (80006a8 <HAL_MspInit+0x44>)
 8000688:	2180      	movs	r1, #128	; 0x80
 800068a:	0549      	lsls	r1, r1, #21
 800068c:	430a      	orrs	r2, r1
 800068e:	61da      	str	r2, [r3, #28]
 8000690:	4b05      	ldr	r3, [pc, #20]	; (80006a8 <HAL_MspInit+0x44>)
 8000692:	69da      	ldr	r2, [r3, #28]
 8000694:	2380      	movs	r3, #128	; 0x80
 8000696:	055b      	lsls	r3, r3, #21
 8000698:	4013      	ands	r3, r2
 800069a:	603b      	str	r3, [r7, #0]
 800069c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800069e:	46c0      	nop			; (mov r8, r8)
 80006a0:	46bd      	mov	sp, r7
 80006a2:	b002      	add	sp, #8
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	40021000 	.word	0x40021000

080006ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b08a      	sub	sp, #40	; 0x28
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b4:	2314      	movs	r3, #20
 80006b6:	18fb      	adds	r3, r7, r3
 80006b8:	0018      	movs	r0, r3
 80006ba:	2314      	movs	r3, #20
 80006bc:	001a      	movs	r2, r3
 80006be:	2100      	movs	r1, #0
 80006c0:	f002 f9ea 	bl	8002a98 <memset>
  if(hi2c->Instance==I2C1)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a1c      	ldr	r2, [pc, #112]	; (800073c <HAL_I2C_MspInit+0x90>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d131      	bne.n	8000732 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ce:	4b1c      	ldr	r3, [pc, #112]	; (8000740 <HAL_I2C_MspInit+0x94>)
 80006d0:	695a      	ldr	r2, [r3, #20]
 80006d2:	4b1b      	ldr	r3, [pc, #108]	; (8000740 <HAL_I2C_MspInit+0x94>)
 80006d4:	2180      	movs	r1, #128	; 0x80
 80006d6:	02c9      	lsls	r1, r1, #11
 80006d8:	430a      	orrs	r2, r1
 80006da:	615a      	str	r2, [r3, #20]
 80006dc:	4b18      	ldr	r3, [pc, #96]	; (8000740 <HAL_I2C_MspInit+0x94>)
 80006de:	695a      	ldr	r2, [r3, #20]
 80006e0:	2380      	movs	r3, #128	; 0x80
 80006e2:	02db      	lsls	r3, r3, #11
 80006e4:	4013      	ands	r3, r2
 80006e6:	613b      	str	r3, [r7, #16]
 80006e8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80006ea:	2114      	movs	r1, #20
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	22c0      	movs	r2, #192	; 0xc0
 80006f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006f2:	187b      	adds	r3, r7, r1
 80006f4:	2212      	movs	r2, #18
 80006f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006f8:	187b      	adds	r3, r7, r1
 80006fa:	2201      	movs	r2, #1
 80006fc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	2203      	movs	r2, #3
 8000702:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000704:	187b      	adds	r3, r7, r1
 8000706:	2201      	movs	r2, #1
 8000708:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800070a:	187b      	adds	r3, r7, r1
 800070c:	4a0d      	ldr	r2, [pc, #52]	; (8000744 <HAL_I2C_MspInit+0x98>)
 800070e:	0019      	movs	r1, r3
 8000710:	0010      	movs	r0, r2
 8000712:	f000 fc3f 	bl	8000f94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000716:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <HAL_I2C_MspInit+0x94>)
 8000718:	69da      	ldr	r2, [r3, #28]
 800071a:	4b09      	ldr	r3, [pc, #36]	; (8000740 <HAL_I2C_MspInit+0x94>)
 800071c:	2180      	movs	r1, #128	; 0x80
 800071e:	0389      	lsls	r1, r1, #14
 8000720:	430a      	orrs	r2, r1
 8000722:	61da      	str	r2, [r3, #28]
 8000724:	4b06      	ldr	r3, [pc, #24]	; (8000740 <HAL_I2C_MspInit+0x94>)
 8000726:	69da      	ldr	r2, [r3, #28]
 8000728:	2380      	movs	r3, #128	; 0x80
 800072a:	039b      	lsls	r3, r3, #14
 800072c:	4013      	ands	r3, r2
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	46bd      	mov	sp, r7
 8000736:	b00a      	add	sp, #40	; 0x28
 8000738:	bd80      	pop	{r7, pc}
 800073a:	46c0      	nop			; (mov r8, r8)
 800073c:	40005400 	.word	0x40005400
 8000740:	40021000 	.word	0x40021000
 8000744:	48000400 	.word	0x48000400

08000748 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b08a      	sub	sp, #40	; 0x28
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000750:	2314      	movs	r3, #20
 8000752:	18fb      	adds	r3, r7, r3
 8000754:	0018      	movs	r0, r3
 8000756:	2314      	movs	r3, #20
 8000758:	001a      	movs	r2, r3
 800075a:	2100      	movs	r1, #0
 800075c:	f002 f99c 	bl	8002a98 <memset>
  if(huart->Instance==USART2)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a2f      	ldr	r2, [pc, #188]	; (8000824 <HAL_UART_MspInit+0xdc>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d158      	bne.n	800081c <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800076a:	4b2f      	ldr	r3, [pc, #188]	; (8000828 <HAL_UART_MspInit+0xe0>)
 800076c:	69da      	ldr	r2, [r3, #28]
 800076e:	4b2e      	ldr	r3, [pc, #184]	; (8000828 <HAL_UART_MspInit+0xe0>)
 8000770:	2180      	movs	r1, #128	; 0x80
 8000772:	0289      	lsls	r1, r1, #10
 8000774:	430a      	orrs	r2, r1
 8000776:	61da      	str	r2, [r3, #28]
 8000778:	4b2b      	ldr	r3, [pc, #172]	; (8000828 <HAL_UART_MspInit+0xe0>)
 800077a:	69da      	ldr	r2, [r3, #28]
 800077c:	2380      	movs	r3, #128	; 0x80
 800077e:	029b      	lsls	r3, r3, #10
 8000780:	4013      	ands	r3, r2
 8000782:	613b      	str	r3, [r7, #16]
 8000784:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000786:	4b28      	ldr	r3, [pc, #160]	; (8000828 <HAL_UART_MspInit+0xe0>)
 8000788:	695a      	ldr	r2, [r3, #20]
 800078a:	4b27      	ldr	r3, [pc, #156]	; (8000828 <HAL_UART_MspInit+0xe0>)
 800078c:	2180      	movs	r1, #128	; 0x80
 800078e:	0289      	lsls	r1, r1, #10
 8000790:	430a      	orrs	r2, r1
 8000792:	615a      	str	r2, [r3, #20]
 8000794:	4b24      	ldr	r3, [pc, #144]	; (8000828 <HAL_UART_MspInit+0xe0>)
 8000796:	695a      	ldr	r2, [r3, #20]
 8000798:	2380      	movs	r3, #128	; 0x80
 800079a:	029b      	lsls	r3, r3, #10
 800079c:	4013      	ands	r3, r2
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80007a2:	2114      	movs	r1, #20
 80007a4:	187b      	adds	r3, r7, r1
 80007a6:	220c      	movs	r2, #12
 80007a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007aa:	187b      	adds	r3, r7, r1
 80007ac:	2202      	movs	r2, #2
 80007ae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	187b      	adds	r3, r7, r1
 80007b2:	2200      	movs	r2, #0
 80007b4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b6:	187b      	adds	r3, r7, r1
 80007b8:	2200      	movs	r2, #0
 80007ba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	2201      	movs	r2, #1
 80007c0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c2:	187a      	adds	r2, r7, r1
 80007c4:	2390      	movs	r3, #144	; 0x90
 80007c6:	05db      	lsls	r3, r3, #23
 80007c8:	0011      	movs	r1, r2
 80007ca:	0018      	movs	r0, r3
 80007cc:	f000 fbe2 	bl	8000f94 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 80007d0:	4b16      	ldr	r3, [pc, #88]	; (800082c <HAL_UART_MspInit+0xe4>)
 80007d2:	4a17      	ldr	r2, [pc, #92]	; (8000830 <HAL_UART_MspInit+0xe8>)
 80007d4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007d6:	4b15      	ldr	r3, [pc, #84]	; (800082c <HAL_UART_MspInit+0xe4>)
 80007d8:	2200      	movs	r2, #0
 80007da:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80007dc:	4b13      	ldr	r3, [pc, #76]	; (800082c <HAL_UART_MspInit+0xe4>)
 80007de:	2200      	movs	r2, #0
 80007e0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80007e2:	4b12      	ldr	r3, [pc, #72]	; (800082c <HAL_UART_MspInit+0xe4>)
 80007e4:	2280      	movs	r2, #128	; 0x80
 80007e6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007e8:	4b10      	ldr	r3, [pc, #64]	; (800082c <HAL_UART_MspInit+0xe4>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007ee:	4b0f      	ldr	r3, [pc, #60]	; (800082c <HAL_UART_MspInit+0xe4>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80007f4:	4b0d      	ldr	r3, [pc, #52]	; (800082c <HAL_UART_MspInit+0xe4>)
 80007f6:	2220      	movs	r2, #32
 80007f8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80007fa:	4b0c      	ldr	r3, [pc, #48]	; (800082c <HAL_UART_MspInit+0xe4>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000800:	4b0a      	ldr	r3, [pc, #40]	; (800082c <HAL_UART_MspInit+0xe4>)
 8000802:	0018      	movs	r0, r3
 8000804:	f000 fa2e 	bl	8000c64 <HAL_DMA_Init>
 8000808:	1e03      	subs	r3, r0, #0
 800080a:	d001      	beq.n	8000810 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 800080c:	f7ff ff24 	bl	8000658 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	4a06      	ldr	r2, [pc, #24]	; (800082c <HAL_UART_MspInit+0xe4>)
 8000814:	66da      	str	r2, [r3, #108]	; 0x6c
 8000816:	4b05      	ldr	r3, [pc, #20]	; (800082c <HAL_UART_MspInit+0xe4>)
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800081c:	46c0      	nop			; (mov r8, r8)
 800081e:	46bd      	mov	sp, r7
 8000820:	b00a      	add	sp, #40	; 0x28
 8000822:	bd80      	pop	{r7, pc}
 8000824:	40004400 	.word	0x40004400
 8000828:	40021000 	.word	0x40021000
 800082c:	200001dc 	.word	0x200001dc
 8000830:	40020058 	.word	0x40020058

08000834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000838:	46c0      	nop			; (mov r8, r8)
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}

0800083e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000842:	e7fe      	b.n	8000842 <HardFault_Handler+0x4>

08000844 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000848:	46c0      	nop			; (mov r8, r8)
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}

0800084e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800084e:	b580      	push	{r7, lr}
 8000850:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000852:	46c0      	nop			; (mov r8, r8)
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}

08000858 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800085c:	f000 f908 	bl	8000a70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000860:	46c0      	nop			; (mov r8, r8)
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
	...

08000868 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800086c:	4b03      	ldr	r3, [pc, #12]	; (800087c <DMA1_Channel4_5_IRQHandler+0x14>)
 800086e:	0018      	movs	r0, r3
 8000870:	f000 faa6 	bl	8000dc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000874:	46c0      	nop			; (mov r8, r8)
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	200001dc 	.word	0x200001dc

08000880 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800088c:	2300      	movs	r3, #0
 800088e:	617b      	str	r3, [r7, #20]
 8000890:	e00a      	b.n	80008a8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000892:	e000      	b.n	8000896 <_read+0x16>
 8000894:	bf00      	nop
 8000896:	0001      	movs	r1, r0
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	1c5a      	adds	r2, r3, #1
 800089c:	60ba      	str	r2, [r7, #8]
 800089e:	b2ca      	uxtb	r2, r1
 80008a0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	3301      	adds	r3, #1
 80008a6:	617b      	str	r3, [r7, #20]
 80008a8:	697a      	ldr	r2, [r7, #20]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	429a      	cmp	r2, r3
 80008ae:	dbf0      	blt.n	8000892 <_read+0x12>
	}

return len;
 80008b0:	687b      	ldr	r3, [r7, #4]
}
 80008b2:	0018      	movs	r0, r3
 80008b4:	46bd      	mov	sp, r7
 80008b6:	b006      	add	sp, #24
 80008b8:	bd80      	pop	{r7, pc}

080008ba <_close>:
	}
	return len;
}

int _close(int file)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	b082      	sub	sp, #8
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]
	return -1;
 80008c2:	2301      	movs	r3, #1
 80008c4:	425b      	negs	r3, r3
}
 80008c6:	0018      	movs	r0, r3
 80008c8:	46bd      	mov	sp, r7
 80008ca:	b002      	add	sp, #8
 80008cc:	bd80      	pop	{r7, pc}

080008ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008ce:	b580      	push	{r7, lr}
 80008d0:	b082      	sub	sp, #8
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	6078      	str	r0, [r7, #4]
 80008d6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	2280      	movs	r2, #128	; 0x80
 80008dc:	0192      	lsls	r2, r2, #6
 80008de:	605a      	str	r2, [r3, #4]
	return 0;
 80008e0:	2300      	movs	r3, #0
}
 80008e2:	0018      	movs	r0, r3
 80008e4:	46bd      	mov	sp, r7
 80008e6:	b002      	add	sp, #8
 80008e8:	bd80      	pop	{r7, pc}

080008ea <_isatty>:

int _isatty(int file)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	b082      	sub	sp, #8
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	6078      	str	r0, [r7, #4]
	return 1;
 80008f2:	2301      	movs	r3, #1
}
 80008f4:	0018      	movs	r0, r3
 80008f6:	46bd      	mov	sp, r7
 80008f8:	b002      	add	sp, #8
 80008fa:	bd80      	pop	{r7, pc}

080008fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	60f8      	str	r0, [r7, #12]
 8000904:	60b9      	str	r1, [r7, #8]
 8000906:	607a      	str	r2, [r7, #4]
	return 0;
 8000908:	2300      	movs	r3, #0
}
 800090a:	0018      	movs	r0, r3
 800090c:	46bd      	mov	sp, r7
 800090e:	b004      	add	sp, #16
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b086      	sub	sp, #24
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800091c:	4a14      	ldr	r2, [pc, #80]	; (8000970 <_sbrk+0x5c>)
 800091e:	4b15      	ldr	r3, [pc, #84]	; (8000974 <_sbrk+0x60>)
 8000920:	1ad3      	subs	r3, r2, r3
 8000922:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000928:	4b13      	ldr	r3, [pc, #76]	; (8000978 <_sbrk+0x64>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d102      	bne.n	8000936 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000930:	4b11      	ldr	r3, [pc, #68]	; (8000978 <_sbrk+0x64>)
 8000932:	4a12      	ldr	r2, [pc, #72]	; (800097c <_sbrk+0x68>)
 8000934:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000936:	4b10      	ldr	r3, [pc, #64]	; (8000978 <_sbrk+0x64>)
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	18d3      	adds	r3, r2, r3
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	429a      	cmp	r2, r3
 8000942:	d207      	bcs.n	8000954 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000944:	f002 f87e 	bl	8002a44 <__errno>
 8000948:	0003      	movs	r3, r0
 800094a:	220c      	movs	r2, #12
 800094c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800094e:	2301      	movs	r3, #1
 8000950:	425b      	negs	r3, r3
 8000952:	e009      	b.n	8000968 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000954:	4b08      	ldr	r3, [pc, #32]	; (8000978 <_sbrk+0x64>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800095a:	4b07      	ldr	r3, [pc, #28]	; (8000978 <_sbrk+0x64>)
 800095c:	681a      	ldr	r2, [r3, #0]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	18d2      	adds	r2, r2, r3
 8000962:	4b05      	ldr	r3, [pc, #20]	; (8000978 <_sbrk+0x64>)
 8000964:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000966:	68fb      	ldr	r3, [r7, #12]
}
 8000968:	0018      	movs	r0, r3
 800096a:	46bd      	mov	sp, r7
 800096c:	b006      	add	sp, #24
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20002000 	.word	0x20002000
 8000974:	00000400 	.word	0x00000400
 8000978:	200001d0 	.word	0x200001d0
 800097c:	200002f8 	.word	0x200002f8

08000980 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000984:	46c0      	nop			; (mov r8, r8)
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
	...

0800098c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800098c:	480d      	ldr	r0, [pc, #52]	; (80009c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800098e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000990:	480d      	ldr	r0, [pc, #52]	; (80009c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000992:	490e      	ldr	r1, [pc, #56]	; (80009cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000994:	4a0e      	ldr	r2, [pc, #56]	; (80009d0 <LoopForever+0xe>)
  movs r3, #0
 8000996:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000998:	e002      	b.n	80009a0 <LoopCopyDataInit>

0800099a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800099a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800099c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800099e:	3304      	adds	r3, #4

080009a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009a4:	d3f9      	bcc.n	800099a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009a6:	4a0b      	ldr	r2, [pc, #44]	; (80009d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009a8:	4c0b      	ldr	r4, [pc, #44]	; (80009d8 <LoopForever+0x16>)
  movs r3, #0
 80009aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009ac:	e001      	b.n	80009b2 <LoopFillZerobss>

080009ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009b0:	3204      	adds	r2, #4

080009b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009b4:	d3fb      	bcc.n	80009ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80009b6:	f7ff ffe3 	bl	8000980 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80009ba:	f002 f849 	bl	8002a50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009be:	f7ff fc93 	bl	80002e8 <main>

080009c2 <LoopForever>:

LoopForever:
    b LoopForever
 80009c2:	e7fe      	b.n	80009c2 <LoopForever>
  ldr   r0, =_estack
 80009c4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80009c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009cc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80009d0:	080039d8 	.word	0x080039d8
  ldr r2, =_sbss
 80009d4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80009d8:	200002f4 	.word	0x200002f4

080009dc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009dc:	e7fe      	b.n	80009dc <ADC1_IRQHandler>
	...

080009e0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009e4:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <HAL_Init+0x24>)
 80009e6:	681a      	ldr	r2, [r3, #0]
 80009e8:	4b06      	ldr	r3, [pc, #24]	; (8000a04 <HAL_Init+0x24>)
 80009ea:	2110      	movs	r1, #16
 80009ec:	430a      	orrs	r2, r1
 80009ee:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80009f0:	2000      	movs	r0, #0
 80009f2:	f000 f809 	bl	8000a08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009f6:	f7ff fe35 	bl	8000664 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009fa:	2300      	movs	r3, #0
}
 80009fc:	0018      	movs	r0, r3
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	40022000 	.word	0x40022000

08000a08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a08:	b590      	push	{r4, r7, lr}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a10:	4b14      	ldr	r3, [pc, #80]	; (8000a64 <HAL_InitTick+0x5c>)
 8000a12:	681c      	ldr	r4, [r3, #0]
 8000a14:	4b14      	ldr	r3, [pc, #80]	; (8000a68 <HAL_InitTick+0x60>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	0019      	movs	r1, r3
 8000a1a:	23fa      	movs	r3, #250	; 0xfa
 8000a1c:	0098      	lsls	r0, r3, #2
 8000a1e:	f7ff fb73 	bl	8000108 <__udivsi3>
 8000a22:	0003      	movs	r3, r0
 8000a24:	0019      	movs	r1, r3
 8000a26:	0020      	movs	r0, r4
 8000a28:	f7ff fb6e 	bl	8000108 <__udivsi3>
 8000a2c:	0003      	movs	r3, r0
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f000 f90b 	bl	8000c4a <HAL_SYSTICK_Config>
 8000a34:	1e03      	subs	r3, r0, #0
 8000a36:	d001      	beq.n	8000a3c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	e00f      	b.n	8000a5c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	2b03      	cmp	r3, #3
 8000a40:	d80b      	bhi.n	8000a5a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a42:	6879      	ldr	r1, [r7, #4]
 8000a44:	2301      	movs	r3, #1
 8000a46:	425b      	negs	r3, r3
 8000a48:	2200      	movs	r2, #0
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	f000 f8d8 	bl	8000c00 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <HAL_InitTick+0x64>)
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000a56:	2300      	movs	r3, #0
 8000a58:	e000      	b.n	8000a5c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a5a:	2301      	movs	r3, #1
}
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	b003      	add	sp, #12
 8000a62:	bd90      	pop	{r4, r7, pc}
 8000a64:	20000000 	.word	0x20000000
 8000a68:	20000008 	.word	0x20000008
 8000a6c:	20000004 	.word	0x20000004

08000a70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a74:	4b05      	ldr	r3, [pc, #20]	; (8000a8c <HAL_IncTick+0x1c>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	001a      	movs	r2, r3
 8000a7a:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <HAL_IncTick+0x20>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	18d2      	adds	r2, r2, r3
 8000a80:	4b03      	ldr	r3, [pc, #12]	; (8000a90 <HAL_IncTick+0x20>)
 8000a82:	601a      	str	r2, [r3, #0]
}
 8000a84:	46c0      	nop			; (mov r8, r8)
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	20000008 	.word	0x20000008
 8000a90:	200002ec 	.word	0x200002ec

08000a94 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  return uwTick;
 8000a98:	4b02      	ldr	r3, [pc, #8]	; (8000aa4 <HAL_GetTick+0x10>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
}
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	200002ec 	.word	0x200002ec

08000aa8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	0002      	movs	r2, r0
 8000ab0:	1dfb      	adds	r3, r7, #7
 8000ab2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ab4:	1dfb      	adds	r3, r7, #7
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b7f      	cmp	r3, #127	; 0x7f
 8000aba:	d809      	bhi.n	8000ad0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000abc:	1dfb      	adds	r3, r7, #7
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	001a      	movs	r2, r3
 8000ac2:	231f      	movs	r3, #31
 8000ac4:	401a      	ands	r2, r3
 8000ac6:	4b04      	ldr	r3, [pc, #16]	; (8000ad8 <__NVIC_EnableIRQ+0x30>)
 8000ac8:	2101      	movs	r1, #1
 8000aca:	4091      	lsls	r1, r2
 8000acc:	000a      	movs	r2, r1
 8000ace:	601a      	str	r2, [r3, #0]
  }
}
 8000ad0:	46c0      	nop			; (mov r8, r8)
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	b002      	add	sp, #8
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	e000e100 	.word	0xe000e100

08000adc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000adc:	b590      	push	{r4, r7, lr}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	0002      	movs	r2, r0
 8000ae4:	6039      	str	r1, [r7, #0]
 8000ae6:	1dfb      	adds	r3, r7, #7
 8000ae8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000aea:	1dfb      	adds	r3, r7, #7
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	2b7f      	cmp	r3, #127	; 0x7f
 8000af0:	d828      	bhi.n	8000b44 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000af2:	4a2f      	ldr	r2, [pc, #188]	; (8000bb0 <__NVIC_SetPriority+0xd4>)
 8000af4:	1dfb      	adds	r3, r7, #7
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	b25b      	sxtb	r3, r3
 8000afa:	089b      	lsrs	r3, r3, #2
 8000afc:	33c0      	adds	r3, #192	; 0xc0
 8000afe:	009b      	lsls	r3, r3, #2
 8000b00:	589b      	ldr	r3, [r3, r2]
 8000b02:	1dfa      	adds	r2, r7, #7
 8000b04:	7812      	ldrb	r2, [r2, #0]
 8000b06:	0011      	movs	r1, r2
 8000b08:	2203      	movs	r2, #3
 8000b0a:	400a      	ands	r2, r1
 8000b0c:	00d2      	lsls	r2, r2, #3
 8000b0e:	21ff      	movs	r1, #255	; 0xff
 8000b10:	4091      	lsls	r1, r2
 8000b12:	000a      	movs	r2, r1
 8000b14:	43d2      	mvns	r2, r2
 8000b16:	401a      	ands	r2, r3
 8000b18:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	019b      	lsls	r3, r3, #6
 8000b1e:	22ff      	movs	r2, #255	; 0xff
 8000b20:	401a      	ands	r2, r3
 8000b22:	1dfb      	adds	r3, r7, #7
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	0018      	movs	r0, r3
 8000b28:	2303      	movs	r3, #3
 8000b2a:	4003      	ands	r3, r0
 8000b2c:	00db      	lsls	r3, r3, #3
 8000b2e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b30:	481f      	ldr	r0, [pc, #124]	; (8000bb0 <__NVIC_SetPriority+0xd4>)
 8000b32:	1dfb      	adds	r3, r7, #7
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	b25b      	sxtb	r3, r3
 8000b38:	089b      	lsrs	r3, r3, #2
 8000b3a:	430a      	orrs	r2, r1
 8000b3c:	33c0      	adds	r3, #192	; 0xc0
 8000b3e:	009b      	lsls	r3, r3, #2
 8000b40:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b42:	e031      	b.n	8000ba8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b44:	4a1b      	ldr	r2, [pc, #108]	; (8000bb4 <__NVIC_SetPriority+0xd8>)
 8000b46:	1dfb      	adds	r3, r7, #7
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	0019      	movs	r1, r3
 8000b4c:	230f      	movs	r3, #15
 8000b4e:	400b      	ands	r3, r1
 8000b50:	3b08      	subs	r3, #8
 8000b52:	089b      	lsrs	r3, r3, #2
 8000b54:	3306      	adds	r3, #6
 8000b56:	009b      	lsls	r3, r3, #2
 8000b58:	18d3      	adds	r3, r2, r3
 8000b5a:	3304      	adds	r3, #4
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	1dfa      	adds	r2, r7, #7
 8000b60:	7812      	ldrb	r2, [r2, #0]
 8000b62:	0011      	movs	r1, r2
 8000b64:	2203      	movs	r2, #3
 8000b66:	400a      	ands	r2, r1
 8000b68:	00d2      	lsls	r2, r2, #3
 8000b6a:	21ff      	movs	r1, #255	; 0xff
 8000b6c:	4091      	lsls	r1, r2
 8000b6e:	000a      	movs	r2, r1
 8000b70:	43d2      	mvns	r2, r2
 8000b72:	401a      	ands	r2, r3
 8000b74:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	019b      	lsls	r3, r3, #6
 8000b7a:	22ff      	movs	r2, #255	; 0xff
 8000b7c:	401a      	ands	r2, r3
 8000b7e:	1dfb      	adds	r3, r7, #7
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	0018      	movs	r0, r3
 8000b84:	2303      	movs	r3, #3
 8000b86:	4003      	ands	r3, r0
 8000b88:	00db      	lsls	r3, r3, #3
 8000b8a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b8c:	4809      	ldr	r0, [pc, #36]	; (8000bb4 <__NVIC_SetPriority+0xd8>)
 8000b8e:	1dfb      	adds	r3, r7, #7
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	001c      	movs	r4, r3
 8000b94:	230f      	movs	r3, #15
 8000b96:	4023      	ands	r3, r4
 8000b98:	3b08      	subs	r3, #8
 8000b9a:	089b      	lsrs	r3, r3, #2
 8000b9c:	430a      	orrs	r2, r1
 8000b9e:	3306      	adds	r3, #6
 8000ba0:	009b      	lsls	r3, r3, #2
 8000ba2:	18c3      	adds	r3, r0, r3
 8000ba4:	3304      	adds	r3, #4
 8000ba6:	601a      	str	r2, [r3, #0]
}
 8000ba8:	46c0      	nop			; (mov r8, r8)
 8000baa:	46bd      	mov	sp, r7
 8000bac:	b003      	add	sp, #12
 8000bae:	bd90      	pop	{r4, r7, pc}
 8000bb0:	e000e100 	.word	0xe000e100
 8000bb4:	e000ed00 	.word	0xe000ed00

08000bb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	3b01      	subs	r3, #1
 8000bc4:	4a0c      	ldr	r2, [pc, #48]	; (8000bf8 <SysTick_Config+0x40>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d901      	bls.n	8000bce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bca:	2301      	movs	r3, #1
 8000bcc:	e010      	b.n	8000bf0 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bce:	4b0b      	ldr	r3, [pc, #44]	; (8000bfc <SysTick_Config+0x44>)
 8000bd0:	687a      	ldr	r2, [r7, #4]
 8000bd2:	3a01      	subs	r2, #1
 8000bd4:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	425b      	negs	r3, r3
 8000bda:	2103      	movs	r1, #3
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f7ff ff7d 	bl	8000adc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000be2:	4b06      	ldr	r3, [pc, #24]	; (8000bfc <SysTick_Config+0x44>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000be8:	4b04      	ldr	r3, [pc, #16]	; (8000bfc <SysTick_Config+0x44>)
 8000bea:	2207      	movs	r2, #7
 8000bec:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bee:	2300      	movs	r3, #0
}
 8000bf0:	0018      	movs	r0, r3
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	b002      	add	sp, #8
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	00ffffff 	.word	0x00ffffff
 8000bfc:	e000e010 	.word	0xe000e010

08000c00 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60b9      	str	r1, [r7, #8]
 8000c08:	607a      	str	r2, [r7, #4]
 8000c0a:	210f      	movs	r1, #15
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	1c02      	adds	r2, r0, #0
 8000c10:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c12:	68ba      	ldr	r2, [r7, #8]
 8000c14:	187b      	adds	r3, r7, r1
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	b25b      	sxtb	r3, r3
 8000c1a:	0011      	movs	r1, r2
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	f7ff ff5d 	bl	8000adc <__NVIC_SetPriority>
}
 8000c22:	46c0      	nop			; (mov r8, r8)
 8000c24:	46bd      	mov	sp, r7
 8000c26:	b004      	add	sp, #16
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	b082      	sub	sp, #8
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	0002      	movs	r2, r0
 8000c32:	1dfb      	adds	r3, r7, #7
 8000c34:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c36:	1dfb      	adds	r3, r7, #7
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	b25b      	sxtb	r3, r3
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	f7ff ff33 	bl	8000aa8 <__NVIC_EnableIRQ>
}
 8000c42:	46c0      	nop			; (mov r8, r8)
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b002      	add	sp, #8
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b082      	sub	sp, #8
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	0018      	movs	r0, r3
 8000c56:	f7ff ffaf 	bl	8000bb8 <SysTick_Config>
 8000c5a:	0003      	movs	r3, r0
}
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	b002      	add	sp, #8
 8000c62:	bd80      	pop	{r7, pc}

08000c64 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d101      	bne.n	8000c7a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
 8000c78:	e036      	b.n	8000ce8 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	2221      	movs	r2, #33	; 0x21
 8000c7e:	2102      	movs	r1, #2
 8000c80:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	4a18      	ldr	r2, [pc, #96]	; (8000cf0 <HAL_DMA_Init+0x8c>)
 8000c8e:	4013      	ands	r3, r2
 8000c90:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000c9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ca6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	695b      	ldr	r3, [r3, #20]
 8000cac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	69db      	ldr	r3, [r3, #28]
 8000cb8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000cba:	68fa      	ldr	r2, [r7, #12]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	68fa      	ldr	r2, [r7, #12]
 8000cc6:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f000 f946 	bl	8000f5c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2221      	movs	r2, #33	; 0x21
 8000cda:	2101      	movs	r1, #1
 8000cdc:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2220      	movs	r2, #32
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000ce6:	2300      	movs	r3, #0
}  
 8000ce8:	0018      	movs	r0, r3
 8000cea:	46bd      	mov	sp, r7
 8000cec:	b004      	add	sp, #16
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	ffffc00f 	.word	0xffffc00f

08000cf4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
 8000d00:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000d02:	2317      	movs	r3, #23
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	2200      	movs	r2, #0
 8000d08:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	2220      	movs	r2, #32
 8000d0e:	5c9b      	ldrb	r3, [r3, r2]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d101      	bne.n	8000d18 <HAL_DMA_Start_IT+0x24>
 8000d14:	2302      	movs	r3, #2
 8000d16:	e04f      	b.n	8000db8 <HAL_DMA_Start_IT+0xc4>
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	2220      	movs	r2, #32
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	2221      	movs	r2, #33	; 0x21
 8000d24:	5c9b      	ldrb	r3, [r3, r2]
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d13a      	bne.n	8000da2 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	2221      	movs	r2, #33	; 0x21
 8000d30:	2102      	movs	r1, #2
 8000d32:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	2200      	movs	r2, #0
 8000d38:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	2101      	movs	r1, #1
 8000d46:	438a      	bics	r2, r1
 8000d48:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	687a      	ldr	r2, [r7, #4]
 8000d4e:	68b9      	ldr	r1, [r7, #8]
 8000d50:	68f8      	ldr	r0, [r7, #12]
 8000d52:	f000 f8d7 	bl	8000f04 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d008      	beq.n	8000d70 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	210e      	movs	r1, #14
 8000d6a:	430a      	orrs	r2, r1
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	e00f      	b.n	8000d90 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	210a      	movs	r1, #10
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	2104      	movs	r1, #4
 8000d8c:	438a      	bics	r2, r1
 8000d8e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	2101      	movs	r1, #1
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	e007      	b.n	8000db2 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	2220      	movs	r2, #32
 8000da6:	2100      	movs	r1, #0
 8000da8:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8000daa:	2317      	movs	r3, #23
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	2202      	movs	r2, #2
 8000db0:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8000db2:	2317      	movs	r3, #23
 8000db4:	18fb      	adds	r3, r7, r3
 8000db6:	781b      	ldrb	r3, [r3, #0]
} 
 8000db8:	0018      	movs	r0, r3
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	b006      	add	sp, #24
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ddc:	2204      	movs	r2, #4
 8000dde:	409a      	lsls	r2, r3
 8000de0:	0013      	movs	r3, r2
 8000de2:	68fa      	ldr	r2, [r7, #12]
 8000de4:	4013      	ands	r3, r2
 8000de6:	d024      	beq.n	8000e32 <HAL_DMA_IRQHandler+0x72>
 8000de8:	68bb      	ldr	r3, [r7, #8]
 8000dea:	2204      	movs	r2, #4
 8000dec:	4013      	ands	r3, r2
 8000dee:	d020      	beq.n	8000e32 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	2220      	movs	r2, #32
 8000df8:	4013      	ands	r3, r2
 8000dfa:	d107      	bne.n	8000e0c <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	2104      	movs	r1, #4
 8000e08:	438a      	bics	r2, r1
 8000e0a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e14:	2104      	movs	r1, #4
 8000e16:	4091      	lsls	r1, r2
 8000e18:	000a      	movs	r2, r1
 8000e1a:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d100      	bne.n	8000e26 <HAL_DMA_IRQHandler+0x66>
 8000e24:	e06a      	b.n	8000efc <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e2a:	687a      	ldr	r2, [r7, #4]
 8000e2c:	0010      	movs	r0, r2
 8000e2e:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8000e30:	e064      	b.n	8000efc <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e36:	2202      	movs	r2, #2
 8000e38:	409a      	lsls	r2, r3
 8000e3a:	0013      	movs	r3, r2
 8000e3c:	68fa      	ldr	r2, [r7, #12]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	d02b      	beq.n	8000e9a <HAL_DMA_IRQHandler+0xda>
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	2202      	movs	r2, #2
 8000e46:	4013      	ands	r3, r2
 8000e48:	d027      	beq.n	8000e9a <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	2220      	movs	r2, #32
 8000e52:	4013      	ands	r3, r2
 8000e54:	d10b      	bne.n	8000e6e <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	210a      	movs	r1, #10
 8000e62:	438a      	bics	r2, r1
 8000e64:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2221      	movs	r2, #33	; 0x21
 8000e6a:	2101      	movs	r1, #1
 8000e6c:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e76:	2102      	movs	r1, #2
 8000e78:	4091      	lsls	r1, r2
 8000e7a:	000a      	movs	r2, r1
 8000e7c:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2220      	movs	r2, #32
 8000e82:	2100      	movs	r1, #0
 8000e84:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d036      	beq.n	8000efc <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	0010      	movs	r0, r2
 8000e96:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8000e98:	e030      	b.n	8000efc <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e9e:	2208      	movs	r2, #8
 8000ea0:	409a      	lsls	r2, r3
 8000ea2:	0013      	movs	r3, r2
 8000ea4:	68fa      	ldr	r2, [r7, #12]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	d028      	beq.n	8000efc <HAL_DMA_IRQHandler+0x13c>
 8000eaa:	68bb      	ldr	r3, [r7, #8]
 8000eac:	2208      	movs	r2, #8
 8000eae:	4013      	ands	r3, r2
 8000eb0:	d024      	beq.n	8000efc <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	210e      	movs	r1, #14
 8000ebe:	438a      	bics	r2, r1
 8000ec0:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000eca:	2101      	movs	r1, #1
 8000ecc:	4091      	lsls	r1, r2
 8000ece:	000a      	movs	r2, r1
 8000ed0:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2221      	movs	r2, #33	; 0x21
 8000edc:	2101      	movs	r1, #1
 8000ede:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2220      	movs	r2, #32
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d005      	beq.n	8000efc <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef4:	687a      	ldr	r2, [r7, #4]
 8000ef6:	0010      	movs	r0, r2
 8000ef8:	4798      	blx	r3
    }
   }
}  
 8000efa:	e7ff      	b.n	8000efc <HAL_DMA_IRQHandler+0x13c>
 8000efc:	46c0      	nop			; (mov r8, r8)
 8000efe:	46bd      	mov	sp, r7
 8000f00:	b004      	add	sp, #16
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
 8000f10:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	4091      	lsls	r1, r2
 8000f1e:	000a      	movs	r2, r1
 8000f20:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	683a      	ldr	r2, [r7, #0]
 8000f28:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	2b10      	cmp	r3, #16
 8000f30:	d108      	bne.n	8000f44 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	68ba      	ldr	r2, [r7, #8]
 8000f40:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000f42:	e007      	b.n	8000f54 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	68ba      	ldr	r2, [r7, #8]
 8000f4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	687a      	ldr	r2, [r7, #4]
 8000f52:	60da      	str	r2, [r3, #12]
}
 8000f54:	46c0      	nop			; (mov r8, r8)
 8000f56:	46bd      	mov	sp, r7
 8000f58:	b004      	add	sp, #16
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a08      	ldr	r2, [pc, #32]	; (8000f8c <DMA_CalcBaseAndBitshift+0x30>)
 8000f6a:	4694      	mov	ip, r2
 8000f6c:	4463      	add	r3, ip
 8000f6e:	2114      	movs	r1, #20
 8000f70:	0018      	movs	r0, r3
 8000f72:	f7ff f8c9 	bl	8000108 <__udivsi3>
 8000f76:	0003      	movs	r3, r0
 8000f78:	009a      	lsls	r2, r3, #2
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a03      	ldr	r2, [pc, #12]	; (8000f90 <DMA_CalcBaseAndBitshift+0x34>)
 8000f82:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8000f84:	46c0      	nop			; (mov r8, r8)
 8000f86:	46bd      	mov	sp, r7
 8000f88:	b002      	add	sp, #8
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	bffdfff8 	.word	0xbffdfff8
 8000f90:	40020000 	.word	0x40020000

08000f94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fa2:	e14f      	b.n	8001244 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2101      	movs	r1, #1
 8000faa:	697a      	ldr	r2, [r7, #20]
 8000fac:	4091      	lsls	r1, r2
 8000fae:	000a      	movs	r2, r1
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d100      	bne.n	8000fbc <HAL_GPIO_Init+0x28>
 8000fba:	e140      	b.n	800123e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d00b      	beq.n	8000fdc <HAL_GPIO_Init+0x48>
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d007      	beq.n	8000fdc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fd0:	2b11      	cmp	r3, #17
 8000fd2:	d003      	beq.n	8000fdc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	2b12      	cmp	r3, #18
 8000fda:	d130      	bne.n	800103e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	689b      	ldr	r3, [r3, #8]
 8000fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	2203      	movs	r2, #3
 8000fe8:	409a      	lsls	r2, r3
 8000fea:	0013      	movs	r3, r2
 8000fec:	43da      	mvns	r2, r3
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	68da      	ldr	r2, [r3, #12]
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	409a      	lsls	r2, r3
 8000ffe:	0013      	movs	r3, r2
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	4313      	orrs	r3, r2
 8001004:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001012:	2201      	movs	r2, #1
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	409a      	lsls	r2, r3
 8001018:	0013      	movs	r3, r2
 800101a:	43da      	mvns	r2, r3
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	4013      	ands	r3, r2
 8001020:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	091b      	lsrs	r3, r3, #4
 8001028:	2201      	movs	r2, #1
 800102a:	401a      	ands	r2, r3
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	409a      	lsls	r2, r3
 8001030:	0013      	movs	r3, r2
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	4313      	orrs	r3, r2
 8001036:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	68db      	ldr	r3, [r3, #12]
 8001042:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	2203      	movs	r2, #3
 800104a:	409a      	lsls	r2, r3
 800104c:	0013      	movs	r3, r2
 800104e:	43da      	mvns	r2, r3
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	4013      	ands	r3, r2
 8001054:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	689a      	ldr	r2, [r3, #8]
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	409a      	lsls	r2, r3
 8001060:	0013      	movs	r3, r2
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4313      	orrs	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	2b02      	cmp	r3, #2
 8001074:	d003      	beq.n	800107e <HAL_GPIO_Init+0xea>
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	2b12      	cmp	r3, #18
 800107c:	d123      	bne.n	80010c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	08da      	lsrs	r2, r3, #3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	3208      	adds	r2, #8
 8001086:	0092      	lsls	r2, r2, #2
 8001088:	58d3      	ldr	r3, [r2, r3]
 800108a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	2207      	movs	r2, #7
 8001090:	4013      	ands	r3, r2
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	220f      	movs	r2, #15
 8001096:	409a      	lsls	r2, r3
 8001098:	0013      	movs	r3, r2
 800109a:	43da      	mvns	r2, r3
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	4013      	ands	r3, r2
 80010a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	691a      	ldr	r2, [r3, #16]
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	2107      	movs	r1, #7
 80010aa:	400b      	ands	r3, r1
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	409a      	lsls	r2, r3
 80010b0:	0013      	movs	r3, r2
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	08da      	lsrs	r2, r3, #3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	3208      	adds	r2, #8
 80010c0:	0092      	lsls	r2, r2, #2
 80010c2:	6939      	ldr	r1, [r7, #16]
 80010c4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	2203      	movs	r2, #3
 80010d2:	409a      	lsls	r2, r3
 80010d4:	0013      	movs	r3, r2
 80010d6:	43da      	mvns	r2, r3
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	4013      	ands	r3, r2
 80010dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	2203      	movs	r2, #3
 80010e4:	401a      	ands	r2, r3
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	409a      	lsls	r2, r3
 80010ec:	0013      	movs	r3, r2
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	693a      	ldr	r2, [r7, #16]
 80010f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	685a      	ldr	r2, [r3, #4]
 80010fe:	2380      	movs	r3, #128	; 0x80
 8001100:	055b      	lsls	r3, r3, #21
 8001102:	4013      	ands	r3, r2
 8001104:	d100      	bne.n	8001108 <HAL_GPIO_Init+0x174>
 8001106:	e09a      	b.n	800123e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001108:	4b54      	ldr	r3, [pc, #336]	; (800125c <HAL_GPIO_Init+0x2c8>)
 800110a:	699a      	ldr	r2, [r3, #24]
 800110c:	4b53      	ldr	r3, [pc, #332]	; (800125c <HAL_GPIO_Init+0x2c8>)
 800110e:	2101      	movs	r1, #1
 8001110:	430a      	orrs	r2, r1
 8001112:	619a      	str	r2, [r3, #24]
 8001114:	4b51      	ldr	r3, [pc, #324]	; (800125c <HAL_GPIO_Init+0x2c8>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	2201      	movs	r2, #1
 800111a:	4013      	ands	r3, r2
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001120:	4a4f      	ldr	r2, [pc, #316]	; (8001260 <HAL_GPIO_Init+0x2cc>)
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	089b      	lsrs	r3, r3, #2
 8001126:	3302      	adds	r3, #2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	589b      	ldr	r3, [r3, r2]
 800112c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	2203      	movs	r2, #3
 8001132:	4013      	ands	r3, r2
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	220f      	movs	r2, #15
 8001138:	409a      	lsls	r2, r3
 800113a:	0013      	movs	r3, r2
 800113c:	43da      	mvns	r2, r3
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	4013      	ands	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001144:	687a      	ldr	r2, [r7, #4]
 8001146:	2390      	movs	r3, #144	; 0x90
 8001148:	05db      	lsls	r3, r3, #23
 800114a:	429a      	cmp	r2, r3
 800114c:	d013      	beq.n	8001176 <HAL_GPIO_Init+0x1e2>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a44      	ldr	r2, [pc, #272]	; (8001264 <HAL_GPIO_Init+0x2d0>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d00d      	beq.n	8001172 <HAL_GPIO_Init+0x1de>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a43      	ldr	r2, [pc, #268]	; (8001268 <HAL_GPIO_Init+0x2d4>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d007      	beq.n	800116e <HAL_GPIO_Init+0x1da>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a42      	ldr	r2, [pc, #264]	; (800126c <HAL_GPIO_Init+0x2d8>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d101      	bne.n	800116a <HAL_GPIO_Init+0x1d6>
 8001166:	2303      	movs	r3, #3
 8001168:	e006      	b.n	8001178 <HAL_GPIO_Init+0x1e4>
 800116a:	2305      	movs	r3, #5
 800116c:	e004      	b.n	8001178 <HAL_GPIO_Init+0x1e4>
 800116e:	2302      	movs	r3, #2
 8001170:	e002      	b.n	8001178 <HAL_GPIO_Init+0x1e4>
 8001172:	2301      	movs	r3, #1
 8001174:	e000      	b.n	8001178 <HAL_GPIO_Init+0x1e4>
 8001176:	2300      	movs	r3, #0
 8001178:	697a      	ldr	r2, [r7, #20]
 800117a:	2103      	movs	r1, #3
 800117c:	400a      	ands	r2, r1
 800117e:	0092      	lsls	r2, r2, #2
 8001180:	4093      	lsls	r3, r2
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	4313      	orrs	r3, r2
 8001186:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001188:	4935      	ldr	r1, [pc, #212]	; (8001260 <HAL_GPIO_Init+0x2cc>)
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	089b      	lsrs	r3, r3, #2
 800118e:	3302      	adds	r3, #2
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001196:	4b36      	ldr	r3, [pc, #216]	; (8001270 <HAL_GPIO_Init+0x2dc>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	43da      	mvns	r2, r3
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	4013      	ands	r3, r2
 80011a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685a      	ldr	r2, [r3, #4]
 80011aa:	2380      	movs	r3, #128	; 0x80
 80011ac:	025b      	lsls	r3, r3, #9
 80011ae:	4013      	ands	r3, r2
 80011b0:	d003      	beq.n	80011ba <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80011ba:	4b2d      	ldr	r3, [pc, #180]	; (8001270 <HAL_GPIO_Init+0x2dc>)
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80011c0:	4b2b      	ldr	r3, [pc, #172]	; (8001270 <HAL_GPIO_Init+0x2dc>)
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	43da      	mvns	r2, r3
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	4013      	ands	r3, r2
 80011ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685a      	ldr	r2, [r3, #4]
 80011d4:	2380      	movs	r3, #128	; 0x80
 80011d6:	029b      	lsls	r3, r3, #10
 80011d8:	4013      	ands	r3, r2
 80011da:	d003      	beq.n	80011e4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80011dc:	693a      	ldr	r2, [r7, #16]
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80011e4:	4b22      	ldr	r3, [pc, #136]	; (8001270 <HAL_GPIO_Init+0x2dc>)
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011ea:	4b21      	ldr	r3, [pc, #132]	; (8001270 <HAL_GPIO_Init+0x2dc>)
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	43da      	mvns	r2, r3
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	4013      	ands	r3, r2
 80011f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685a      	ldr	r2, [r3, #4]
 80011fe:	2380      	movs	r3, #128	; 0x80
 8001200:	035b      	lsls	r3, r3, #13
 8001202:	4013      	ands	r3, r2
 8001204:	d003      	beq.n	800120e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001206:	693a      	ldr	r2, [r7, #16]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	4313      	orrs	r3, r2
 800120c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800120e:	4b18      	ldr	r3, [pc, #96]	; (8001270 <HAL_GPIO_Init+0x2dc>)
 8001210:	693a      	ldr	r2, [r7, #16]
 8001212:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001214:	4b16      	ldr	r3, [pc, #88]	; (8001270 <HAL_GPIO_Init+0x2dc>)
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	43da      	mvns	r2, r3
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	4013      	ands	r3, r2
 8001222:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	2380      	movs	r3, #128	; 0x80
 800122a:	039b      	lsls	r3, r3, #14
 800122c:	4013      	ands	r3, r2
 800122e:	d003      	beq.n	8001238 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001230:	693a      	ldr	r2, [r7, #16]
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	4313      	orrs	r3, r2
 8001236:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001238:	4b0d      	ldr	r3, [pc, #52]	; (8001270 <HAL_GPIO_Init+0x2dc>)
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	3301      	adds	r3, #1
 8001242:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	40da      	lsrs	r2, r3
 800124c:	1e13      	subs	r3, r2, #0
 800124e:	d000      	beq.n	8001252 <HAL_GPIO_Init+0x2be>
 8001250:	e6a8      	b.n	8000fa4 <HAL_GPIO_Init+0x10>
  } 
}
 8001252:	46c0      	nop			; (mov r8, r8)
 8001254:	46bd      	mov	sp, r7
 8001256:	b006      	add	sp, #24
 8001258:	bd80      	pop	{r7, pc}
 800125a:	46c0      	nop			; (mov r8, r8)
 800125c:	40021000 	.word	0x40021000
 8001260:	40010000 	.word	0x40010000
 8001264:	48000400 	.word	0x48000400
 8001268:	48000800 	.word	0x48000800
 800126c:	48000c00 	.word	0x48000c00
 8001270:	40010400 	.word	0x40010400

08001274 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	0008      	movs	r0, r1
 800127e:	0011      	movs	r1, r2
 8001280:	1cbb      	adds	r3, r7, #2
 8001282:	1c02      	adds	r2, r0, #0
 8001284:	801a      	strh	r2, [r3, #0]
 8001286:	1c7b      	adds	r3, r7, #1
 8001288:	1c0a      	adds	r2, r1, #0
 800128a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800128c:	1c7b      	adds	r3, r7, #1
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d004      	beq.n	800129e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001294:	1cbb      	adds	r3, r7, #2
 8001296:	881a      	ldrh	r2, [r3, #0]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800129c:	e003      	b.n	80012a6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800129e:	1cbb      	adds	r3, r7, #2
 80012a0:	881a      	ldrh	r2, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80012a6:	46c0      	nop			; (mov r8, r8)
 80012a8:	46bd      	mov	sp, r7
 80012aa:	b002      	add	sp, #8
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d101      	bne.n	80012c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e082      	b.n	80013c8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2241      	movs	r2, #65	; 0x41
 80012c6:	5c9b      	ldrb	r3, [r3, r2]
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d107      	bne.n	80012de <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2240      	movs	r2, #64	; 0x40
 80012d2:	2100      	movs	r1, #0
 80012d4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	0018      	movs	r0, r3
 80012da:	f7ff f9e7 	bl	80006ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2241      	movs	r2, #65	; 0x41
 80012e2:	2124      	movs	r1, #36	; 0x24
 80012e4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2101      	movs	r1, #1
 80012f2:	438a      	bics	r2, r1
 80012f4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685a      	ldr	r2, [r3, #4]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4934      	ldr	r1, [pc, #208]	; (80013d0 <HAL_I2C_Init+0x120>)
 8001300:	400a      	ands	r2, r1
 8001302:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	689a      	ldr	r2, [r3, #8]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4931      	ldr	r1, [pc, #196]	; (80013d4 <HAL_I2C_Init+0x124>)
 8001310:	400a      	ands	r2, r1
 8001312:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d108      	bne.n	800132e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	689a      	ldr	r2, [r3, #8]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2180      	movs	r1, #128	; 0x80
 8001326:	0209      	lsls	r1, r1, #8
 8001328:	430a      	orrs	r2, r1
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	e007      	b.n	800133e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	689a      	ldr	r2, [r3, #8]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2184      	movs	r1, #132	; 0x84
 8001338:	0209      	lsls	r1, r1, #8
 800133a:	430a      	orrs	r2, r1
 800133c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	68db      	ldr	r3, [r3, #12]
 8001342:	2b02      	cmp	r3, #2
 8001344:	d104      	bne.n	8001350 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	2280      	movs	r2, #128	; 0x80
 800134c:	0112      	lsls	r2, r2, #4
 800134e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	685a      	ldr	r2, [r3, #4]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	491f      	ldr	r1, [pc, #124]	; (80013d8 <HAL_I2C_Init+0x128>)
 800135c:	430a      	orrs	r2, r1
 800135e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	68da      	ldr	r2, [r3, #12]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	491a      	ldr	r1, [pc, #104]	; (80013d4 <HAL_I2C_Init+0x124>)
 800136c:	400a      	ands	r2, r1
 800136e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	691a      	ldr	r2, [r3, #16]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	695b      	ldr	r3, [r3, #20]
 8001378:	431a      	orrs	r2, r3
 800137a:	0011      	movs	r1, r2
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	699b      	ldr	r3, [r3, #24]
 8001380:	021a      	lsls	r2, r3, #8
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	430a      	orrs	r2, r1
 8001388:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	69d9      	ldr	r1, [r3, #28]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6a1a      	ldr	r2, [r3, #32]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	430a      	orrs	r2, r1
 8001398:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2101      	movs	r1, #1
 80013a6:	430a      	orrs	r2, r1
 80013a8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2200      	movs	r2, #0
 80013ae:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2241      	movs	r2, #65	; 0x41
 80013b4:	2120      	movs	r1, #32
 80013b6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2200      	movs	r2, #0
 80013bc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2242      	movs	r2, #66	; 0x42
 80013c2:	2100      	movs	r1, #0
 80013c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80013c6:	2300      	movs	r3, #0
}
 80013c8:	0018      	movs	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	b002      	add	sp, #8
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	f0ffffff 	.word	0xf0ffffff
 80013d4:	ffff7fff 	.word	0xffff7fff
 80013d8:	02008000 	.word	0x02008000

080013dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2241      	movs	r2, #65	; 0x41
 80013ea:	5c9b      	ldrb	r3, [r3, r2]
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	2b20      	cmp	r3, #32
 80013f0:	d138      	bne.n	8001464 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2240      	movs	r2, #64	; 0x40
 80013f6:	5c9b      	ldrb	r3, [r3, r2]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d101      	bne.n	8001400 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80013fc:	2302      	movs	r3, #2
 80013fe:	e032      	b.n	8001466 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2240      	movs	r2, #64	; 0x40
 8001404:	2101      	movs	r1, #1
 8001406:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2241      	movs	r2, #65	; 0x41
 800140c:	2124      	movs	r1, #36	; 0x24
 800140e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2101      	movs	r1, #1
 800141c:	438a      	bics	r2, r1
 800141e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4911      	ldr	r1, [pc, #68]	; (8001470 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800142c:	400a      	ands	r2, r1
 800142e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	6819      	ldr	r1, [r3, #0]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	430a      	orrs	r2, r1
 800143e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	2101      	movs	r1, #1
 800144c:	430a      	orrs	r2, r1
 800144e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2241      	movs	r2, #65	; 0x41
 8001454:	2120      	movs	r1, #32
 8001456:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2240      	movs	r2, #64	; 0x40
 800145c:	2100      	movs	r1, #0
 800145e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001460:	2300      	movs	r3, #0
 8001462:	e000      	b.n	8001466 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001464:	2302      	movs	r3, #2
  }
}
 8001466:	0018      	movs	r0, r3
 8001468:	46bd      	mov	sp, r7
 800146a:	b002      	add	sp, #8
 800146c:	bd80      	pop	{r7, pc}
 800146e:	46c0      	nop			; (mov r8, r8)
 8001470:	ffffefff 	.word	0xffffefff

08001474 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2241      	movs	r2, #65	; 0x41
 8001482:	5c9b      	ldrb	r3, [r3, r2]
 8001484:	b2db      	uxtb	r3, r3
 8001486:	2b20      	cmp	r3, #32
 8001488:	d139      	bne.n	80014fe <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2240      	movs	r2, #64	; 0x40
 800148e:	5c9b      	ldrb	r3, [r3, r2]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d101      	bne.n	8001498 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001494:	2302      	movs	r3, #2
 8001496:	e033      	b.n	8001500 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2240      	movs	r2, #64	; 0x40
 800149c:	2101      	movs	r1, #1
 800149e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2241      	movs	r2, #65	; 0x41
 80014a4:	2124      	movs	r1, #36	; 0x24
 80014a6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2101      	movs	r1, #1
 80014b4:	438a      	bics	r2, r1
 80014b6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	4a11      	ldr	r2, [pc, #68]	; (8001508 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80014c4:	4013      	ands	r3, r2
 80014c6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	021b      	lsls	r3, r3, #8
 80014cc:	68fa      	ldr	r2, [r7, #12]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	68fa      	ldr	r2, [r7, #12]
 80014d8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2101      	movs	r1, #1
 80014e6:	430a      	orrs	r2, r1
 80014e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2241      	movs	r2, #65	; 0x41
 80014ee:	2120      	movs	r1, #32
 80014f0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2240      	movs	r2, #64	; 0x40
 80014f6:	2100      	movs	r1, #0
 80014f8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80014fa:	2300      	movs	r3, #0
 80014fc:	e000      	b.n	8001500 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80014fe:	2302      	movs	r3, #2
  }
}
 8001500:	0018      	movs	r0, r3
 8001502:	46bd      	mov	sp, r7
 8001504:	b004      	add	sp, #16
 8001506:	bd80      	pop	{r7, pc}
 8001508:	fffff0ff 	.word	0xfffff0ff

0800150c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b088      	sub	sp, #32
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e303      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2201      	movs	r2, #1
 8001524:	4013      	ands	r3, r2
 8001526:	d100      	bne.n	800152a <HAL_RCC_OscConfig+0x1e>
 8001528:	e08d      	b.n	8001646 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800152a:	4bc4      	ldr	r3, [pc, #784]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	220c      	movs	r2, #12
 8001530:	4013      	ands	r3, r2
 8001532:	2b04      	cmp	r3, #4
 8001534:	d00e      	beq.n	8001554 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001536:	4bc1      	ldr	r3, [pc, #772]	; (800183c <HAL_RCC_OscConfig+0x330>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	220c      	movs	r2, #12
 800153c:	4013      	ands	r3, r2
 800153e:	2b08      	cmp	r3, #8
 8001540:	d116      	bne.n	8001570 <HAL_RCC_OscConfig+0x64>
 8001542:	4bbe      	ldr	r3, [pc, #760]	; (800183c <HAL_RCC_OscConfig+0x330>)
 8001544:	685a      	ldr	r2, [r3, #4]
 8001546:	2380      	movs	r3, #128	; 0x80
 8001548:	025b      	lsls	r3, r3, #9
 800154a:	401a      	ands	r2, r3
 800154c:	2380      	movs	r3, #128	; 0x80
 800154e:	025b      	lsls	r3, r3, #9
 8001550:	429a      	cmp	r2, r3
 8001552:	d10d      	bne.n	8001570 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001554:	4bb9      	ldr	r3, [pc, #740]	; (800183c <HAL_RCC_OscConfig+0x330>)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	2380      	movs	r3, #128	; 0x80
 800155a:	029b      	lsls	r3, r3, #10
 800155c:	4013      	ands	r3, r2
 800155e:	d100      	bne.n	8001562 <HAL_RCC_OscConfig+0x56>
 8001560:	e070      	b.n	8001644 <HAL_RCC_OscConfig+0x138>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d000      	beq.n	800156c <HAL_RCC_OscConfig+0x60>
 800156a:	e06b      	b.n	8001644 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e2da      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d107      	bne.n	8001588 <HAL_RCC_OscConfig+0x7c>
 8001578:	4bb0      	ldr	r3, [pc, #704]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	4baf      	ldr	r3, [pc, #700]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800157e:	2180      	movs	r1, #128	; 0x80
 8001580:	0249      	lsls	r1, r1, #9
 8001582:	430a      	orrs	r2, r1
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	e02f      	b.n	80015e8 <HAL_RCC_OscConfig+0xdc>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d10c      	bne.n	80015aa <HAL_RCC_OscConfig+0x9e>
 8001590:	4baa      	ldr	r3, [pc, #680]	; (800183c <HAL_RCC_OscConfig+0x330>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4ba9      	ldr	r3, [pc, #676]	; (800183c <HAL_RCC_OscConfig+0x330>)
 8001596:	49aa      	ldr	r1, [pc, #680]	; (8001840 <HAL_RCC_OscConfig+0x334>)
 8001598:	400a      	ands	r2, r1
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	4ba7      	ldr	r3, [pc, #668]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	4ba6      	ldr	r3, [pc, #664]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80015a2:	49a8      	ldr	r1, [pc, #672]	; (8001844 <HAL_RCC_OscConfig+0x338>)
 80015a4:	400a      	ands	r2, r1
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	e01e      	b.n	80015e8 <HAL_RCC_OscConfig+0xdc>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	2b05      	cmp	r3, #5
 80015b0:	d10e      	bne.n	80015d0 <HAL_RCC_OscConfig+0xc4>
 80015b2:	4ba2      	ldr	r3, [pc, #648]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	4ba1      	ldr	r3, [pc, #644]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80015b8:	2180      	movs	r1, #128	; 0x80
 80015ba:	02c9      	lsls	r1, r1, #11
 80015bc:	430a      	orrs	r2, r1
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	4b9e      	ldr	r3, [pc, #632]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	4b9d      	ldr	r3, [pc, #628]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80015c6:	2180      	movs	r1, #128	; 0x80
 80015c8:	0249      	lsls	r1, r1, #9
 80015ca:	430a      	orrs	r2, r1
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	e00b      	b.n	80015e8 <HAL_RCC_OscConfig+0xdc>
 80015d0:	4b9a      	ldr	r3, [pc, #616]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	4b99      	ldr	r3, [pc, #612]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80015d6:	499a      	ldr	r1, [pc, #616]	; (8001840 <HAL_RCC_OscConfig+0x334>)
 80015d8:	400a      	ands	r2, r1
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	4b97      	ldr	r3, [pc, #604]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	4b96      	ldr	r3, [pc, #600]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80015e2:	4998      	ldr	r1, [pc, #608]	; (8001844 <HAL_RCC_OscConfig+0x338>)
 80015e4:	400a      	ands	r2, r1
 80015e6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d014      	beq.n	800161a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f0:	f7ff fa50 	bl	8000a94 <HAL_GetTick>
 80015f4:	0003      	movs	r3, r0
 80015f6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015f8:	e008      	b.n	800160c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015fa:	f7ff fa4b 	bl	8000a94 <HAL_GetTick>
 80015fe:	0002      	movs	r2, r0
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	2b64      	cmp	r3, #100	; 0x64
 8001606:	d901      	bls.n	800160c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001608:	2303      	movs	r3, #3
 800160a:	e28c      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800160c:	4b8b      	ldr	r3, [pc, #556]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	2380      	movs	r3, #128	; 0x80
 8001612:	029b      	lsls	r3, r3, #10
 8001614:	4013      	ands	r3, r2
 8001616:	d0f0      	beq.n	80015fa <HAL_RCC_OscConfig+0xee>
 8001618:	e015      	b.n	8001646 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800161a:	f7ff fa3b 	bl	8000a94 <HAL_GetTick>
 800161e:	0003      	movs	r3, r0
 8001620:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001622:	e008      	b.n	8001636 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001624:	f7ff fa36 	bl	8000a94 <HAL_GetTick>
 8001628:	0002      	movs	r2, r0
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	2b64      	cmp	r3, #100	; 0x64
 8001630:	d901      	bls.n	8001636 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e277      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001636:	4b81      	ldr	r3, [pc, #516]	; (800183c <HAL_RCC_OscConfig+0x330>)
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	2380      	movs	r3, #128	; 0x80
 800163c:	029b      	lsls	r3, r3, #10
 800163e:	4013      	ands	r3, r2
 8001640:	d1f0      	bne.n	8001624 <HAL_RCC_OscConfig+0x118>
 8001642:	e000      	b.n	8001646 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001644:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2202      	movs	r2, #2
 800164c:	4013      	ands	r3, r2
 800164e:	d100      	bne.n	8001652 <HAL_RCC_OscConfig+0x146>
 8001650:	e069      	b.n	8001726 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001652:	4b7a      	ldr	r3, [pc, #488]	; (800183c <HAL_RCC_OscConfig+0x330>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	220c      	movs	r2, #12
 8001658:	4013      	ands	r3, r2
 800165a:	d00b      	beq.n	8001674 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800165c:	4b77      	ldr	r3, [pc, #476]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	220c      	movs	r2, #12
 8001662:	4013      	ands	r3, r2
 8001664:	2b08      	cmp	r3, #8
 8001666:	d11c      	bne.n	80016a2 <HAL_RCC_OscConfig+0x196>
 8001668:	4b74      	ldr	r3, [pc, #464]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800166a:	685a      	ldr	r2, [r3, #4]
 800166c:	2380      	movs	r3, #128	; 0x80
 800166e:	025b      	lsls	r3, r3, #9
 8001670:	4013      	ands	r3, r2
 8001672:	d116      	bne.n	80016a2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001674:	4b71      	ldr	r3, [pc, #452]	; (800183c <HAL_RCC_OscConfig+0x330>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2202      	movs	r2, #2
 800167a:	4013      	ands	r3, r2
 800167c:	d005      	beq.n	800168a <HAL_RCC_OscConfig+0x17e>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	68db      	ldr	r3, [r3, #12]
 8001682:	2b01      	cmp	r3, #1
 8001684:	d001      	beq.n	800168a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e24d      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800168a:	4b6c      	ldr	r3, [pc, #432]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	22f8      	movs	r2, #248	; 0xf8
 8001690:	4393      	bics	r3, r2
 8001692:	0019      	movs	r1, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	691b      	ldr	r3, [r3, #16]
 8001698:	00da      	lsls	r2, r3, #3
 800169a:	4b68      	ldr	r3, [pc, #416]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800169c:	430a      	orrs	r2, r1
 800169e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016a0:	e041      	b.n	8001726 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d024      	beq.n	80016f4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016aa:	4b64      	ldr	r3, [pc, #400]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	4b63      	ldr	r3, [pc, #396]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80016b0:	2101      	movs	r1, #1
 80016b2:	430a      	orrs	r2, r1
 80016b4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b6:	f7ff f9ed 	bl	8000a94 <HAL_GetTick>
 80016ba:	0003      	movs	r3, r0
 80016bc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016be:	e008      	b.n	80016d2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016c0:	f7ff f9e8 	bl	8000a94 <HAL_GetTick>
 80016c4:	0002      	movs	r2, r0
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d901      	bls.n	80016d2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e229      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016d2:	4b5a      	ldr	r3, [pc, #360]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2202      	movs	r2, #2
 80016d8:	4013      	ands	r3, r2
 80016da:	d0f1      	beq.n	80016c0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016dc:	4b57      	ldr	r3, [pc, #348]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	22f8      	movs	r2, #248	; 0xf8
 80016e2:	4393      	bics	r3, r2
 80016e4:	0019      	movs	r1, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	691b      	ldr	r3, [r3, #16]
 80016ea:	00da      	lsls	r2, r3, #3
 80016ec:	4b53      	ldr	r3, [pc, #332]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80016ee:	430a      	orrs	r2, r1
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	e018      	b.n	8001726 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016f4:	4b51      	ldr	r3, [pc, #324]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	4b50      	ldr	r3, [pc, #320]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80016fa:	2101      	movs	r1, #1
 80016fc:	438a      	bics	r2, r1
 80016fe:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001700:	f7ff f9c8 	bl	8000a94 <HAL_GetTick>
 8001704:	0003      	movs	r3, r0
 8001706:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001708:	e008      	b.n	800171c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800170a:	f7ff f9c3 	bl	8000a94 <HAL_GetTick>
 800170e:	0002      	movs	r2, r0
 8001710:	69bb      	ldr	r3, [r7, #24]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	2b02      	cmp	r3, #2
 8001716:	d901      	bls.n	800171c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001718:	2303      	movs	r3, #3
 800171a:	e204      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800171c:	4b47      	ldr	r3, [pc, #284]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2202      	movs	r2, #2
 8001722:	4013      	ands	r3, r2
 8001724:	d1f1      	bne.n	800170a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2208      	movs	r2, #8
 800172c:	4013      	ands	r3, r2
 800172e:	d036      	beq.n	800179e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	69db      	ldr	r3, [r3, #28]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d019      	beq.n	800176c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001738:	4b40      	ldr	r3, [pc, #256]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800173a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800173c:	4b3f      	ldr	r3, [pc, #252]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800173e:	2101      	movs	r1, #1
 8001740:	430a      	orrs	r2, r1
 8001742:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001744:	f7ff f9a6 	bl	8000a94 <HAL_GetTick>
 8001748:	0003      	movs	r3, r0
 800174a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800174c:	e008      	b.n	8001760 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800174e:	f7ff f9a1 	bl	8000a94 <HAL_GetTick>
 8001752:	0002      	movs	r2, r0
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e1e2      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001760:	4b36      	ldr	r3, [pc, #216]	; (800183c <HAL_RCC_OscConfig+0x330>)
 8001762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001764:	2202      	movs	r2, #2
 8001766:	4013      	ands	r3, r2
 8001768:	d0f1      	beq.n	800174e <HAL_RCC_OscConfig+0x242>
 800176a:	e018      	b.n	800179e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800176c:	4b33      	ldr	r3, [pc, #204]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800176e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001770:	4b32      	ldr	r3, [pc, #200]	; (800183c <HAL_RCC_OscConfig+0x330>)
 8001772:	2101      	movs	r1, #1
 8001774:	438a      	bics	r2, r1
 8001776:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001778:	f7ff f98c 	bl	8000a94 <HAL_GetTick>
 800177c:	0003      	movs	r3, r0
 800177e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001780:	e008      	b.n	8001794 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001782:	f7ff f987 	bl	8000a94 <HAL_GetTick>
 8001786:	0002      	movs	r2, r0
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	2b02      	cmp	r3, #2
 800178e:	d901      	bls.n	8001794 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001790:	2303      	movs	r3, #3
 8001792:	e1c8      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001794:	4b29      	ldr	r3, [pc, #164]	; (800183c <HAL_RCC_OscConfig+0x330>)
 8001796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001798:	2202      	movs	r2, #2
 800179a:	4013      	ands	r3, r2
 800179c:	d1f1      	bne.n	8001782 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2204      	movs	r2, #4
 80017a4:	4013      	ands	r3, r2
 80017a6:	d100      	bne.n	80017aa <HAL_RCC_OscConfig+0x29e>
 80017a8:	e0b6      	b.n	8001918 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017aa:	231f      	movs	r3, #31
 80017ac:	18fb      	adds	r3, r7, r3
 80017ae:	2200      	movs	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017b2:	4b22      	ldr	r3, [pc, #136]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80017b4:	69da      	ldr	r2, [r3, #28]
 80017b6:	2380      	movs	r3, #128	; 0x80
 80017b8:	055b      	lsls	r3, r3, #21
 80017ba:	4013      	ands	r3, r2
 80017bc:	d111      	bne.n	80017e2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017be:	4b1f      	ldr	r3, [pc, #124]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80017c0:	69da      	ldr	r2, [r3, #28]
 80017c2:	4b1e      	ldr	r3, [pc, #120]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80017c4:	2180      	movs	r1, #128	; 0x80
 80017c6:	0549      	lsls	r1, r1, #21
 80017c8:	430a      	orrs	r2, r1
 80017ca:	61da      	str	r2, [r3, #28]
 80017cc:	4b1b      	ldr	r3, [pc, #108]	; (800183c <HAL_RCC_OscConfig+0x330>)
 80017ce:	69da      	ldr	r2, [r3, #28]
 80017d0:	2380      	movs	r3, #128	; 0x80
 80017d2:	055b      	lsls	r3, r3, #21
 80017d4:	4013      	ands	r3, r2
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80017da:	231f      	movs	r3, #31
 80017dc:	18fb      	adds	r3, r7, r3
 80017de:	2201      	movs	r2, #1
 80017e0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e2:	4b19      	ldr	r3, [pc, #100]	; (8001848 <HAL_RCC_OscConfig+0x33c>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	2380      	movs	r3, #128	; 0x80
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	4013      	ands	r3, r2
 80017ec:	d11a      	bne.n	8001824 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017ee:	4b16      	ldr	r3, [pc, #88]	; (8001848 <HAL_RCC_OscConfig+0x33c>)
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	4b15      	ldr	r3, [pc, #84]	; (8001848 <HAL_RCC_OscConfig+0x33c>)
 80017f4:	2180      	movs	r1, #128	; 0x80
 80017f6:	0049      	lsls	r1, r1, #1
 80017f8:	430a      	orrs	r2, r1
 80017fa:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017fc:	f7ff f94a 	bl	8000a94 <HAL_GetTick>
 8001800:	0003      	movs	r3, r0
 8001802:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001804:	e008      	b.n	8001818 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001806:	f7ff f945 	bl	8000a94 <HAL_GetTick>
 800180a:	0002      	movs	r2, r0
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	2b64      	cmp	r3, #100	; 0x64
 8001812:	d901      	bls.n	8001818 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e186      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001818:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <HAL_RCC_OscConfig+0x33c>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	2380      	movs	r3, #128	; 0x80
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	4013      	ands	r3, r2
 8001822:	d0f0      	beq.n	8001806 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d10f      	bne.n	800184c <HAL_RCC_OscConfig+0x340>
 800182c:	4b03      	ldr	r3, [pc, #12]	; (800183c <HAL_RCC_OscConfig+0x330>)
 800182e:	6a1a      	ldr	r2, [r3, #32]
 8001830:	4b02      	ldr	r3, [pc, #8]	; (800183c <HAL_RCC_OscConfig+0x330>)
 8001832:	2101      	movs	r1, #1
 8001834:	430a      	orrs	r2, r1
 8001836:	621a      	str	r2, [r3, #32]
 8001838:	e036      	b.n	80018a8 <HAL_RCC_OscConfig+0x39c>
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	40021000 	.word	0x40021000
 8001840:	fffeffff 	.word	0xfffeffff
 8001844:	fffbffff 	.word	0xfffbffff
 8001848:	40007000 	.word	0x40007000
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d10c      	bne.n	800186e <HAL_RCC_OscConfig+0x362>
 8001854:	4bb6      	ldr	r3, [pc, #728]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001856:	6a1a      	ldr	r2, [r3, #32]
 8001858:	4bb5      	ldr	r3, [pc, #724]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 800185a:	2101      	movs	r1, #1
 800185c:	438a      	bics	r2, r1
 800185e:	621a      	str	r2, [r3, #32]
 8001860:	4bb3      	ldr	r3, [pc, #716]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001862:	6a1a      	ldr	r2, [r3, #32]
 8001864:	4bb2      	ldr	r3, [pc, #712]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001866:	2104      	movs	r1, #4
 8001868:	438a      	bics	r2, r1
 800186a:	621a      	str	r2, [r3, #32]
 800186c:	e01c      	b.n	80018a8 <HAL_RCC_OscConfig+0x39c>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	2b05      	cmp	r3, #5
 8001874:	d10c      	bne.n	8001890 <HAL_RCC_OscConfig+0x384>
 8001876:	4bae      	ldr	r3, [pc, #696]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001878:	6a1a      	ldr	r2, [r3, #32]
 800187a:	4bad      	ldr	r3, [pc, #692]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 800187c:	2104      	movs	r1, #4
 800187e:	430a      	orrs	r2, r1
 8001880:	621a      	str	r2, [r3, #32]
 8001882:	4bab      	ldr	r3, [pc, #684]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001884:	6a1a      	ldr	r2, [r3, #32]
 8001886:	4baa      	ldr	r3, [pc, #680]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001888:	2101      	movs	r1, #1
 800188a:	430a      	orrs	r2, r1
 800188c:	621a      	str	r2, [r3, #32]
 800188e:	e00b      	b.n	80018a8 <HAL_RCC_OscConfig+0x39c>
 8001890:	4ba7      	ldr	r3, [pc, #668]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001892:	6a1a      	ldr	r2, [r3, #32]
 8001894:	4ba6      	ldr	r3, [pc, #664]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001896:	2101      	movs	r1, #1
 8001898:	438a      	bics	r2, r1
 800189a:	621a      	str	r2, [r3, #32]
 800189c:	4ba4      	ldr	r3, [pc, #656]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 800189e:	6a1a      	ldr	r2, [r3, #32]
 80018a0:	4ba3      	ldr	r3, [pc, #652]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 80018a2:	2104      	movs	r1, #4
 80018a4:	438a      	bics	r2, r1
 80018a6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d014      	beq.n	80018da <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b0:	f7ff f8f0 	bl	8000a94 <HAL_GetTick>
 80018b4:	0003      	movs	r3, r0
 80018b6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018b8:	e009      	b.n	80018ce <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018ba:	f7ff f8eb 	bl	8000a94 <HAL_GetTick>
 80018be:	0002      	movs	r2, r0
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	4a9b      	ldr	r2, [pc, #620]	; (8001b34 <HAL_RCC_OscConfig+0x628>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d901      	bls.n	80018ce <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e12b      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ce:	4b98      	ldr	r3, [pc, #608]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 80018d0:	6a1b      	ldr	r3, [r3, #32]
 80018d2:	2202      	movs	r2, #2
 80018d4:	4013      	ands	r3, r2
 80018d6:	d0f0      	beq.n	80018ba <HAL_RCC_OscConfig+0x3ae>
 80018d8:	e013      	b.n	8001902 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018da:	f7ff f8db 	bl	8000a94 <HAL_GetTick>
 80018de:	0003      	movs	r3, r0
 80018e0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018e2:	e009      	b.n	80018f8 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018e4:	f7ff f8d6 	bl	8000a94 <HAL_GetTick>
 80018e8:	0002      	movs	r2, r0
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	4a91      	ldr	r2, [pc, #580]	; (8001b34 <HAL_RCC_OscConfig+0x628>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e116      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018f8:	4b8d      	ldr	r3, [pc, #564]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 80018fa:	6a1b      	ldr	r3, [r3, #32]
 80018fc:	2202      	movs	r2, #2
 80018fe:	4013      	ands	r3, r2
 8001900:	d1f0      	bne.n	80018e4 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001902:	231f      	movs	r3, #31
 8001904:	18fb      	adds	r3, r7, r3
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d105      	bne.n	8001918 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800190c:	4b88      	ldr	r3, [pc, #544]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 800190e:	69da      	ldr	r2, [r3, #28]
 8001910:	4b87      	ldr	r3, [pc, #540]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001912:	4989      	ldr	r1, [pc, #548]	; (8001b38 <HAL_RCC_OscConfig+0x62c>)
 8001914:	400a      	ands	r2, r1
 8001916:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2210      	movs	r2, #16
 800191e:	4013      	ands	r3, r2
 8001920:	d063      	beq.n	80019ea <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	2b01      	cmp	r3, #1
 8001928:	d12a      	bne.n	8001980 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800192a:	4b81      	ldr	r3, [pc, #516]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 800192c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800192e:	4b80      	ldr	r3, [pc, #512]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001930:	2104      	movs	r1, #4
 8001932:	430a      	orrs	r2, r1
 8001934:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001936:	4b7e      	ldr	r3, [pc, #504]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001938:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800193a:	4b7d      	ldr	r3, [pc, #500]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 800193c:	2101      	movs	r1, #1
 800193e:	430a      	orrs	r2, r1
 8001940:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001942:	f7ff f8a7 	bl	8000a94 <HAL_GetTick>
 8001946:	0003      	movs	r3, r0
 8001948:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800194a:	e008      	b.n	800195e <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800194c:	f7ff f8a2 	bl	8000a94 <HAL_GetTick>
 8001950:	0002      	movs	r2, r0
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	2b02      	cmp	r3, #2
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e0e3      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800195e:	4b74      	ldr	r3, [pc, #464]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001962:	2202      	movs	r2, #2
 8001964:	4013      	ands	r3, r2
 8001966:	d0f1      	beq.n	800194c <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001968:	4b71      	ldr	r3, [pc, #452]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 800196a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800196c:	22f8      	movs	r2, #248	; 0xf8
 800196e:	4393      	bics	r3, r2
 8001970:	0019      	movs	r1, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	00da      	lsls	r2, r3, #3
 8001978:	4b6d      	ldr	r3, [pc, #436]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 800197a:	430a      	orrs	r2, r1
 800197c:	635a      	str	r2, [r3, #52]	; 0x34
 800197e:	e034      	b.n	80019ea <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	695b      	ldr	r3, [r3, #20]
 8001984:	3305      	adds	r3, #5
 8001986:	d111      	bne.n	80019ac <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001988:	4b69      	ldr	r3, [pc, #420]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 800198a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800198c:	4b68      	ldr	r3, [pc, #416]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 800198e:	2104      	movs	r1, #4
 8001990:	438a      	bics	r2, r1
 8001992:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001994:	4b66      	ldr	r3, [pc, #408]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001998:	22f8      	movs	r2, #248	; 0xf8
 800199a:	4393      	bics	r3, r2
 800199c:	0019      	movs	r1, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	699b      	ldr	r3, [r3, #24]
 80019a2:	00da      	lsls	r2, r3, #3
 80019a4:	4b62      	ldr	r3, [pc, #392]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 80019a6:	430a      	orrs	r2, r1
 80019a8:	635a      	str	r2, [r3, #52]	; 0x34
 80019aa:	e01e      	b.n	80019ea <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80019ac:	4b60      	ldr	r3, [pc, #384]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 80019ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019b0:	4b5f      	ldr	r3, [pc, #380]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 80019b2:	2104      	movs	r1, #4
 80019b4:	430a      	orrs	r2, r1
 80019b6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80019b8:	4b5d      	ldr	r3, [pc, #372]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 80019ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019bc:	4b5c      	ldr	r3, [pc, #368]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 80019be:	2101      	movs	r1, #1
 80019c0:	438a      	bics	r2, r1
 80019c2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019c4:	f7ff f866 	bl	8000a94 <HAL_GetTick>
 80019c8:	0003      	movs	r3, r0
 80019ca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80019cc:	e008      	b.n	80019e0 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80019ce:	f7ff f861 	bl	8000a94 <HAL_GetTick>
 80019d2:	0002      	movs	r2, r0
 80019d4:	69bb      	ldr	r3, [r7, #24]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d901      	bls.n	80019e0 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e0a2      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80019e0:	4b53      	ldr	r3, [pc, #332]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 80019e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019e4:	2202      	movs	r2, #2
 80019e6:	4013      	ands	r3, r2
 80019e8:	d1f1      	bne.n	80019ce <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6a1b      	ldr	r3, [r3, #32]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d100      	bne.n	80019f4 <HAL_RCC_OscConfig+0x4e8>
 80019f2:	e097      	b.n	8001b24 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019f4:	4b4e      	ldr	r3, [pc, #312]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	220c      	movs	r2, #12
 80019fa:	4013      	ands	r3, r2
 80019fc:	2b08      	cmp	r3, #8
 80019fe:	d100      	bne.n	8001a02 <HAL_RCC_OscConfig+0x4f6>
 8001a00:	e06b      	b.n	8001ada <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a1b      	ldr	r3, [r3, #32]
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d14c      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a0a:	4b49      	ldr	r3, [pc, #292]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	4b48      	ldr	r3, [pc, #288]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001a10:	494a      	ldr	r1, [pc, #296]	; (8001b3c <HAL_RCC_OscConfig+0x630>)
 8001a12:	400a      	ands	r2, r1
 8001a14:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a16:	f7ff f83d 	bl	8000a94 <HAL_GetTick>
 8001a1a:	0003      	movs	r3, r0
 8001a1c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a20:	f7ff f838 	bl	8000a94 <HAL_GetTick>
 8001a24:	0002      	movs	r2, r0
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e079      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a32:	4b3f      	ldr	r3, [pc, #252]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	2380      	movs	r3, #128	; 0x80
 8001a38:	049b      	lsls	r3, r3, #18
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	d1f0      	bne.n	8001a20 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a3e:	4b3c      	ldr	r3, [pc, #240]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a42:	220f      	movs	r2, #15
 8001a44:	4393      	bics	r3, r2
 8001a46:	0019      	movs	r1, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a4c:	4b38      	ldr	r3, [pc, #224]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001a4e:	430a      	orrs	r2, r1
 8001a50:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a52:	4b37      	ldr	r3, [pc, #220]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	4a3a      	ldr	r2, [pc, #232]	; (8001b40 <HAL_RCC_OscConfig+0x634>)
 8001a58:	4013      	ands	r3, r2
 8001a5a:	0019      	movs	r1, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a64:	431a      	orrs	r2, r3
 8001a66:	4b32      	ldr	r3, [pc, #200]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a6c:	4b30      	ldr	r3, [pc, #192]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	4b2f      	ldr	r3, [pc, #188]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001a72:	2180      	movs	r1, #128	; 0x80
 8001a74:	0449      	lsls	r1, r1, #17
 8001a76:	430a      	orrs	r2, r1
 8001a78:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7a:	f7ff f80b 	bl	8000a94 <HAL_GetTick>
 8001a7e:	0003      	movs	r3, r0
 8001a80:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a84:	f7ff f806 	bl	8000a94 <HAL_GetTick>
 8001a88:	0002      	movs	r2, r0
 8001a8a:	69bb      	ldr	r3, [r7, #24]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e047      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a96:	4b26      	ldr	r3, [pc, #152]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	2380      	movs	r3, #128	; 0x80
 8001a9c:	049b      	lsls	r3, r3, #18
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	d0f0      	beq.n	8001a84 <HAL_RCC_OscConfig+0x578>
 8001aa2:	e03f      	b.n	8001b24 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aa4:	4b22      	ldr	r3, [pc, #136]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4b21      	ldr	r3, [pc, #132]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001aaa:	4924      	ldr	r1, [pc, #144]	; (8001b3c <HAL_RCC_OscConfig+0x630>)
 8001aac:	400a      	ands	r2, r1
 8001aae:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab0:	f7fe fff0 	bl	8000a94 <HAL_GetTick>
 8001ab4:	0003      	movs	r3, r0
 8001ab6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ab8:	e008      	b.n	8001acc <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aba:	f7fe ffeb 	bl	8000a94 <HAL_GetTick>
 8001abe:	0002      	movs	r2, r0
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d901      	bls.n	8001acc <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e02c      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001acc:	4b18      	ldr	r3, [pc, #96]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	2380      	movs	r3, #128	; 0x80
 8001ad2:	049b      	lsls	r3, r3, #18
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	d1f0      	bne.n	8001aba <HAL_RCC_OscConfig+0x5ae>
 8001ad8:	e024      	b.n	8001b24 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6a1b      	ldr	r3, [r3, #32]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d101      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e01f      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001ae6:	4b12      	ldr	r3, [pc, #72]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001aec:	4b10      	ldr	r3, [pc, #64]	; (8001b30 <HAL_RCC_OscConfig+0x624>)
 8001aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001af0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001af2:	697a      	ldr	r2, [r7, #20]
 8001af4:	2380      	movs	r3, #128	; 0x80
 8001af6:	025b      	lsls	r3, r3, #9
 8001af8:	401a      	ands	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d10e      	bne.n	8001b20 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	220f      	movs	r2, #15
 8001b06:	401a      	ands	r2, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d107      	bne.n	8001b20 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001b10:	697a      	ldr	r2, [r7, #20]
 8001b12:	23f0      	movs	r3, #240	; 0xf0
 8001b14:	039b      	lsls	r3, r3, #14
 8001b16:	401a      	ands	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d001      	beq.n	8001b24 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e000      	b.n	8001b26 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	0018      	movs	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	b008      	add	sp, #32
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	46c0      	nop			; (mov r8, r8)
 8001b30:	40021000 	.word	0x40021000
 8001b34:	00001388 	.word	0x00001388
 8001b38:	efffffff 	.word	0xefffffff
 8001b3c:	feffffff 	.word	0xfeffffff
 8001b40:	ffc2ffff 	.word	0xffc2ffff

08001b44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d101      	bne.n	8001b58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e0b3      	b.n	8001cc0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b58:	4b5b      	ldr	r3, [pc, #364]	; (8001cc8 <HAL_RCC_ClockConfig+0x184>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	4013      	ands	r3, r2
 8001b60:	683a      	ldr	r2, [r7, #0]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d911      	bls.n	8001b8a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b66:	4b58      	ldr	r3, [pc, #352]	; (8001cc8 <HAL_RCC_ClockConfig+0x184>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	4393      	bics	r3, r2
 8001b6e:	0019      	movs	r1, r3
 8001b70:	4b55      	ldr	r3, [pc, #340]	; (8001cc8 <HAL_RCC_ClockConfig+0x184>)
 8001b72:	683a      	ldr	r2, [r7, #0]
 8001b74:	430a      	orrs	r2, r1
 8001b76:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b78:	4b53      	ldr	r3, [pc, #332]	; (8001cc8 <HAL_RCC_ClockConfig+0x184>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	4013      	ands	r3, r2
 8001b80:	683a      	ldr	r2, [r7, #0]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d001      	beq.n	8001b8a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e09a      	b.n	8001cc0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2202      	movs	r2, #2
 8001b90:	4013      	ands	r3, r2
 8001b92:	d015      	beq.n	8001bc0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2204      	movs	r2, #4
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	d006      	beq.n	8001bac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001b9e:	4b4b      	ldr	r3, [pc, #300]	; (8001ccc <HAL_RCC_ClockConfig+0x188>)
 8001ba0:	685a      	ldr	r2, [r3, #4]
 8001ba2:	4b4a      	ldr	r3, [pc, #296]	; (8001ccc <HAL_RCC_ClockConfig+0x188>)
 8001ba4:	21e0      	movs	r1, #224	; 0xe0
 8001ba6:	00c9      	lsls	r1, r1, #3
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bac:	4b47      	ldr	r3, [pc, #284]	; (8001ccc <HAL_RCC_ClockConfig+0x188>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	22f0      	movs	r2, #240	; 0xf0
 8001bb2:	4393      	bics	r3, r2
 8001bb4:	0019      	movs	r1, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	689a      	ldr	r2, [r3, #8]
 8001bba:	4b44      	ldr	r3, [pc, #272]	; (8001ccc <HAL_RCC_ClockConfig+0x188>)
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	d040      	beq.n	8001c4c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d107      	bne.n	8001be2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd2:	4b3e      	ldr	r3, [pc, #248]	; (8001ccc <HAL_RCC_ClockConfig+0x188>)
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	2380      	movs	r3, #128	; 0x80
 8001bd8:	029b      	lsls	r3, r3, #10
 8001bda:	4013      	ands	r3, r2
 8001bdc:	d114      	bne.n	8001c08 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e06e      	b.n	8001cc0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d107      	bne.n	8001bfa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bea:	4b38      	ldr	r3, [pc, #224]	; (8001ccc <HAL_RCC_ClockConfig+0x188>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	2380      	movs	r3, #128	; 0x80
 8001bf0:	049b      	lsls	r3, r3, #18
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d108      	bne.n	8001c08 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e062      	b.n	8001cc0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bfa:	4b34      	ldr	r3, [pc, #208]	; (8001ccc <HAL_RCC_ClockConfig+0x188>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2202      	movs	r2, #2
 8001c00:	4013      	ands	r3, r2
 8001c02:	d101      	bne.n	8001c08 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e05b      	b.n	8001cc0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c08:	4b30      	ldr	r3, [pc, #192]	; (8001ccc <HAL_RCC_ClockConfig+0x188>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	4393      	bics	r3, r2
 8001c10:	0019      	movs	r1, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685a      	ldr	r2, [r3, #4]
 8001c16:	4b2d      	ldr	r3, [pc, #180]	; (8001ccc <HAL_RCC_ClockConfig+0x188>)
 8001c18:	430a      	orrs	r2, r1
 8001c1a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c1c:	f7fe ff3a 	bl	8000a94 <HAL_GetTick>
 8001c20:	0003      	movs	r3, r0
 8001c22:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c24:	e009      	b.n	8001c3a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c26:	f7fe ff35 	bl	8000a94 <HAL_GetTick>
 8001c2a:	0002      	movs	r2, r0
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	4a27      	ldr	r2, [pc, #156]	; (8001cd0 <HAL_RCC_ClockConfig+0x18c>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e042      	b.n	8001cc0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3a:	4b24      	ldr	r3, [pc, #144]	; (8001ccc <HAL_RCC_ClockConfig+0x188>)
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	220c      	movs	r2, #12
 8001c40:	401a      	ands	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d1ec      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c4c:	4b1e      	ldr	r3, [pc, #120]	; (8001cc8 <HAL_RCC_ClockConfig+0x184>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2201      	movs	r2, #1
 8001c52:	4013      	ands	r3, r2
 8001c54:	683a      	ldr	r2, [r7, #0]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d211      	bcs.n	8001c7e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5a:	4b1b      	ldr	r3, [pc, #108]	; (8001cc8 <HAL_RCC_ClockConfig+0x184>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	4393      	bics	r3, r2
 8001c62:	0019      	movs	r1, r3
 8001c64:	4b18      	ldr	r3, [pc, #96]	; (8001cc8 <HAL_RCC_ClockConfig+0x184>)
 8001c66:	683a      	ldr	r2, [r7, #0]
 8001c68:	430a      	orrs	r2, r1
 8001c6a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c6c:	4b16      	ldr	r3, [pc, #88]	; (8001cc8 <HAL_RCC_ClockConfig+0x184>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2201      	movs	r2, #1
 8001c72:	4013      	ands	r3, r2
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d001      	beq.n	8001c7e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e020      	b.n	8001cc0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2204      	movs	r2, #4
 8001c84:	4013      	ands	r3, r2
 8001c86:	d009      	beq.n	8001c9c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001c88:	4b10      	ldr	r3, [pc, #64]	; (8001ccc <HAL_RCC_ClockConfig+0x188>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	4a11      	ldr	r2, [pc, #68]	; (8001cd4 <HAL_RCC_ClockConfig+0x190>)
 8001c8e:	4013      	ands	r3, r2
 8001c90:	0019      	movs	r1, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	68da      	ldr	r2, [r3, #12]
 8001c96:	4b0d      	ldr	r3, [pc, #52]	; (8001ccc <HAL_RCC_ClockConfig+0x188>)
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001c9c:	f000 f820 	bl	8001ce0 <HAL_RCC_GetSysClockFreq>
 8001ca0:	0001      	movs	r1, r0
 8001ca2:	4b0a      	ldr	r3, [pc, #40]	; (8001ccc <HAL_RCC_ClockConfig+0x188>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	091b      	lsrs	r3, r3, #4
 8001ca8:	220f      	movs	r2, #15
 8001caa:	4013      	ands	r3, r2
 8001cac:	4a0a      	ldr	r2, [pc, #40]	; (8001cd8 <HAL_RCC_ClockConfig+0x194>)
 8001cae:	5cd3      	ldrb	r3, [r2, r3]
 8001cb0:	000a      	movs	r2, r1
 8001cb2:	40da      	lsrs	r2, r3
 8001cb4:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <HAL_RCC_ClockConfig+0x198>)
 8001cb6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001cb8:	2000      	movs	r0, #0
 8001cba:	f7fe fea5 	bl	8000a08 <HAL_InitTick>
  
  return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	b004      	add	sp, #16
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	40022000 	.word	0x40022000
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	00001388 	.word	0x00001388
 8001cd4:	fffff8ff 	.word	0xfffff8ff
 8001cd8:	08003920 	.word	0x08003920
 8001cdc:	20000000 	.word	0x20000000

08001ce0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ce0:	b590      	push	{r4, r7, lr}
 8001ce2:	b08f      	sub	sp, #60	; 0x3c
 8001ce4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001ce6:	2314      	movs	r3, #20
 8001ce8:	18fb      	adds	r3, r7, r3
 8001cea:	4a2b      	ldr	r2, [pc, #172]	; (8001d98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cec:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001cee:	c313      	stmia	r3!, {r0, r1, r4}
 8001cf0:	6812      	ldr	r2, [r2, #0]
 8001cf2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001cf4:	1d3b      	adds	r3, r7, #4
 8001cf6:	4a29      	ldr	r2, [pc, #164]	; (8001d9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001cf8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001cfa:	c313      	stmia	r3!, {r0, r1, r4}
 8001cfc:	6812      	ldr	r2, [r2, #0]
 8001cfe:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d00:	2300      	movs	r3, #0
 8001d02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d04:	2300      	movs	r3, #0
 8001d06:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d08:	2300      	movs	r3, #0
 8001d0a:	637b      	str	r3, [r7, #52]	; 0x34
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001d10:	2300      	movs	r3, #0
 8001d12:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001d14:	4b22      	ldr	r3, [pc, #136]	; (8001da0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d1c:	220c      	movs	r2, #12
 8001d1e:	4013      	ands	r3, r2
 8001d20:	2b04      	cmp	r3, #4
 8001d22:	d002      	beq.n	8001d2a <HAL_RCC_GetSysClockFreq+0x4a>
 8001d24:	2b08      	cmp	r3, #8
 8001d26:	d003      	beq.n	8001d30 <HAL_RCC_GetSysClockFreq+0x50>
 8001d28:	e02d      	b.n	8001d86 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d2a:	4b1e      	ldr	r3, [pc, #120]	; (8001da4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d2c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001d2e:	e02d      	b.n	8001d8c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d32:	0c9b      	lsrs	r3, r3, #18
 8001d34:	220f      	movs	r2, #15
 8001d36:	4013      	ands	r3, r2
 8001d38:	2214      	movs	r2, #20
 8001d3a:	18ba      	adds	r2, r7, r2
 8001d3c:	5cd3      	ldrb	r3, [r2, r3]
 8001d3e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001d40:	4b17      	ldr	r3, [pc, #92]	; (8001da0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d44:	220f      	movs	r2, #15
 8001d46:	4013      	ands	r3, r2
 8001d48:	1d3a      	adds	r2, r7, #4
 8001d4a:	5cd3      	ldrb	r3, [r2, r3]
 8001d4c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001d4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d50:	2380      	movs	r3, #128	; 0x80
 8001d52:	025b      	lsls	r3, r3, #9
 8001d54:	4013      	ands	r3, r2
 8001d56:	d009      	beq.n	8001d6c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d5a:	4812      	ldr	r0, [pc, #72]	; (8001da4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d5c:	f7fe f9d4 	bl	8000108 <__udivsi3>
 8001d60:	0003      	movs	r3, r0
 8001d62:	001a      	movs	r2, r3
 8001d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d66:	4353      	muls	r3, r2
 8001d68:	637b      	str	r3, [r7, #52]	; 0x34
 8001d6a:	e009      	b.n	8001d80 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001d6c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001d6e:	000a      	movs	r2, r1
 8001d70:	0152      	lsls	r2, r2, #5
 8001d72:	1a52      	subs	r2, r2, r1
 8001d74:	0193      	lsls	r3, r2, #6
 8001d76:	1a9b      	subs	r3, r3, r2
 8001d78:	00db      	lsls	r3, r3, #3
 8001d7a:	185b      	adds	r3, r3, r1
 8001d7c:	021b      	lsls	r3, r3, #8
 8001d7e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001d80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d82:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001d84:	e002      	b.n	8001d8c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d86:	4b07      	ldr	r3, [pc, #28]	; (8001da4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d88:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001d8a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001d8e:	0018      	movs	r0, r3
 8001d90:	46bd      	mov	sp, r7
 8001d92:	b00f      	add	sp, #60	; 0x3c
 8001d94:	bd90      	pop	{r4, r7, pc}
 8001d96:	46c0      	nop			; (mov r8, r8)
 8001d98:	08003900 	.word	0x08003900
 8001d9c:	08003910 	.word	0x08003910
 8001da0:	40021000 	.word	0x40021000
 8001da4:	007a1200 	.word	0x007a1200

08001da8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dac:	4b02      	ldr	r3, [pc, #8]	; (8001db8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001dae:	681b      	ldr	r3, [r3, #0]
}
 8001db0:	0018      	movs	r0, r3
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	46c0      	nop			; (mov r8, r8)
 8001db8:	20000000 	.word	0x20000000

08001dbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001dc0:	f7ff fff2 	bl	8001da8 <HAL_RCC_GetHCLKFreq>
 8001dc4:	0001      	movs	r1, r0
 8001dc6:	4b06      	ldr	r3, [pc, #24]	; (8001de0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	0a1b      	lsrs	r3, r3, #8
 8001dcc:	2207      	movs	r2, #7
 8001dce:	4013      	ands	r3, r2
 8001dd0:	4a04      	ldr	r2, [pc, #16]	; (8001de4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001dd2:	5cd3      	ldrb	r3, [r2, r3]
 8001dd4:	40d9      	lsrs	r1, r3
 8001dd6:	000b      	movs	r3, r1
}    
 8001dd8:	0018      	movs	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	46c0      	nop			; (mov r8, r8)
 8001de0:	40021000 	.word	0x40021000
 8001de4:	08003930 	.word	0x08003930

08001de8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001df0:	2300      	movs	r3, #0
 8001df2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001df4:	2300      	movs	r3, #0
 8001df6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	2380      	movs	r3, #128	; 0x80
 8001dfe:	025b      	lsls	r3, r3, #9
 8001e00:	4013      	ands	r3, r2
 8001e02:	d100      	bne.n	8001e06 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001e04:	e08f      	b.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001e06:	2317      	movs	r3, #23
 8001e08:	18fb      	adds	r3, r7, r3
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e0e:	4b57      	ldr	r3, [pc, #348]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e10:	69da      	ldr	r2, [r3, #28]
 8001e12:	2380      	movs	r3, #128	; 0x80
 8001e14:	055b      	lsls	r3, r3, #21
 8001e16:	4013      	ands	r3, r2
 8001e18:	d111      	bne.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e1a:	4b54      	ldr	r3, [pc, #336]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e1c:	69da      	ldr	r2, [r3, #28]
 8001e1e:	4b53      	ldr	r3, [pc, #332]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e20:	2180      	movs	r1, #128	; 0x80
 8001e22:	0549      	lsls	r1, r1, #21
 8001e24:	430a      	orrs	r2, r1
 8001e26:	61da      	str	r2, [r3, #28]
 8001e28:	4b50      	ldr	r3, [pc, #320]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e2a:	69da      	ldr	r2, [r3, #28]
 8001e2c:	2380      	movs	r3, #128	; 0x80
 8001e2e:	055b      	lsls	r3, r3, #21
 8001e30:	4013      	ands	r3, r2
 8001e32:	60bb      	str	r3, [r7, #8]
 8001e34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e36:	2317      	movs	r3, #23
 8001e38:	18fb      	adds	r3, r7, r3
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e3e:	4b4c      	ldr	r3, [pc, #304]	; (8001f70 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	2380      	movs	r3, #128	; 0x80
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	4013      	ands	r3, r2
 8001e48:	d11a      	bne.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e4a:	4b49      	ldr	r3, [pc, #292]	; (8001f70 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	4b48      	ldr	r3, [pc, #288]	; (8001f70 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001e50:	2180      	movs	r1, #128	; 0x80
 8001e52:	0049      	lsls	r1, r1, #1
 8001e54:	430a      	orrs	r2, r1
 8001e56:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e58:	f7fe fe1c 	bl	8000a94 <HAL_GetTick>
 8001e5c:	0003      	movs	r3, r0
 8001e5e:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e60:	e008      	b.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e62:	f7fe fe17 	bl	8000a94 <HAL_GetTick>
 8001e66:	0002      	movs	r2, r0
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	2b64      	cmp	r3, #100	; 0x64
 8001e6e:	d901      	bls.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001e70:	2303      	movs	r3, #3
 8001e72:	e077      	b.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e74:	4b3e      	ldr	r3, [pc, #248]	; (8001f70 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	2380      	movs	r3, #128	; 0x80
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	d0f0      	beq.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e80:	4b3a      	ldr	r3, [pc, #232]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e82:	6a1a      	ldr	r2, [r3, #32]
 8001e84:	23c0      	movs	r3, #192	; 0xc0
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	4013      	ands	r3, r2
 8001e8a:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d034      	beq.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	685a      	ldr	r2, [r3, #4]
 8001e96:	23c0      	movs	r3, #192	; 0xc0
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	68fa      	ldr	r2, [r7, #12]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d02c      	beq.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ea2:	4b32      	ldr	r3, [pc, #200]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001ea4:	6a1b      	ldr	r3, [r3, #32]
 8001ea6:	4a33      	ldr	r2, [pc, #204]	; (8001f74 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001eac:	4b2f      	ldr	r3, [pc, #188]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001eae:	6a1a      	ldr	r2, [r3, #32]
 8001eb0:	4b2e      	ldr	r3, [pc, #184]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001eb2:	2180      	movs	r1, #128	; 0x80
 8001eb4:	0249      	lsls	r1, r1, #9
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001eba:	4b2c      	ldr	r3, [pc, #176]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001ebc:	6a1a      	ldr	r2, [r3, #32]
 8001ebe:	4b2b      	ldr	r3, [pc, #172]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001ec0:	492d      	ldr	r1, [pc, #180]	; (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001ec2:	400a      	ands	r2, r1
 8001ec4:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001ec6:	4b29      	ldr	r3, [pc, #164]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001ec8:	68fa      	ldr	r2, [r7, #12]
 8001eca:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	d013      	beq.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed4:	f7fe fdde 	bl	8000a94 <HAL_GetTick>
 8001ed8:	0003      	movs	r3, r0
 8001eda:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001edc:	e009      	b.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ede:	f7fe fdd9 	bl	8000a94 <HAL_GetTick>
 8001ee2:	0002      	movs	r2, r0
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	4a24      	ldr	r2, [pc, #144]	; (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e038      	b.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ef2:	4b1e      	ldr	r3, [pc, #120]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001ef4:	6a1b      	ldr	r3, [r3, #32]
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	4013      	ands	r3, r2
 8001efa:	d0f0      	beq.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001efc:	4b1b      	ldr	r3, [pc, #108]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001efe:	6a1b      	ldr	r3, [r3, #32]
 8001f00:	4a1c      	ldr	r2, [pc, #112]	; (8001f74 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001f02:	4013      	ands	r3, r2
 8001f04:	0019      	movs	r1, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685a      	ldr	r2, [r3, #4]
 8001f0a:	4b18      	ldr	r3, [pc, #96]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f10:	2317      	movs	r3, #23
 8001f12:	18fb      	adds	r3, r7, r3
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d105      	bne.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f1a:	4b14      	ldr	r3, [pc, #80]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f1c:	69da      	ldr	r2, [r3, #28]
 8001f1e:	4b13      	ldr	r3, [pc, #76]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f20:	4917      	ldr	r1, [pc, #92]	; (8001f80 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001f22:	400a      	ands	r2, r1
 8001f24:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	d009      	beq.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f30:	4b0e      	ldr	r3, [pc, #56]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f34:	2203      	movs	r2, #3
 8001f36:	4393      	bics	r3, r2
 8001f38:	0019      	movs	r1, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	689a      	ldr	r2, [r3, #8]
 8001f3e:	4b0b      	ldr	r3, [pc, #44]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f40:	430a      	orrs	r2, r1
 8001f42:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2220      	movs	r2, #32
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	d009      	beq.n	8001f62 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001f4e:	4b07      	ldr	r3, [pc, #28]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	2210      	movs	r2, #16
 8001f54:	4393      	bics	r3, r2
 8001f56:	0019      	movs	r1, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	68da      	ldr	r2, [r3, #12]
 8001f5c:	4b03      	ldr	r3, [pc, #12]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f5e:	430a      	orrs	r2, r1
 8001f60:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001f62:	2300      	movs	r3, #0
}
 8001f64:	0018      	movs	r0, r3
 8001f66:	46bd      	mov	sp, r7
 8001f68:	b006      	add	sp, #24
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	40007000 	.word	0x40007000
 8001f74:	fffffcff 	.word	0xfffffcff
 8001f78:	fffeffff 	.word	0xfffeffff
 8001f7c:	00001388 	.word	0x00001388
 8001f80:	efffffff 	.word	0xefffffff

08001f84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e044      	b.n	8002020 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d107      	bne.n	8001fae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2270      	movs	r2, #112	; 0x70
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	0018      	movs	r0, r3
 8001faa:	f7fe fbcd 	bl	8000748 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2224      	movs	r2, #36	; 0x24
 8001fb2:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	438a      	bics	r2, r1
 8001fc2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	0018      	movs	r0, r3
 8001fc8:	f000 f988 	bl	80022dc <UART_SetConfig>
 8001fcc:	0003      	movs	r3, r0
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d101      	bne.n	8001fd6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e024      	b.n	8002020 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	f000 fb01 	bl	80025e8 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	490d      	ldr	r1, [pc, #52]	; (8002028 <HAL_UART_Init+0xa4>)
 8001ff2:	400a      	ands	r2, r1
 8001ff4:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2108      	movs	r1, #8
 8002002:	438a      	bics	r2, r1
 8002004:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2101      	movs	r1, #1
 8002012:	430a      	orrs	r2, r1
 8002014:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	0018      	movs	r0, r3
 800201a:	f000 fb99 	bl	8002750 <UART_CheckIdleState>
 800201e:	0003      	movs	r3, r0
}
 8002020:	0018      	movs	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	b002      	add	sp, #8
 8002026:	bd80      	pop	{r7, pc}
 8002028:	fffff7ff 	.word	0xfffff7ff

0800202c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b08a      	sub	sp, #40	; 0x28
 8002030:	af02      	add	r7, sp, #8
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	603b      	str	r3, [r7, #0]
 8002038:	1dbb      	adds	r3, r7, #6
 800203a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002040:	2b20      	cmp	r3, #32
 8002042:	d000      	beq.n	8002046 <HAL_UART_Transmit+0x1a>
 8002044:	e095      	b.n	8002172 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d003      	beq.n	8002054 <HAL_UART_Transmit+0x28>
 800204c:	1dbb      	adds	r3, r7, #6
 800204e:	881b      	ldrh	r3, [r3, #0]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d101      	bne.n	8002058 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e08d      	b.n	8002174 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	689a      	ldr	r2, [r3, #8]
 800205c:	2380      	movs	r3, #128	; 0x80
 800205e:	015b      	lsls	r3, r3, #5
 8002060:	429a      	cmp	r2, r3
 8002062:	d109      	bne.n	8002078 <HAL_UART_Transmit+0x4c>
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d105      	bne.n	8002078 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	2201      	movs	r2, #1
 8002070:	4013      	ands	r3, r2
 8002072:	d001      	beq.n	8002078 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e07d      	b.n	8002174 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2270      	movs	r2, #112	; 0x70
 800207c:	5c9b      	ldrb	r3, [r3, r2]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d101      	bne.n	8002086 <HAL_UART_Transmit+0x5a>
 8002082:	2302      	movs	r3, #2
 8002084:	e076      	b.n	8002174 <HAL_UART_Transmit+0x148>
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2270      	movs	r2, #112	; 0x70
 800208a:	2101      	movs	r1, #1
 800208c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2200      	movs	r2, #0
 8002092:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2221      	movs	r2, #33	; 0x21
 8002098:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800209a:	f7fe fcfb 	bl	8000a94 <HAL_GetTick>
 800209e:	0003      	movs	r3, r0
 80020a0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	1dba      	adds	r2, r7, #6
 80020a6:	2150      	movs	r1, #80	; 0x50
 80020a8:	8812      	ldrh	r2, [r2, #0]
 80020aa:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	1dba      	adds	r2, r7, #6
 80020b0:	2152      	movs	r1, #82	; 0x52
 80020b2:	8812      	ldrh	r2, [r2, #0]
 80020b4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	689a      	ldr	r2, [r3, #8]
 80020ba:	2380      	movs	r3, #128	; 0x80
 80020bc:	015b      	lsls	r3, r3, #5
 80020be:	429a      	cmp	r2, r3
 80020c0:	d108      	bne.n	80020d4 <HAL_UART_Transmit+0xa8>
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d104      	bne.n	80020d4 <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	61bb      	str	r3, [r7, #24]
 80020d2:	e003      	b.n	80020dc <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80020d8:	2300      	movs	r3, #0
 80020da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80020dc:	e02d      	b.n	800213a <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020de:	697a      	ldr	r2, [r7, #20]
 80020e0:	68f8      	ldr	r0, [r7, #12]
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	9300      	str	r3, [sp, #0]
 80020e6:	0013      	movs	r3, r2
 80020e8:	2200      	movs	r2, #0
 80020ea:	2180      	movs	r1, #128	; 0x80
 80020ec:	f000 fb76 	bl	80027dc <UART_WaitOnFlagUntilTimeout>
 80020f0:	1e03      	subs	r3, r0, #0
 80020f2:	d001      	beq.n	80020f8 <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e03d      	b.n	8002174 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d10b      	bne.n	8002116 <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	881a      	ldrh	r2, [r3, #0]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	05d2      	lsls	r2, r2, #23
 8002108:	0dd2      	lsrs	r2, r2, #23
 800210a:	b292      	uxth	r2, r2
 800210c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	3302      	adds	r3, #2
 8002112:	61bb      	str	r3, [r7, #24]
 8002114:	e008      	b.n	8002128 <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	781a      	ldrb	r2, [r3, #0]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	b292      	uxth	r2, r2
 8002120:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	3301      	adds	r3, #1
 8002126:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2252      	movs	r2, #82	; 0x52
 800212c:	5a9b      	ldrh	r3, [r3, r2]
 800212e:	b29b      	uxth	r3, r3
 8002130:	3b01      	subs	r3, #1
 8002132:	b299      	uxth	r1, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2252      	movs	r2, #82	; 0x52
 8002138:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2252      	movs	r2, #82	; 0x52
 800213e:	5a9b      	ldrh	r3, [r3, r2]
 8002140:	b29b      	uxth	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1cb      	bne.n	80020de <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002146:	697a      	ldr	r2, [r7, #20]
 8002148:	68f8      	ldr	r0, [r7, #12]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	9300      	str	r3, [sp, #0]
 800214e:	0013      	movs	r3, r2
 8002150:	2200      	movs	r2, #0
 8002152:	2140      	movs	r1, #64	; 0x40
 8002154:	f000 fb42 	bl	80027dc <UART_WaitOnFlagUntilTimeout>
 8002158:	1e03      	subs	r3, r0, #0
 800215a:	d001      	beq.n	8002160 <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e009      	b.n	8002174 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2220      	movs	r2, #32
 8002164:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2270      	movs	r2, #112	; 0x70
 800216a:	2100      	movs	r1, #0
 800216c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800216e:	2300      	movs	r3, #0
 8002170:	e000      	b.n	8002174 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8002172:	2302      	movs	r3, #2
  }
}
 8002174:	0018      	movs	r0, r3
 8002176:	46bd      	mov	sp, r7
 8002178:	b008      	add	sp, #32
 800217a:	bd80      	pop	{r7, pc}

0800217c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	1dbb      	adds	r3, r7, #6
 8002188:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800218e:	2b20      	cmp	r3, #32
 8002190:	d000      	beq.n	8002194 <HAL_UART_Receive_DMA+0x18>
 8002192:	e07f      	b.n	8002294 <HAL_UART_Receive_DMA+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d003      	beq.n	80021a2 <HAL_UART_Receive_DMA+0x26>
 800219a:	1dbb      	adds	r3, r7, #6
 800219c:	881b      	ldrh	r3, [r3, #0]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e077      	b.n	8002296 <HAL_UART_Receive_DMA+0x11a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	689a      	ldr	r2, [r3, #8]
 80021aa:	2380      	movs	r3, #128	; 0x80
 80021ac:	015b      	lsls	r3, r3, #5
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d109      	bne.n	80021c6 <HAL_UART_Receive_DMA+0x4a>
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d105      	bne.n	80021c6 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	2201      	movs	r2, #1
 80021be:	4013      	ands	r3, r2
 80021c0:	d001      	beq.n	80021c6 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e067      	b.n	8002296 <HAL_UART_Receive_DMA+0x11a>
      }
    }

    __HAL_LOCK(huart);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2270      	movs	r2, #112	; 0x70
 80021ca:	5c9b      	ldrb	r3, [r3, r2]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d101      	bne.n	80021d4 <HAL_UART_Receive_DMA+0x58>
 80021d0:	2302      	movs	r3, #2
 80021d2:	e060      	b.n	8002296 <HAL_UART_Receive_DMA+0x11a>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2270      	movs	r2, #112	; 0x70
 80021d8:	2101      	movs	r1, #1
 80021da:	5499      	strb	r1, [r3, r2]

    huart->pRxBuffPtr = pData;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	1dba      	adds	r2, r7, #6
 80021e6:	2158      	movs	r1, #88	; 0x58
 80021e8:	8812      	ldrh	r2, [r2, #0]
 80021ea:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2200      	movs	r2, #0
 80021f0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2222      	movs	r2, #34	; 0x22
 80021f6:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d02a      	beq.n	8002256 <HAL_UART_Receive_DMA+0xda>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002204:	4a26      	ldr	r2, [pc, #152]	; (80022a0 <HAL_UART_Receive_DMA+0x124>)
 8002206:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800220c:	4a25      	ldr	r2, [pc, #148]	; (80022a4 <HAL_UART_Receive_DMA+0x128>)
 800220e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002214:	4a24      	ldr	r2, [pc, #144]	; (80022a8 <HAL_UART_Receive_DMA+0x12c>)
 8002216:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800221c:	2200      	movs	r2, #0
 800221e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	3324      	adds	r3, #36	; 0x24
 800222a:	0019      	movs	r1, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002230:	001a      	movs	r2, r3
 8002232:	1dbb      	adds	r3, r7, #6
 8002234:	881b      	ldrh	r3, [r3, #0]
 8002236:	f7fe fd5d 	bl	8000cf4 <HAL_DMA_Start_IT>
 800223a:	1e03      	subs	r3, r0, #0
 800223c:	d00b      	beq.n	8002256 <HAL_UART_Receive_DMA+0xda>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2210      	movs	r2, #16
 8002242:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2270      	movs	r2, #112	; 0x70
 8002248:	2100      	movs	r1, #0
 800224a:	5499      	strb	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2220      	movs	r2, #32
 8002250:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e01f      	b.n	8002296 <HAL_UART_Receive_DMA+0x11a>
      }
    }
    __HAL_UNLOCK(huart);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2270      	movs	r2, #112	; 0x70
 800225a:	2100      	movs	r1, #0
 800225c:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2180      	movs	r1, #128	; 0x80
 800226a:	0049      	lsls	r1, r1, #1
 800226c:	430a      	orrs	r2, r1
 800226e:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	689a      	ldr	r2, [r3, #8]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2101      	movs	r1, #1
 800227c:	430a      	orrs	r2, r1
 800227e:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	689a      	ldr	r2, [r3, #8]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2140      	movs	r1, #64	; 0x40
 800228c:	430a      	orrs	r2, r1
 800228e:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8002290:	2300      	movs	r3, #0
 8002292:	e000      	b.n	8002296 <HAL_UART_Receive_DMA+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8002294:	2302      	movs	r3, #2
  }
}
 8002296:	0018      	movs	r0, r3
 8002298:	46bd      	mov	sp, r7
 800229a:	b004      	add	sp, #16
 800229c:	bd80      	pop	{r7, pc}
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	08002941 	.word	0x08002941
 80022a4:	080029a9 	.word	0x080029a9
 80022a8:	080029c7 	.word	0x080029c7

080022ac <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80022b4:	46c0      	nop			; (mov r8, r8)
 80022b6:	46bd      	mov	sp, r7
 80022b8:	b002      	add	sp, #8
 80022ba:	bd80      	pop	{r7, pc}

080022bc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80022c4:	46c0      	nop			; (mov r8, r8)
 80022c6:	46bd      	mov	sp, r7
 80022c8:	b002      	add	sp, #8
 80022ca:	bd80      	pop	{r7, pc}

080022cc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80022d4:	46c0      	nop			; (mov r8, r8)
 80022d6:	46bd      	mov	sp, r7
 80022d8:	b002      	add	sp, #8
 80022da:	bd80      	pop	{r7, pc}

080022dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b088      	sub	sp, #32
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80022e4:	2300      	movs	r3, #0
 80022e6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80022e8:	2317      	movs	r3, #23
 80022ea:	18fb      	adds	r3, r7, r3
 80022ec:	2200      	movs	r2, #0
 80022ee:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689a      	ldr	r2, [r3, #8]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	691b      	ldr	r3, [r3, #16]
 80022f8:	431a      	orrs	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	695b      	ldr	r3, [r3, #20]
 80022fe:	431a      	orrs	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	69db      	ldr	r3, [r3, #28]
 8002304:	4313      	orrs	r3, r2
 8002306:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4aad      	ldr	r2, [pc, #692]	; (80025c4 <UART_SetConfig+0x2e8>)
 8002310:	4013      	ands	r3, r2
 8002312:	0019      	movs	r1, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	430a      	orrs	r2, r1
 800231c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	4aa8      	ldr	r2, [pc, #672]	; (80025c8 <UART_SetConfig+0x2ec>)
 8002326:	4013      	ands	r3, r2
 8002328:	0019      	movs	r1, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	68da      	ldr	r2, [r3, #12]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a1b      	ldr	r3, [r3, #32]
 8002340:	693a      	ldr	r2, [r7, #16]
 8002342:	4313      	orrs	r3, r2
 8002344:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	4a9f      	ldr	r2, [pc, #636]	; (80025cc <UART_SetConfig+0x2f0>)
 800234e:	4013      	ands	r3, r2
 8002350:	0019      	movs	r1, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	430a      	orrs	r2, r1
 800235a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a9b      	ldr	r2, [pc, #620]	; (80025d0 <UART_SetConfig+0x2f4>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d125      	bne.n	80023b2 <UART_SetConfig+0xd6>
 8002366:	4b9b      	ldr	r3, [pc, #620]	; (80025d4 <UART_SetConfig+0x2f8>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236a:	2203      	movs	r2, #3
 800236c:	4013      	ands	r3, r2
 800236e:	2b01      	cmp	r3, #1
 8002370:	d00f      	beq.n	8002392 <UART_SetConfig+0xb6>
 8002372:	d304      	bcc.n	800237e <UART_SetConfig+0xa2>
 8002374:	2b02      	cmp	r3, #2
 8002376:	d011      	beq.n	800239c <UART_SetConfig+0xc0>
 8002378:	2b03      	cmp	r3, #3
 800237a:	d005      	beq.n	8002388 <UART_SetConfig+0xac>
 800237c:	e013      	b.n	80023a6 <UART_SetConfig+0xca>
 800237e:	231f      	movs	r3, #31
 8002380:	18fb      	adds	r3, r7, r3
 8002382:	2200      	movs	r2, #0
 8002384:	701a      	strb	r2, [r3, #0]
 8002386:	e022      	b.n	80023ce <UART_SetConfig+0xf2>
 8002388:	231f      	movs	r3, #31
 800238a:	18fb      	adds	r3, r7, r3
 800238c:	2202      	movs	r2, #2
 800238e:	701a      	strb	r2, [r3, #0]
 8002390:	e01d      	b.n	80023ce <UART_SetConfig+0xf2>
 8002392:	231f      	movs	r3, #31
 8002394:	18fb      	adds	r3, r7, r3
 8002396:	2204      	movs	r2, #4
 8002398:	701a      	strb	r2, [r3, #0]
 800239a:	e018      	b.n	80023ce <UART_SetConfig+0xf2>
 800239c:	231f      	movs	r3, #31
 800239e:	18fb      	adds	r3, r7, r3
 80023a0:	2208      	movs	r2, #8
 80023a2:	701a      	strb	r2, [r3, #0]
 80023a4:	e013      	b.n	80023ce <UART_SetConfig+0xf2>
 80023a6:	231f      	movs	r3, #31
 80023a8:	18fb      	adds	r3, r7, r3
 80023aa:	2210      	movs	r2, #16
 80023ac:	701a      	strb	r2, [r3, #0]
 80023ae:	46c0      	nop			; (mov r8, r8)
 80023b0:	e00d      	b.n	80023ce <UART_SetConfig+0xf2>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a88      	ldr	r2, [pc, #544]	; (80025d8 <UART_SetConfig+0x2fc>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d104      	bne.n	80023c6 <UART_SetConfig+0xea>
 80023bc:	231f      	movs	r3, #31
 80023be:	18fb      	adds	r3, r7, r3
 80023c0:	2200      	movs	r2, #0
 80023c2:	701a      	strb	r2, [r3, #0]
 80023c4:	e003      	b.n	80023ce <UART_SetConfig+0xf2>
 80023c6:	231f      	movs	r3, #31
 80023c8:	18fb      	adds	r3, r7, r3
 80023ca:	2210      	movs	r2, #16
 80023cc:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	69da      	ldr	r2, [r3, #28]
 80023d2:	2380      	movs	r3, #128	; 0x80
 80023d4:	021b      	lsls	r3, r3, #8
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d000      	beq.n	80023dc <UART_SetConfig+0x100>
 80023da:	e07d      	b.n	80024d8 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 80023dc:	231f      	movs	r3, #31
 80023de:	18fb      	adds	r3, r7, r3
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d01c      	beq.n	8002420 <UART_SetConfig+0x144>
 80023e6:	dc02      	bgt.n	80023ee <UART_SetConfig+0x112>
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d005      	beq.n	80023f8 <UART_SetConfig+0x11c>
 80023ec:	e04b      	b.n	8002486 <UART_SetConfig+0x1aa>
 80023ee:	2b04      	cmp	r3, #4
 80023f0:	d025      	beq.n	800243e <UART_SetConfig+0x162>
 80023f2:	2b08      	cmp	r3, #8
 80023f4:	d037      	beq.n	8002466 <UART_SetConfig+0x18a>
 80023f6:	e046      	b.n	8002486 <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80023f8:	f7ff fce0 	bl	8001dbc <HAL_RCC_GetPCLK1Freq>
 80023fc:	0003      	movs	r3, r0
 80023fe:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	005a      	lsls	r2, r3, #1
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	085b      	lsrs	r3, r3, #1
 800240a:	18d2      	adds	r2, r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	0019      	movs	r1, r3
 8002412:	0010      	movs	r0, r2
 8002414:	f7fd fe78 	bl	8000108 <__udivsi3>
 8002418:	0003      	movs	r3, r0
 800241a:	b29b      	uxth	r3, r3
 800241c:	61bb      	str	r3, [r7, #24]
        break;
 800241e:	e037      	b.n	8002490 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	085b      	lsrs	r3, r3, #1
 8002426:	4a6d      	ldr	r2, [pc, #436]	; (80025dc <UART_SetConfig+0x300>)
 8002428:	189a      	adds	r2, r3, r2
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	0019      	movs	r1, r3
 8002430:	0010      	movs	r0, r2
 8002432:	f7fd fe69 	bl	8000108 <__udivsi3>
 8002436:	0003      	movs	r3, r0
 8002438:	b29b      	uxth	r3, r3
 800243a:	61bb      	str	r3, [r7, #24]
        break;
 800243c:	e028      	b.n	8002490 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800243e:	f7ff fc4f 	bl	8001ce0 <HAL_RCC_GetSysClockFreq>
 8002442:	0003      	movs	r3, r0
 8002444:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	005a      	lsls	r2, r3, #1
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	085b      	lsrs	r3, r3, #1
 8002450:	18d2      	adds	r2, r2, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	0019      	movs	r1, r3
 8002458:	0010      	movs	r0, r2
 800245a:	f7fd fe55 	bl	8000108 <__udivsi3>
 800245e:	0003      	movs	r3, r0
 8002460:	b29b      	uxth	r3, r3
 8002462:	61bb      	str	r3, [r7, #24]
        break;
 8002464:	e014      	b.n	8002490 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	085b      	lsrs	r3, r3, #1
 800246c:	2280      	movs	r2, #128	; 0x80
 800246e:	0252      	lsls	r2, r2, #9
 8002470:	189a      	adds	r2, r3, r2
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	0019      	movs	r1, r3
 8002478:	0010      	movs	r0, r2
 800247a:	f7fd fe45 	bl	8000108 <__udivsi3>
 800247e:	0003      	movs	r3, r0
 8002480:	b29b      	uxth	r3, r3
 8002482:	61bb      	str	r3, [r7, #24]
        break;
 8002484:	e004      	b.n	8002490 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 8002486:	2317      	movs	r3, #23
 8002488:	18fb      	adds	r3, r7, r3
 800248a:	2201      	movs	r2, #1
 800248c:	701a      	strb	r2, [r3, #0]
        break;
 800248e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002490:	69bb      	ldr	r3, [r7, #24]
 8002492:	2b0f      	cmp	r3, #15
 8002494:	d91b      	bls.n	80024ce <UART_SetConfig+0x1f2>
 8002496:	69bb      	ldr	r3, [r7, #24]
 8002498:	4a51      	ldr	r2, [pc, #324]	; (80025e0 <UART_SetConfig+0x304>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d817      	bhi.n	80024ce <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	200a      	movs	r0, #10
 80024a4:	183b      	adds	r3, r7, r0
 80024a6:	210f      	movs	r1, #15
 80024a8:	438a      	bics	r2, r1
 80024aa:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	085b      	lsrs	r3, r3, #1
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	2207      	movs	r2, #7
 80024b4:	4013      	ands	r3, r2
 80024b6:	b299      	uxth	r1, r3
 80024b8:	183b      	adds	r3, r7, r0
 80024ba:	183a      	adds	r2, r7, r0
 80024bc:	8812      	ldrh	r2, [r2, #0]
 80024be:	430a      	orrs	r2, r1
 80024c0:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	183a      	adds	r2, r7, r0
 80024c8:	8812      	ldrh	r2, [r2, #0]
 80024ca:	60da      	str	r2, [r3, #12]
 80024cc:	e06c      	b.n	80025a8 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 80024ce:	2317      	movs	r3, #23
 80024d0:	18fb      	adds	r3, r7, r3
 80024d2:	2201      	movs	r2, #1
 80024d4:	701a      	strb	r2, [r3, #0]
 80024d6:	e067      	b.n	80025a8 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 80024d8:	231f      	movs	r3, #31
 80024da:	18fb      	adds	r3, r7, r3
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d01b      	beq.n	800251a <UART_SetConfig+0x23e>
 80024e2:	dc02      	bgt.n	80024ea <UART_SetConfig+0x20e>
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d005      	beq.n	80024f4 <UART_SetConfig+0x218>
 80024e8:	e049      	b.n	800257e <UART_SetConfig+0x2a2>
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	d024      	beq.n	8002538 <UART_SetConfig+0x25c>
 80024ee:	2b08      	cmp	r3, #8
 80024f0:	d035      	beq.n	800255e <UART_SetConfig+0x282>
 80024f2:	e044      	b.n	800257e <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024f4:	f7ff fc62 	bl	8001dbc <HAL_RCC_GetPCLK1Freq>
 80024f8:	0003      	movs	r3, r0
 80024fa:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	085a      	lsrs	r2, r3, #1
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	18d2      	adds	r2, r2, r3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	0019      	movs	r1, r3
 800250c:	0010      	movs	r0, r2
 800250e:	f7fd fdfb 	bl	8000108 <__udivsi3>
 8002512:	0003      	movs	r3, r0
 8002514:	b29b      	uxth	r3, r3
 8002516:	61bb      	str	r3, [r7, #24]
        break;
 8002518:	e036      	b.n	8002588 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	085b      	lsrs	r3, r3, #1
 8002520:	4a30      	ldr	r2, [pc, #192]	; (80025e4 <UART_SetConfig+0x308>)
 8002522:	189a      	adds	r2, r3, r2
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	0019      	movs	r1, r3
 800252a:	0010      	movs	r0, r2
 800252c:	f7fd fdec 	bl	8000108 <__udivsi3>
 8002530:	0003      	movs	r3, r0
 8002532:	b29b      	uxth	r3, r3
 8002534:	61bb      	str	r3, [r7, #24]
        break;
 8002536:	e027      	b.n	8002588 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002538:	f7ff fbd2 	bl	8001ce0 <HAL_RCC_GetSysClockFreq>
 800253c:	0003      	movs	r3, r0
 800253e:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	085a      	lsrs	r2, r3, #1
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	18d2      	adds	r2, r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	0019      	movs	r1, r3
 8002550:	0010      	movs	r0, r2
 8002552:	f7fd fdd9 	bl	8000108 <__udivsi3>
 8002556:	0003      	movs	r3, r0
 8002558:	b29b      	uxth	r3, r3
 800255a:	61bb      	str	r3, [r7, #24]
        break;
 800255c:	e014      	b.n	8002588 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	085b      	lsrs	r3, r3, #1
 8002564:	2280      	movs	r2, #128	; 0x80
 8002566:	0212      	lsls	r2, r2, #8
 8002568:	189a      	adds	r2, r3, r2
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	0019      	movs	r1, r3
 8002570:	0010      	movs	r0, r2
 8002572:	f7fd fdc9 	bl	8000108 <__udivsi3>
 8002576:	0003      	movs	r3, r0
 8002578:	b29b      	uxth	r3, r3
 800257a:	61bb      	str	r3, [r7, #24]
        break;
 800257c:	e004      	b.n	8002588 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 800257e:	2317      	movs	r3, #23
 8002580:	18fb      	adds	r3, r7, r3
 8002582:	2201      	movs	r2, #1
 8002584:	701a      	strb	r2, [r3, #0]
        break;
 8002586:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	2b0f      	cmp	r3, #15
 800258c:	d908      	bls.n	80025a0 <UART_SetConfig+0x2c4>
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	4a13      	ldr	r2, [pc, #76]	; (80025e0 <UART_SetConfig+0x304>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d804      	bhi.n	80025a0 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	69ba      	ldr	r2, [r7, #24]
 800259c:	60da      	str	r2, [r3, #12]
 800259e:	e003      	b.n	80025a8 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 80025a0:	2317      	movs	r3, #23
 80025a2:	18fb      	adds	r3, r7, r3
 80025a4:	2201      	movs	r2, #1
 80025a6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80025b4:	2317      	movs	r3, #23
 80025b6:	18fb      	adds	r3, r7, r3
 80025b8:	781b      	ldrb	r3, [r3, #0]
}
 80025ba:	0018      	movs	r0, r3
 80025bc:	46bd      	mov	sp, r7
 80025be:	b008      	add	sp, #32
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	ffff69f3 	.word	0xffff69f3
 80025c8:	ffffcfff 	.word	0xffffcfff
 80025cc:	fffff4ff 	.word	0xfffff4ff
 80025d0:	40013800 	.word	0x40013800
 80025d4:	40021000 	.word	0x40021000
 80025d8:	40004400 	.word	0x40004400
 80025dc:	00f42400 	.word	0x00f42400
 80025e0:	0000ffff 	.word	0x0000ffff
 80025e4:	007a1200 	.word	0x007a1200

080025e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f4:	2201      	movs	r2, #1
 80025f6:	4013      	ands	r3, r2
 80025f8:	d00b      	beq.n	8002612 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	4a4a      	ldr	r2, [pc, #296]	; (800272c <UART_AdvFeatureConfig+0x144>)
 8002602:	4013      	ands	r3, r2
 8002604:	0019      	movs	r1, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	430a      	orrs	r2, r1
 8002610:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002616:	2202      	movs	r2, #2
 8002618:	4013      	ands	r3, r2
 800261a:	d00b      	beq.n	8002634 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	4a43      	ldr	r2, [pc, #268]	; (8002730 <UART_AdvFeatureConfig+0x148>)
 8002624:	4013      	ands	r3, r2
 8002626:	0019      	movs	r1, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	430a      	orrs	r2, r1
 8002632:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002638:	2204      	movs	r2, #4
 800263a:	4013      	ands	r3, r2
 800263c:	d00b      	beq.n	8002656 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	4a3b      	ldr	r2, [pc, #236]	; (8002734 <UART_AdvFeatureConfig+0x14c>)
 8002646:	4013      	ands	r3, r2
 8002648:	0019      	movs	r1, r3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	430a      	orrs	r2, r1
 8002654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800265a:	2208      	movs	r2, #8
 800265c:	4013      	ands	r3, r2
 800265e:	d00b      	beq.n	8002678 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	4a34      	ldr	r2, [pc, #208]	; (8002738 <UART_AdvFeatureConfig+0x150>)
 8002668:	4013      	ands	r3, r2
 800266a:	0019      	movs	r1, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	430a      	orrs	r2, r1
 8002676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267c:	2210      	movs	r2, #16
 800267e:	4013      	ands	r3, r2
 8002680:	d00b      	beq.n	800269a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	4a2c      	ldr	r2, [pc, #176]	; (800273c <UART_AdvFeatureConfig+0x154>)
 800268a:	4013      	ands	r3, r2
 800268c:	0019      	movs	r1, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	430a      	orrs	r2, r1
 8002698:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269e:	2220      	movs	r2, #32
 80026a0:	4013      	ands	r3, r2
 80026a2:	d00b      	beq.n	80026bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	4a25      	ldr	r2, [pc, #148]	; (8002740 <UART_AdvFeatureConfig+0x158>)
 80026ac:	4013      	ands	r3, r2
 80026ae:	0019      	movs	r1, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c0:	2240      	movs	r2, #64	; 0x40
 80026c2:	4013      	ands	r3, r2
 80026c4:	d01d      	beq.n	8002702 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	4a1d      	ldr	r2, [pc, #116]	; (8002744 <UART_AdvFeatureConfig+0x15c>)
 80026ce:	4013      	ands	r3, r2
 80026d0:	0019      	movs	r1, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	430a      	orrs	r2, r1
 80026dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026e2:	2380      	movs	r3, #128	; 0x80
 80026e4:	035b      	lsls	r3, r3, #13
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d10b      	bne.n	8002702 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	4a15      	ldr	r2, [pc, #84]	; (8002748 <UART_AdvFeatureConfig+0x160>)
 80026f2:	4013      	ands	r3, r2
 80026f4:	0019      	movs	r1, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	430a      	orrs	r2, r1
 8002700:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002706:	2280      	movs	r2, #128	; 0x80
 8002708:	4013      	ands	r3, r2
 800270a:	d00b      	beq.n	8002724 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	4a0e      	ldr	r2, [pc, #56]	; (800274c <UART_AdvFeatureConfig+0x164>)
 8002714:	4013      	ands	r3, r2
 8002716:	0019      	movs	r1, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	430a      	orrs	r2, r1
 8002722:	605a      	str	r2, [r3, #4]
  }
}
 8002724:	46c0      	nop			; (mov r8, r8)
 8002726:	46bd      	mov	sp, r7
 8002728:	b002      	add	sp, #8
 800272a:	bd80      	pop	{r7, pc}
 800272c:	fffdffff 	.word	0xfffdffff
 8002730:	fffeffff 	.word	0xfffeffff
 8002734:	fffbffff 	.word	0xfffbffff
 8002738:	ffff7fff 	.word	0xffff7fff
 800273c:	ffffefff 	.word	0xffffefff
 8002740:	ffffdfff 	.word	0xffffdfff
 8002744:	ffefffff 	.word	0xffefffff
 8002748:	ff9fffff 	.word	0xff9fffff
 800274c:	fff7ffff 	.word	0xfff7ffff

08002750 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af02      	add	r7, sp, #8
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800275e:	f7fe f999 	bl	8000a94 <HAL_GetTick>
 8002762:	0003      	movs	r3, r0
 8002764:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2208      	movs	r2, #8
 800276e:	4013      	ands	r3, r2
 8002770:	2b08      	cmp	r3, #8
 8002772:	d10d      	bne.n	8002790 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	2380      	movs	r3, #128	; 0x80
 8002778:	0399      	lsls	r1, r3, #14
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	4b16      	ldr	r3, [pc, #88]	; (80027d8 <UART_CheckIdleState+0x88>)
 800277e:	9300      	str	r3, [sp, #0]
 8002780:	0013      	movs	r3, r2
 8002782:	2200      	movs	r2, #0
 8002784:	f000 f82a 	bl	80027dc <UART_WaitOnFlagUntilTimeout>
 8002788:	1e03      	subs	r3, r0, #0
 800278a:	d001      	beq.n	8002790 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e01f      	b.n	80027d0 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2204      	movs	r2, #4
 8002798:	4013      	ands	r3, r2
 800279a:	2b04      	cmp	r3, #4
 800279c:	d10d      	bne.n	80027ba <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	2380      	movs	r3, #128	; 0x80
 80027a2:	03d9      	lsls	r1, r3, #15
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	4b0c      	ldr	r3, [pc, #48]	; (80027d8 <UART_CheckIdleState+0x88>)
 80027a8:	9300      	str	r3, [sp, #0]
 80027aa:	0013      	movs	r3, r2
 80027ac:	2200      	movs	r2, #0
 80027ae:	f000 f815 	bl	80027dc <UART_WaitOnFlagUntilTimeout>
 80027b2:	1e03      	subs	r3, r0, #0
 80027b4:	d001      	beq.n	80027ba <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e00a      	b.n	80027d0 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2220      	movs	r2, #32
 80027be:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2220      	movs	r2, #32
 80027c4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2270      	movs	r2, #112	; 0x70
 80027ca:	2100      	movs	r1, #0
 80027cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027ce:	2300      	movs	r3, #0
}
 80027d0:	0018      	movs	r0, r3
 80027d2:	46bd      	mov	sp, r7
 80027d4:	b004      	add	sp, #16
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	01ffffff 	.word	0x01ffffff

080027dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	603b      	str	r3, [r7, #0]
 80027e8:	1dfb      	adds	r3, r7, #7
 80027ea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027ec:	e05d      	b.n	80028aa <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	3301      	adds	r3, #1
 80027f2:	d05a      	beq.n	80028aa <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027f4:	f7fe f94e 	bl	8000a94 <HAL_GetTick>
 80027f8:	0002      	movs	r2, r0
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	429a      	cmp	r2, r3
 8002802:	d302      	bcc.n	800280a <UART_WaitOnFlagUntilTimeout+0x2e>
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d11b      	bne.n	8002842 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	492f      	ldr	r1, [pc, #188]	; (80028d4 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002816:	400a      	ands	r2, r1
 8002818:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	689a      	ldr	r2, [r3, #8]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2101      	movs	r1, #1
 8002826:	438a      	bics	r2, r1
 8002828:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2220      	movs	r2, #32
 800282e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2220      	movs	r2, #32
 8002834:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2270      	movs	r2, #112	; 0x70
 800283a:	2100      	movs	r1, #0
 800283c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e043      	b.n	80028ca <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2204      	movs	r2, #4
 800284a:	4013      	ands	r3, r2
 800284c:	d02d      	beq.n	80028aa <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	69da      	ldr	r2, [r3, #28]
 8002854:	2380      	movs	r3, #128	; 0x80
 8002856:	011b      	lsls	r3, r3, #4
 8002858:	401a      	ands	r2, r3
 800285a:	2380      	movs	r3, #128	; 0x80
 800285c:	011b      	lsls	r3, r3, #4
 800285e:	429a      	cmp	r2, r3
 8002860:	d123      	bne.n	80028aa <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2280      	movs	r2, #128	; 0x80
 8002868:	0112      	lsls	r2, r2, #4
 800286a:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4917      	ldr	r1, [pc, #92]	; (80028d4 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002878:	400a      	ands	r2, r1
 800287a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	689a      	ldr	r2, [r3, #8]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2101      	movs	r1, #1
 8002888:	438a      	bics	r2, r1
 800288a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2220      	movs	r2, #32
 8002890:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2220      	movs	r2, #32
 8002896:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2220      	movs	r2, #32
 800289c:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2270      	movs	r2, #112	; 0x70
 80028a2:	2100      	movs	r1, #0
 80028a4:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e00f      	b.n	80028ca <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	69db      	ldr	r3, [r3, #28]
 80028b0:	68ba      	ldr	r2, [r7, #8]
 80028b2:	4013      	ands	r3, r2
 80028b4:	68ba      	ldr	r2, [r7, #8]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	425a      	negs	r2, r3
 80028ba:	4153      	adcs	r3, r2
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	001a      	movs	r2, r3
 80028c0:	1dfb      	adds	r3, r7, #7
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d092      	beq.n	80027ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	0018      	movs	r0, r3
 80028cc:	46bd      	mov	sp, r7
 80028ce:	b004      	add	sp, #16
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	46c0      	nop			; (mov r8, r8)
 80028d4:	fffffe5f 	.word	0xfffffe5f

080028d8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	21c0      	movs	r1, #192	; 0xc0
 80028ec:	438a      	bics	r2, r1
 80028ee:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2220      	movs	r2, #32
 80028f4:	675a      	str	r2, [r3, #116]	; 0x74
}
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	46bd      	mov	sp, r7
 80028fa:	b002      	add	sp, #8
 80028fc:	bd80      	pop	{r7, pc}
	...

08002900 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	490a      	ldr	r1, [pc, #40]	; (800293c <UART_EndRxTransfer+0x3c>)
 8002914:	400a      	ands	r2, r1
 8002916:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689a      	ldr	r2, [r3, #8]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2101      	movs	r1, #1
 8002924:	438a      	bics	r2, r1
 8002926:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2220      	movs	r2, #32
 800292c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	661a      	str	r2, [r3, #96]	; 0x60
}
 8002934:	46c0      	nop			; (mov r8, r8)
 8002936:	46bd      	mov	sp, r7
 8002938:	b002      	add	sp, #8
 800293a:	bd80      	pop	{r7, pc}
 800293c:	fffffedf 	.word	0xfffffedf

08002940 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	2b20      	cmp	r3, #32
 8002954:	d01e      	beq.n	8002994 <UART_DMAReceiveCplt+0x54>
  {
    huart->RxXferCount = 0U;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	225a      	movs	r2, #90	; 0x5a
 800295a:	2100      	movs	r1, #0
 800295c:	5299      	strh	r1, [r3, r2]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	490e      	ldr	r1, [pc, #56]	; (80029a4 <UART_DMAReceiveCplt+0x64>)
 800296a:	400a      	ands	r2, r1
 800296c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2101      	movs	r1, #1
 800297a:	438a      	bics	r2, r1
 800297c:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2140      	movs	r1, #64	; 0x40
 800298a:	438a      	bics	r2, r1
 800298c:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2220      	movs	r2, #32
 8002992:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	0018      	movs	r0, r3
 8002998:	f7ff fc88 	bl	80022ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800299c:	46c0      	nop			; (mov r8, r8)
 800299e:	46bd      	mov	sp, r7
 80029a0:	b004      	add	sp, #16
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	fffffeff 	.word	0xfffffeff

080029a8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	0018      	movs	r0, r3
 80029ba:	f7ff fc7f 	bl	80022bc <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80029be:	46c0      	nop			; (mov r8, r8)
 80029c0:	46bd      	mov	sp, r7
 80029c2:	b004      	add	sp, #16
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b086      	sub	sp, #24
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029d8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029de:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	2280      	movs	r2, #128	; 0x80
 80029e8:	4013      	ands	r3, r2
 80029ea:	2b80      	cmp	r3, #128	; 0x80
 80029ec:	d10a      	bne.n	8002a04 <UART_DMAError+0x3e>
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	2b21      	cmp	r3, #33	; 0x21
 80029f2:	d107      	bne.n	8002a04 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	2252      	movs	r2, #82	; 0x52
 80029f8:	2100      	movs	r1, #0
 80029fa:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	0018      	movs	r0, r3
 8002a00:	f7ff ff6a 	bl	80028d8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	2240      	movs	r2, #64	; 0x40
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	2b40      	cmp	r3, #64	; 0x40
 8002a10:	d10a      	bne.n	8002a28 <UART_DMAError+0x62>
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2b22      	cmp	r3, #34	; 0x22
 8002a16:	d107      	bne.n	8002a28 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	225a      	movs	r2, #90	; 0x5a
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	0018      	movs	r0, r3
 8002a24:	f7ff ff6c 	bl	8002900 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a2c:	2210      	movs	r2, #16
 8002a2e:	431a      	orrs	r2, r3
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	0018      	movs	r0, r3
 8002a38:	f7ff fc48 	bl	80022cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002a3c:	46c0      	nop			; (mov r8, r8)
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	b006      	add	sp, #24
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <__errno>:
 8002a44:	4b01      	ldr	r3, [pc, #4]	; (8002a4c <__errno+0x8>)
 8002a46:	6818      	ldr	r0, [r3, #0]
 8002a48:	4770      	bx	lr
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	2000000c 	.word	0x2000000c

08002a50 <__libc_init_array>:
 8002a50:	b570      	push	{r4, r5, r6, lr}
 8002a52:	2600      	movs	r6, #0
 8002a54:	4d0c      	ldr	r5, [pc, #48]	; (8002a88 <__libc_init_array+0x38>)
 8002a56:	4c0d      	ldr	r4, [pc, #52]	; (8002a8c <__libc_init_array+0x3c>)
 8002a58:	1b64      	subs	r4, r4, r5
 8002a5a:	10a4      	asrs	r4, r4, #2
 8002a5c:	42a6      	cmp	r6, r4
 8002a5e:	d109      	bne.n	8002a74 <__libc_init_array+0x24>
 8002a60:	2600      	movs	r6, #0
 8002a62:	f000 ff39 	bl	80038d8 <_init>
 8002a66:	4d0a      	ldr	r5, [pc, #40]	; (8002a90 <__libc_init_array+0x40>)
 8002a68:	4c0a      	ldr	r4, [pc, #40]	; (8002a94 <__libc_init_array+0x44>)
 8002a6a:	1b64      	subs	r4, r4, r5
 8002a6c:	10a4      	asrs	r4, r4, #2
 8002a6e:	42a6      	cmp	r6, r4
 8002a70:	d105      	bne.n	8002a7e <__libc_init_array+0x2e>
 8002a72:	bd70      	pop	{r4, r5, r6, pc}
 8002a74:	00b3      	lsls	r3, r6, #2
 8002a76:	58eb      	ldr	r3, [r5, r3]
 8002a78:	4798      	blx	r3
 8002a7a:	3601      	adds	r6, #1
 8002a7c:	e7ee      	b.n	8002a5c <__libc_init_array+0xc>
 8002a7e:	00b3      	lsls	r3, r6, #2
 8002a80:	58eb      	ldr	r3, [r5, r3]
 8002a82:	4798      	blx	r3
 8002a84:	3601      	adds	r6, #1
 8002a86:	e7f2      	b.n	8002a6e <__libc_init_array+0x1e>
 8002a88:	080039d0 	.word	0x080039d0
 8002a8c:	080039d0 	.word	0x080039d0
 8002a90:	080039d0 	.word	0x080039d0
 8002a94:	080039d4 	.word	0x080039d4

08002a98 <memset>:
 8002a98:	0003      	movs	r3, r0
 8002a9a:	1812      	adds	r2, r2, r0
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d100      	bne.n	8002aa2 <memset+0xa>
 8002aa0:	4770      	bx	lr
 8002aa2:	7019      	strb	r1, [r3, #0]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	e7f9      	b.n	8002a9c <memset+0x4>

08002aa8 <iprintf>:
 8002aa8:	b40f      	push	{r0, r1, r2, r3}
 8002aaa:	4b0b      	ldr	r3, [pc, #44]	; (8002ad8 <iprintf+0x30>)
 8002aac:	b513      	push	{r0, r1, r4, lr}
 8002aae:	681c      	ldr	r4, [r3, #0]
 8002ab0:	2c00      	cmp	r4, #0
 8002ab2:	d005      	beq.n	8002ac0 <iprintf+0x18>
 8002ab4:	69a3      	ldr	r3, [r4, #24]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d102      	bne.n	8002ac0 <iprintf+0x18>
 8002aba:	0020      	movs	r0, r4
 8002abc:	f000 f850 	bl	8002b60 <__sinit>
 8002ac0:	ab05      	add	r3, sp, #20
 8002ac2:	9a04      	ldr	r2, [sp, #16]
 8002ac4:	68a1      	ldr	r1, [r4, #8]
 8002ac6:	0020      	movs	r0, r4
 8002ac8:	9301      	str	r3, [sp, #4]
 8002aca:	f000 f963 	bl	8002d94 <_vfiprintf_r>
 8002ace:	bc16      	pop	{r1, r2, r4}
 8002ad0:	bc08      	pop	{r3}
 8002ad2:	b004      	add	sp, #16
 8002ad4:	4718      	bx	r3
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	2000000c 	.word	0x2000000c

08002adc <std>:
 8002adc:	2300      	movs	r3, #0
 8002ade:	b510      	push	{r4, lr}
 8002ae0:	0004      	movs	r4, r0
 8002ae2:	6003      	str	r3, [r0, #0]
 8002ae4:	6043      	str	r3, [r0, #4]
 8002ae6:	6083      	str	r3, [r0, #8]
 8002ae8:	8181      	strh	r1, [r0, #12]
 8002aea:	6643      	str	r3, [r0, #100]	; 0x64
 8002aec:	81c2      	strh	r2, [r0, #14]
 8002aee:	6103      	str	r3, [r0, #16]
 8002af0:	6143      	str	r3, [r0, #20]
 8002af2:	6183      	str	r3, [r0, #24]
 8002af4:	0019      	movs	r1, r3
 8002af6:	2208      	movs	r2, #8
 8002af8:	305c      	adds	r0, #92	; 0x5c
 8002afa:	f7ff ffcd 	bl	8002a98 <memset>
 8002afe:	4b05      	ldr	r3, [pc, #20]	; (8002b14 <std+0x38>)
 8002b00:	6224      	str	r4, [r4, #32]
 8002b02:	6263      	str	r3, [r4, #36]	; 0x24
 8002b04:	4b04      	ldr	r3, [pc, #16]	; (8002b18 <std+0x3c>)
 8002b06:	62a3      	str	r3, [r4, #40]	; 0x28
 8002b08:	4b04      	ldr	r3, [pc, #16]	; (8002b1c <std+0x40>)
 8002b0a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002b0c:	4b04      	ldr	r3, [pc, #16]	; (8002b20 <std+0x44>)
 8002b0e:	6323      	str	r3, [r4, #48]	; 0x30
 8002b10:	bd10      	pop	{r4, pc}
 8002b12:	46c0      	nop			; (mov r8, r8)
 8002b14:	080032d1 	.word	0x080032d1
 8002b18:	080032f9 	.word	0x080032f9
 8002b1c:	08003331 	.word	0x08003331
 8002b20:	0800335d 	.word	0x0800335d

08002b24 <_cleanup_r>:
 8002b24:	b510      	push	{r4, lr}
 8002b26:	4902      	ldr	r1, [pc, #8]	; (8002b30 <_cleanup_r+0xc>)
 8002b28:	f000 f88c 	bl	8002c44 <_fwalk_reent>
 8002b2c:	bd10      	pop	{r4, pc}
 8002b2e:	46c0      	nop			; (mov r8, r8)
 8002b30:	08003661 	.word	0x08003661

08002b34 <__sfmoreglue>:
 8002b34:	b570      	push	{r4, r5, r6, lr}
 8002b36:	2568      	movs	r5, #104	; 0x68
 8002b38:	1e4a      	subs	r2, r1, #1
 8002b3a:	4355      	muls	r5, r2
 8002b3c:	000e      	movs	r6, r1
 8002b3e:	0029      	movs	r1, r5
 8002b40:	3174      	adds	r1, #116	; 0x74
 8002b42:	f000 f8a1 	bl	8002c88 <_malloc_r>
 8002b46:	1e04      	subs	r4, r0, #0
 8002b48:	d008      	beq.n	8002b5c <__sfmoreglue+0x28>
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	002a      	movs	r2, r5
 8002b4e:	6001      	str	r1, [r0, #0]
 8002b50:	6046      	str	r6, [r0, #4]
 8002b52:	300c      	adds	r0, #12
 8002b54:	60a0      	str	r0, [r4, #8]
 8002b56:	3268      	adds	r2, #104	; 0x68
 8002b58:	f7ff ff9e 	bl	8002a98 <memset>
 8002b5c:	0020      	movs	r0, r4
 8002b5e:	bd70      	pop	{r4, r5, r6, pc}

08002b60 <__sinit>:
 8002b60:	6983      	ldr	r3, [r0, #24]
 8002b62:	b513      	push	{r0, r1, r4, lr}
 8002b64:	0004      	movs	r4, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d128      	bne.n	8002bbc <__sinit+0x5c>
 8002b6a:	6483      	str	r3, [r0, #72]	; 0x48
 8002b6c:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002b6e:	6503      	str	r3, [r0, #80]	; 0x50
 8002b70:	4b13      	ldr	r3, [pc, #76]	; (8002bc0 <__sinit+0x60>)
 8002b72:	4a14      	ldr	r2, [pc, #80]	; (8002bc4 <__sinit+0x64>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	6282      	str	r2, [r0, #40]	; 0x28
 8002b78:	9301      	str	r3, [sp, #4]
 8002b7a:	4298      	cmp	r0, r3
 8002b7c:	d101      	bne.n	8002b82 <__sinit+0x22>
 8002b7e:	2301      	movs	r3, #1
 8002b80:	6183      	str	r3, [r0, #24]
 8002b82:	0020      	movs	r0, r4
 8002b84:	f000 f820 	bl	8002bc8 <__sfp>
 8002b88:	6060      	str	r0, [r4, #4]
 8002b8a:	0020      	movs	r0, r4
 8002b8c:	f000 f81c 	bl	8002bc8 <__sfp>
 8002b90:	60a0      	str	r0, [r4, #8]
 8002b92:	0020      	movs	r0, r4
 8002b94:	f000 f818 	bl	8002bc8 <__sfp>
 8002b98:	2200      	movs	r2, #0
 8002b9a:	60e0      	str	r0, [r4, #12]
 8002b9c:	2104      	movs	r1, #4
 8002b9e:	6860      	ldr	r0, [r4, #4]
 8002ba0:	f7ff ff9c 	bl	8002adc <std>
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	2109      	movs	r1, #9
 8002ba8:	68a0      	ldr	r0, [r4, #8]
 8002baa:	f7ff ff97 	bl	8002adc <std>
 8002bae:	2202      	movs	r2, #2
 8002bb0:	2112      	movs	r1, #18
 8002bb2:	68e0      	ldr	r0, [r4, #12]
 8002bb4:	f7ff ff92 	bl	8002adc <std>
 8002bb8:	2301      	movs	r3, #1
 8002bba:	61a3      	str	r3, [r4, #24]
 8002bbc:	bd13      	pop	{r0, r1, r4, pc}
 8002bbe:	46c0      	nop			; (mov r8, r8)
 8002bc0:	08003938 	.word	0x08003938
 8002bc4:	08002b25 	.word	0x08002b25

08002bc8 <__sfp>:
 8002bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bca:	4b1c      	ldr	r3, [pc, #112]	; (8002c3c <__sfp+0x74>)
 8002bcc:	0007      	movs	r7, r0
 8002bce:	681e      	ldr	r6, [r3, #0]
 8002bd0:	69b3      	ldr	r3, [r6, #24]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d102      	bne.n	8002bdc <__sfp+0x14>
 8002bd6:	0030      	movs	r0, r6
 8002bd8:	f7ff ffc2 	bl	8002b60 <__sinit>
 8002bdc:	3648      	adds	r6, #72	; 0x48
 8002bde:	68b4      	ldr	r4, [r6, #8]
 8002be0:	6873      	ldr	r3, [r6, #4]
 8002be2:	3b01      	subs	r3, #1
 8002be4:	d504      	bpl.n	8002bf0 <__sfp+0x28>
 8002be6:	6833      	ldr	r3, [r6, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d007      	beq.n	8002bfc <__sfp+0x34>
 8002bec:	6836      	ldr	r6, [r6, #0]
 8002bee:	e7f6      	b.n	8002bde <__sfp+0x16>
 8002bf0:	220c      	movs	r2, #12
 8002bf2:	5ea5      	ldrsh	r5, [r4, r2]
 8002bf4:	2d00      	cmp	r5, #0
 8002bf6:	d00d      	beq.n	8002c14 <__sfp+0x4c>
 8002bf8:	3468      	adds	r4, #104	; 0x68
 8002bfa:	e7f2      	b.n	8002be2 <__sfp+0x1a>
 8002bfc:	2104      	movs	r1, #4
 8002bfe:	0038      	movs	r0, r7
 8002c00:	f7ff ff98 	bl	8002b34 <__sfmoreglue>
 8002c04:	6030      	str	r0, [r6, #0]
 8002c06:	2800      	cmp	r0, #0
 8002c08:	d1f0      	bne.n	8002bec <__sfp+0x24>
 8002c0a:	230c      	movs	r3, #12
 8002c0c:	0004      	movs	r4, r0
 8002c0e:	603b      	str	r3, [r7, #0]
 8002c10:	0020      	movs	r0, r4
 8002c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c14:	0020      	movs	r0, r4
 8002c16:	4b0a      	ldr	r3, [pc, #40]	; (8002c40 <__sfp+0x78>)
 8002c18:	6665      	str	r5, [r4, #100]	; 0x64
 8002c1a:	6025      	str	r5, [r4, #0]
 8002c1c:	6065      	str	r5, [r4, #4]
 8002c1e:	60a5      	str	r5, [r4, #8]
 8002c20:	60e3      	str	r3, [r4, #12]
 8002c22:	6125      	str	r5, [r4, #16]
 8002c24:	6165      	str	r5, [r4, #20]
 8002c26:	61a5      	str	r5, [r4, #24]
 8002c28:	2208      	movs	r2, #8
 8002c2a:	0029      	movs	r1, r5
 8002c2c:	305c      	adds	r0, #92	; 0x5c
 8002c2e:	f7ff ff33 	bl	8002a98 <memset>
 8002c32:	6365      	str	r5, [r4, #52]	; 0x34
 8002c34:	63a5      	str	r5, [r4, #56]	; 0x38
 8002c36:	64a5      	str	r5, [r4, #72]	; 0x48
 8002c38:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002c3a:	e7e9      	b.n	8002c10 <__sfp+0x48>
 8002c3c:	08003938 	.word	0x08003938
 8002c40:	ffff0001 	.word	0xffff0001

08002c44 <_fwalk_reent>:
 8002c44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c46:	0004      	movs	r4, r0
 8002c48:	0007      	movs	r7, r0
 8002c4a:	2600      	movs	r6, #0
 8002c4c:	9101      	str	r1, [sp, #4]
 8002c4e:	3448      	adds	r4, #72	; 0x48
 8002c50:	2c00      	cmp	r4, #0
 8002c52:	d101      	bne.n	8002c58 <_fwalk_reent+0x14>
 8002c54:	0030      	movs	r0, r6
 8002c56:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002c58:	6863      	ldr	r3, [r4, #4]
 8002c5a:	68a5      	ldr	r5, [r4, #8]
 8002c5c:	9300      	str	r3, [sp, #0]
 8002c5e:	9b00      	ldr	r3, [sp, #0]
 8002c60:	3b01      	subs	r3, #1
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	d501      	bpl.n	8002c6a <_fwalk_reent+0x26>
 8002c66:	6824      	ldr	r4, [r4, #0]
 8002c68:	e7f2      	b.n	8002c50 <_fwalk_reent+0xc>
 8002c6a:	89ab      	ldrh	r3, [r5, #12]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d908      	bls.n	8002c82 <_fwalk_reent+0x3e>
 8002c70:	220e      	movs	r2, #14
 8002c72:	5eab      	ldrsh	r3, [r5, r2]
 8002c74:	3301      	adds	r3, #1
 8002c76:	d004      	beq.n	8002c82 <_fwalk_reent+0x3e>
 8002c78:	0029      	movs	r1, r5
 8002c7a:	0038      	movs	r0, r7
 8002c7c:	9b01      	ldr	r3, [sp, #4]
 8002c7e:	4798      	blx	r3
 8002c80:	4306      	orrs	r6, r0
 8002c82:	3568      	adds	r5, #104	; 0x68
 8002c84:	e7eb      	b.n	8002c5e <_fwalk_reent+0x1a>
	...

08002c88 <_malloc_r>:
 8002c88:	2303      	movs	r3, #3
 8002c8a:	b570      	push	{r4, r5, r6, lr}
 8002c8c:	1ccd      	adds	r5, r1, #3
 8002c8e:	439d      	bics	r5, r3
 8002c90:	3508      	adds	r5, #8
 8002c92:	0006      	movs	r6, r0
 8002c94:	2d0c      	cmp	r5, #12
 8002c96:	d21e      	bcs.n	8002cd6 <_malloc_r+0x4e>
 8002c98:	250c      	movs	r5, #12
 8002c9a:	42a9      	cmp	r1, r5
 8002c9c:	d81d      	bhi.n	8002cda <_malloc_r+0x52>
 8002c9e:	0030      	movs	r0, r6
 8002ca0:	f000 fd95 	bl	80037ce <__malloc_lock>
 8002ca4:	4a25      	ldr	r2, [pc, #148]	; (8002d3c <_malloc_r+0xb4>)
 8002ca6:	6814      	ldr	r4, [r2, #0]
 8002ca8:	0021      	movs	r1, r4
 8002caa:	2900      	cmp	r1, #0
 8002cac:	d119      	bne.n	8002ce2 <_malloc_r+0x5a>
 8002cae:	4c24      	ldr	r4, [pc, #144]	; (8002d40 <_malloc_r+0xb8>)
 8002cb0:	6823      	ldr	r3, [r4, #0]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d103      	bne.n	8002cbe <_malloc_r+0x36>
 8002cb6:	0030      	movs	r0, r6
 8002cb8:	f000 faf8 	bl	80032ac <_sbrk_r>
 8002cbc:	6020      	str	r0, [r4, #0]
 8002cbe:	0029      	movs	r1, r5
 8002cc0:	0030      	movs	r0, r6
 8002cc2:	f000 faf3 	bl	80032ac <_sbrk_r>
 8002cc6:	1c43      	adds	r3, r0, #1
 8002cc8:	d12b      	bne.n	8002d22 <_malloc_r+0x9a>
 8002cca:	230c      	movs	r3, #12
 8002ccc:	0030      	movs	r0, r6
 8002cce:	6033      	str	r3, [r6, #0]
 8002cd0:	f000 fd7e 	bl	80037d0 <__malloc_unlock>
 8002cd4:	e003      	b.n	8002cde <_malloc_r+0x56>
 8002cd6:	2d00      	cmp	r5, #0
 8002cd8:	dadf      	bge.n	8002c9a <_malloc_r+0x12>
 8002cda:	230c      	movs	r3, #12
 8002cdc:	6033      	str	r3, [r6, #0]
 8002cde:	2000      	movs	r0, #0
 8002ce0:	bd70      	pop	{r4, r5, r6, pc}
 8002ce2:	680b      	ldr	r3, [r1, #0]
 8002ce4:	1b5b      	subs	r3, r3, r5
 8002ce6:	d419      	bmi.n	8002d1c <_malloc_r+0x94>
 8002ce8:	2b0b      	cmp	r3, #11
 8002cea:	d903      	bls.n	8002cf4 <_malloc_r+0x6c>
 8002cec:	600b      	str	r3, [r1, #0]
 8002cee:	18cc      	adds	r4, r1, r3
 8002cf0:	6025      	str	r5, [r4, #0]
 8002cf2:	e003      	b.n	8002cfc <_malloc_r+0x74>
 8002cf4:	684b      	ldr	r3, [r1, #4]
 8002cf6:	428c      	cmp	r4, r1
 8002cf8:	d10d      	bne.n	8002d16 <_malloc_r+0x8e>
 8002cfa:	6013      	str	r3, [r2, #0]
 8002cfc:	0030      	movs	r0, r6
 8002cfe:	f000 fd67 	bl	80037d0 <__malloc_unlock>
 8002d02:	0020      	movs	r0, r4
 8002d04:	2207      	movs	r2, #7
 8002d06:	300b      	adds	r0, #11
 8002d08:	1d23      	adds	r3, r4, #4
 8002d0a:	4390      	bics	r0, r2
 8002d0c:	1ac3      	subs	r3, r0, r3
 8002d0e:	d0e7      	beq.n	8002ce0 <_malloc_r+0x58>
 8002d10:	425a      	negs	r2, r3
 8002d12:	50e2      	str	r2, [r4, r3]
 8002d14:	e7e4      	b.n	8002ce0 <_malloc_r+0x58>
 8002d16:	6063      	str	r3, [r4, #4]
 8002d18:	000c      	movs	r4, r1
 8002d1a:	e7ef      	b.n	8002cfc <_malloc_r+0x74>
 8002d1c:	000c      	movs	r4, r1
 8002d1e:	6849      	ldr	r1, [r1, #4]
 8002d20:	e7c3      	b.n	8002caa <_malloc_r+0x22>
 8002d22:	2303      	movs	r3, #3
 8002d24:	1cc4      	adds	r4, r0, #3
 8002d26:	439c      	bics	r4, r3
 8002d28:	42a0      	cmp	r0, r4
 8002d2a:	d0e1      	beq.n	8002cf0 <_malloc_r+0x68>
 8002d2c:	1a21      	subs	r1, r4, r0
 8002d2e:	0030      	movs	r0, r6
 8002d30:	f000 fabc 	bl	80032ac <_sbrk_r>
 8002d34:	1c43      	adds	r3, r0, #1
 8002d36:	d1db      	bne.n	8002cf0 <_malloc_r+0x68>
 8002d38:	e7c7      	b.n	8002cca <_malloc_r+0x42>
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	200001d4 	.word	0x200001d4
 8002d40:	200001d8 	.word	0x200001d8

08002d44 <__sfputc_r>:
 8002d44:	6893      	ldr	r3, [r2, #8]
 8002d46:	b510      	push	{r4, lr}
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	6093      	str	r3, [r2, #8]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	da04      	bge.n	8002d5a <__sfputc_r+0x16>
 8002d50:	6994      	ldr	r4, [r2, #24]
 8002d52:	42a3      	cmp	r3, r4
 8002d54:	db07      	blt.n	8002d66 <__sfputc_r+0x22>
 8002d56:	290a      	cmp	r1, #10
 8002d58:	d005      	beq.n	8002d66 <__sfputc_r+0x22>
 8002d5a:	6813      	ldr	r3, [r2, #0]
 8002d5c:	1c58      	adds	r0, r3, #1
 8002d5e:	6010      	str	r0, [r2, #0]
 8002d60:	7019      	strb	r1, [r3, #0]
 8002d62:	0008      	movs	r0, r1
 8002d64:	bd10      	pop	{r4, pc}
 8002d66:	f000 faff 	bl	8003368 <__swbuf_r>
 8002d6a:	0001      	movs	r1, r0
 8002d6c:	e7f9      	b.n	8002d62 <__sfputc_r+0x1e>

08002d6e <__sfputs_r>:
 8002d6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d70:	0006      	movs	r6, r0
 8002d72:	000f      	movs	r7, r1
 8002d74:	0014      	movs	r4, r2
 8002d76:	18d5      	adds	r5, r2, r3
 8002d78:	42ac      	cmp	r4, r5
 8002d7a:	d101      	bne.n	8002d80 <__sfputs_r+0x12>
 8002d7c:	2000      	movs	r0, #0
 8002d7e:	e007      	b.n	8002d90 <__sfputs_r+0x22>
 8002d80:	7821      	ldrb	r1, [r4, #0]
 8002d82:	003a      	movs	r2, r7
 8002d84:	0030      	movs	r0, r6
 8002d86:	f7ff ffdd 	bl	8002d44 <__sfputc_r>
 8002d8a:	3401      	adds	r4, #1
 8002d8c:	1c43      	adds	r3, r0, #1
 8002d8e:	d1f3      	bne.n	8002d78 <__sfputs_r+0xa>
 8002d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002d94 <_vfiprintf_r>:
 8002d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d96:	b0a1      	sub	sp, #132	; 0x84
 8002d98:	9003      	str	r0, [sp, #12]
 8002d9a:	000f      	movs	r7, r1
 8002d9c:	0016      	movs	r6, r2
 8002d9e:	001d      	movs	r5, r3
 8002da0:	2800      	cmp	r0, #0
 8002da2:	d005      	beq.n	8002db0 <_vfiprintf_r+0x1c>
 8002da4:	6983      	ldr	r3, [r0, #24]
 8002da6:	9305      	str	r3, [sp, #20]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d101      	bne.n	8002db0 <_vfiprintf_r+0x1c>
 8002dac:	f7ff fed8 	bl	8002b60 <__sinit>
 8002db0:	4b7b      	ldr	r3, [pc, #492]	; (8002fa0 <_vfiprintf_r+0x20c>)
 8002db2:	429f      	cmp	r7, r3
 8002db4:	d15c      	bne.n	8002e70 <_vfiprintf_r+0xdc>
 8002db6:	9b03      	ldr	r3, [sp, #12]
 8002db8:	685f      	ldr	r7, [r3, #4]
 8002dba:	89bb      	ldrh	r3, [r7, #12]
 8002dbc:	071b      	lsls	r3, r3, #28
 8002dbe:	d563      	bpl.n	8002e88 <_vfiprintf_r+0xf4>
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d060      	beq.n	8002e88 <_vfiprintf_r+0xf4>
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	ac08      	add	r4, sp, #32
 8002dca:	6163      	str	r3, [r4, #20]
 8002dcc:	3320      	adds	r3, #32
 8002dce:	7663      	strb	r3, [r4, #25]
 8002dd0:	3310      	adds	r3, #16
 8002dd2:	76a3      	strb	r3, [r4, #26]
 8002dd4:	9507      	str	r5, [sp, #28]
 8002dd6:	0035      	movs	r5, r6
 8002dd8:	782b      	ldrb	r3, [r5, #0]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <_vfiprintf_r+0x4e>
 8002dde:	2b25      	cmp	r3, #37	; 0x25
 8002de0:	d15c      	bne.n	8002e9c <_vfiprintf_r+0x108>
 8002de2:	1bab      	subs	r3, r5, r6
 8002de4:	9305      	str	r3, [sp, #20]
 8002de6:	d00c      	beq.n	8002e02 <_vfiprintf_r+0x6e>
 8002de8:	0032      	movs	r2, r6
 8002dea:	0039      	movs	r1, r7
 8002dec:	9803      	ldr	r0, [sp, #12]
 8002dee:	f7ff ffbe 	bl	8002d6e <__sfputs_r>
 8002df2:	1c43      	adds	r3, r0, #1
 8002df4:	d100      	bne.n	8002df8 <_vfiprintf_r+0x64>
 8002df6:	e0c4      	b.n	8002f82 <_vfiprintf_r+0x1ee>
 8002df8:	6962      	ldr	r2, [r4, #20]
 8002dfa:	9b05      	ldr	r3, [sp, #20]
 8002dfc:	4694      	mov	ip, r2
 8002dfe:	4463      	add	r3, ip
 8002e00:	6163      	str	r3, [r4, #20]
 8002e02:	782b      	ldrb	r3, [r5, #0]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d100      	bne.n	8002e0a <_vfiprintf_r+0x76>
 8002e08:	e0bb      	b.n	8002f82 <_vfiprintf_r+0x1ee>
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	4252      	negs	r2, r2
 8002e10:	6062      	str	r2, [r4, #4]
 8002e12:	a904      	add	r1, sp, #16
 8002e14:	3254      	adds	r2, #84	; 0x54
 8002e16:	1852      	adds	r2, r2, r1
 8002e18:	1c6e      	adds	r6, r5, #1
 8002e1a:	6023      	str	r3, [r4, #0]
 8002e1c:	60e3      	str	r3, [r4, #12]
 8002e1e:	60a3      	str	r3, [r4, #8]
 8002e20:	7013      	strb	r3, [r2, #0]
 8002e22:	65a3      	str	r3, [r4, #88]	; 0x58
 8002e24:	7831      	ldrb	r1, [r6, #0]
 8002e26:	2205      	movs	r2, #5
 8002e28:	485e      	ldr	r0, [pc, #376]	; (8002fa4 <_vfiprintf_r+0x210>)
 8002e2a:	f000 fcc5 	bl	80037b8 <memchr>
 8002e2e:	1c75      	adds	r5, r6, #1
 8002e30:	2800      	cmp	r0, #0
 8002e32:	d135      	bne.n	8002ea0 <_vfiprintf_r+0x10c>
 8002e34:	6822      	ldr	r2, [r4, #0]
 8002e36:	06d3      	lsls	r3, r2, #27
 8002e38:	d504      	bpl.n	8002e44 <_vfiprintf_r+0xb0>
 8002e3a:	2353      	movs	r3, #83	; 0x53
 8002e3c:	a904      	add	r1, sp, #16
 8002e3e:	185b      	adds	r3, r3, r1
 8002e40:	2120      	movs	r1, #32
 8002e42:	7019      	strb	r1, [r3, #0]
 8002e44:	0713      	lsls	r3, r2, #28
 8002e46:	d504      	bpl.n	8002e52 <_vfiprintf_r+0xbe>
 8002e48:	2353      	movs	r3, #83	; 0x53
 8002e4a:	a904      	add	r1, sp, #16
 8002e4c:	185b      	adds	r3, r3, r1
 8002e4e:	212b      	movs	r1, #43	; 0x2b
 8002e50:	7019      	strb	r1, [r3, #0]
 8002e52:	7833      	ldrb	r3, [r6, #0]
 8002e54:	2b2a      	cmp	r3, #42	; 0x2a
 8002e56:	d02c      	beq.n	8002eb2 <_vfiprintf_r+0x11e>
 8002e58:	0035      	movs	r5, r6
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	200a      	movs	r0, #10
 8002e5e:	68e3      	ldr	r3, [r4, #12]
 8002e60:	782a      	ldrb	r2, [r5, #0]
 8002e62:	1c6e      	adds	r6, r5, #1
 8002e64:	3a30      	subs	r2, #48	; 0x30
 8002e66:	2a09      	cmp	r2, #9
 8002e68:	d964      	bls.n	8002f34 <_vfiprintf_r+0x1a0>
 8002e6a:	2900      	cmp	r1, #0
 8002e6c:	d02e      	beq.n	8002ecc <_vfiprintf_r+0x138>
 8002e6e:	e026      	b.n	8002ebe <_vfiprintf_r+0x12a>
 8002e70:	4b4d      	ldr	r3, [pc, #308]	; (8002fa8 <_vfiprintf_r+0x214>)
 8002e72:	429f      	cmp	r7, r3
 8002e74:	d102      	bne.n	8002e7c <_vfiprintf_r+0xe8>
 8002e76:	9b03      	ldr	r3, [sp, #12]
 8002e78:	689f      	ldr	r7, [r3, #8]
 8002e7a:	e79e      	b.n	8002dba <_vfiprintf_r+0x26>
 8002e7c:	4b4b      	ldr	r3, [pc, #300]	; (8002fac <_vfiprintf_r+0x218>)
 8002e7e:	429f      	cmp	r7, r3
 8002e80:	d19b      	bne.n	8002dba <_vfiprintf_r+0x26>
 8002e82:	9b03      	ldr	r3, [sp, #12]
 8002e84:	68df      	ldr	r7, [r3, #12]
 8002e86:	e798      	b.n	8002dba <_vfiprintf_r+0x26>
 8002e88:	0039      	movs	r1, r7
 8002e8a:	9803      	ldr	r0, [sp, #12]
 8002e8c:	f000 fad6 	bl	800343c <__swsetup_r>
 8002e90:	2800      	cmp	r0, #0
 8002e92:	d098      	beq.n	8002dc6 <_vfiprintf_r+0x32>
 8002e94:	2001      	movs	r0, #1
 8002e96:	4240      	negs	r0, r0
 8002e98:	b021      	add	sp, #132	; 0x84
 8002e9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e9c:	3501      	adds	r5, #1
 8002e9e:	e79b      	b.n	8002dd8 <_vfiprintf_r+0x44>
 8002ea0:	4b40      	ldr	r3, [pc, #256]	; (8002fa4 <_vfiprintf_r+0x210>)
 8002ea2:	6822      	ldr	r2, [r4, #0]
 8002ea4:	1ac0      	subs	r0, r0, r3
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	4083      	lsls	r3, r0
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	6023      	str	r3, [r4, #0]
 8002eae:	002e      	movs	r6, r5
 8002eb0:	e7b8      	b.n	8002e24 <_vfiprintf_r+0x90>
 8002eb2:	9b07      	ldr	r3, [sp, #28]
 8002eb4:	1d19      	adds	r1, r3, #4
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	9107      	str	r1, [sp, #28]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	db01      	blt.n	8002ec2 <_vfiprintf_r+0x12e>
 8002ebe:	930b      	str	r3, [sp, #44]	; 0x2c
 8002ec0:	e004      	b.n	8002ecc <_vfiprintf_r+0x138>
 8002ec2:	425b      	negs	r3, r3
 8002ec4:	60e3      	str	r3, [r4, #12]
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	6023      	str	r3, [r4, #0]
 8002ecc:	782b      	ldrb	r3, [r5, #0]
 8002ece:	2b2e      	cmp	r3, #46	; 0x2e
 8002ed0:	d10a      	bne.n	8002ee8 <_vfiprintf_r+0x154>
 8002ed2:	786b      	ldrb	r3, [r5, #1]
 8002ed4:	2b2a      	cmp	r3, #42	; 0x2a
 8002ed6:	d135      	bne.n	8002f44 <_vfiprintf_r+0x1b0>
 8002ed8:	9b07      	ldr	r3, [sp, #28]
 8002eda:	3502      	adds	r5, #2
 8002edc:	1d1a      	adds	r2, r3, #4
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	9207      	str	r2, [sp, #28]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	db2b      	blt.n	8002f3e <_vfiprintf_r+0x1aa>
 8002ee6:	9309      	str	r3, [sp, #36]	; 0x24
 8002ee8:	4e31      	ldr	r6, [pc, #196]	; (8002fb0 <_vfiprintf_r+0x21c>)
 8002eea:	7829      	ldrb	r1, [r5, #0]
 8002eec:	2203      	movs	r2, #3
 8002eee:	0030      	movs	r0, r6
 8002ef0:	f000 fc62 	bl	80037b8 <memchr>
 8002ef4:	2800      	cmp	r0, #0
 8002ef6:	d006      	beq.n	8002f06 <_vfiprintf_r+0x172>
 8002ef8:	2340      	movs	r3, #64	; 0x40
 8002efa:	1b80      	subs	r0, r0, r6
 8002efc:	4083      	lsls	r3, r0
 8002efe:	6822      	ldr	r2, [r4, #0]
 8002f00:	3501      	adds	r5, #1
 8002f02:	4313      	orrs	r3, r2
 8002f04:	6023      	str	r3, [r4, #0]
 8002f06:	7829      	ldrb	r1, [r5, #0]
 8002f08:	2206      	movs	r2, #6
 8002f0a:	482a      	ldr	r0, [pc, #168]	; (8002fb4 <_vfiprintf_r+0x220>)
 8002f0c:	1c6e      	adds	r6, r5, #1
 8002f0e:	7621      	strb	r1, [r4, #24]
 8002f10:	f000 fc52 	bl	80037b8 <memchr>
 8002f14:	2800      	cmp	r0, #0
 8002f16:	d03a      	beq.n	8002f8e <_vfiprintf_r+0x1fa>
 8002f18:	4b27      	ldr	r3, [pc, #156]	; (8002fb8 <_vfiprintf_r+0x224>)
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d125      	bne.n	8002f6a <_vfiprintf_r+0x1d6>
 8002f1e:	2207      	movs	r2, #7
 8002f20:	9b07      	ldr	r3, [sp, #28]
 8002f22:	3307      	adds	r3, #7
 8002f24:	4393      	bics	r3, r2
 8002f26:	3308      	adds	r3, #8
 8002f28:	9307      	str	r3, [sp, #28]
 8002f2a:	6963      	ldr	r3, [r4, #20]
 8002f2c:	9a04      	ldr	r2, [sp, #16]
 8002f2e:	189b      	adds	r3, r3, r2
 8002f30:	6163      	str	r3, [r4, #20]
 8002f32:	e750      	b.n	8002dd6 <_vfiprintf_r+0x42>
 8002f34:	4343      	muls	r3, r0
 8002f36:	2101      	movs	r1, #1
 8002f38:	189b      	adds	r3, r3, r2
 8002f3a:	0035      	movs	r5, r6
 8002f3c:	e790      	b.n	8002e60 <_vfiprintf_r+0xcc>
 8002f3e:	2301      	movs	r3, #1
 8002f40:	425b      	negs	r3, r3
 8002f42:	e7d0      	b.n	8002ee6 <_vfiprintf_r+0x152>
 8002f44:	2300      	movs	r3, #0
 8002f46:	200a      	movs	r0, #10
 8002f48:	001a      	movs	r2, r3
 8002f4a:	3501      	adds	r5, #1
 8002f4c:	6063      	str	r3, [r4, #4]
 8002f4e:	7829      	ldrb	r1, [r5, #0]
 8002f50:	1c6e      	adds	r6, r5, #1
 8002f52:	3930      	subs	r1, #48	; 0x30
 8002f54:	2909      	cmp	r1, #9
 8002f56:	d903      	bls.n	8002f60 <_vfiprintf_r+0x1cc>
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d0c5      	beq.n	8002ee8 <_vfiprintf_r+0x154>
 8002f5c:	9209      	str	r2, [sp, #36]	; 0x24
 8002f5e:	e7c3      	b.n	8002ee8 <_vfiprintf_r+0x154>
 8002f60:	4342      	muls	r2, r0
 8002f62:	2301      	movs	r3, #1
 8002f64:	1852      	adds	r2, r2, r1
 8002f66:	0035      	movs	r5, r6
 8002f68:	e7f1      	b.n	8002f4e <_vfiprintf_r+0x1ba>
 8002f6a:	ab07      	add	r3, sp, #28
 8002f6c:	9300      	str	r3, [sp, #0]
 8002f6e:	003a      	movs	r2, r7
 8002f70:	4b12      	ldr	r3, [pc, #72]	; (8002fbc <_vfiprintf_r+0x228>)
 8002f72:	0021      	movs	r1, r4
 8002f74:	9803      	ldr	r0, [sp, #12]
 8002f76:	e000      	b.n	8002f7a <_vfiprintf_r+0x1e6>
 8002f78:	bf00      	nop
 8002f7a:	9004      	str	r0, [sp, #16]
 8002f7c:	9b04      	ldr	r3, [sp, #16]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	d1d3      	bne.n	8002f2a <_vfiprintf_r+0x196>
 8002f82:	89bb      	ldrh	r3, [r7, #12]
 8002f84:	065b      	lsls	r3, r3, #25
 8002f86:	d500      	bpl.n	8002f8a <_vfiprintf_r+0x1f6>
 8002f88:	e784      	b.n	8002e94 <_vfiprintf_r+0x100>
 8002f8a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002f8c:	e784      	b.n	8002e98 <_vfiprintf_r+0x104>
 8002f8e:	ab07      	add	r3, sp, #28
 8002f90:	9300      	str	r3, [sp, #0]
 8002f92:	003a      	movs	r2, r7
 8002f94:	4b09      	ldr	r3, [pc, #36]	; (8002fbc <_vfiprintf_r+0x228>)
 8002f96:	0021      	movs	r1, r4
 8002f98:	9803      	ldr	r0, [sp, #12]
 8002f9a:	f000 f87f 	bl	800309c <_printf_i>
 8002f9e:	e7ec      	b.n	8002f7a <_vfiprintf_r+0x1e6>
 8002fa0:	0800395c 	.word	0x0800395c
 8002fa4:	0800399c 	.word	0x0800399c
 8002fa8:	0800397c 	.word	0x0800397c
 8002fac:	0800393c 	.word	0x0800393c
 8002fb0:	080039a2 	.word	0x080039a2
 8002fb4:	080039a6 	.word	0x080039a6
 8002fb8:	00000000 	.word	0x00000000
 8002fbc:	08002d6f 	.word	0x08002d6f

08002fc0 <_printf_common>:
 8002fc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002fc2:	0015      	movs	r5, r2
 8002fc4:	9301      	str	r3, [sp, #4]
 8002fc6:	688a      	ldr	r2, [r1, #8]
 8002fc8:	690b      	ldr	r3, [r1, #16]
 8002fca:	9000      	str	r0, [sp, #0]
 8002fcc:	000c      	movs	r4, r1
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	da00      	bge.n	8002fd4 <_printf_common+0x14>
 8002fd2:	0013      	movs	r3, r2
 8002fd4:	0022      	movs	r2, r4
 8002fd6:	602b      	str	r3, [r5, #0]
 8002fd8:	3243      	adds	r2, #67	; 0x43
 8002fda:	7812      	ldrb	r2, [r2, #0]
 8002fdc:	2a00      	cmp	r2, #0
 8002fde:	d001      	beq.n	8002fe4 <_printf_common+0x24>
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	602b      	str	r3, [r5, #0]
 8002fe4:	6823      	ldr	r3, [r4, #0]
 8002fe6:	069b      	lsls	r3, r3, #26
 8002fe8:	d502      	bpl.n	8002ff0 <_printf_common+0x30>
 8002fea:	682b      	ldr	r3, [r5, #0]
 8002fec:	3302      	adds	r3, #2
 8002fee:	602b      	str	r3, [r5, #0]
 8002ff0:	2706      	movs	r7, #6
 8002ff2:	6823      	ldr	r3, [r4, #0]
 8002ff4:	401f      	ands	r7, r3
 8002ff6:	d027      	beq.n	8003048 <_printf_common+0x88>
 8002ff8:	0023      	movs	r3, r4
 8002ffa:	3343      	adds	r3, #67	; 0x43
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	1e5a      	subs	r2, r3, #1
 8003000:	4193      	sbcs	r3, r2
 8003002:	6822      	ldr	r2, [r4, #0]
 8003004:	0692      	lsls	r2, r2, #26
 8003006:	d430      	bmi.n	800306a <_printf_common+0xaa>
 8003008:	0022      	movs	r2, r4
 800300a:	9901      	ldr	r1, [sp, #4]
 800300c:	3243      	adds	r2, #67	; 0x43
 800300e:	9800      	ldr	r0, [sp, #0]
 8003010:	9e08      	ldr	r6, [sp, #32]
 8003012:	47b0      	blx	r6
 8003014:	1c43      	adds	r3, r0, #1
 8003016:	d025      	beq.n	8003064 <_printf_common+0xa4>
 8003018:	2306      	movs	r3, #6
 800301a:	6820      	ldr	r0, [r4, #0]
 800301c:	682a      	ldr	r2, [r5, #0]
 800301e:	68e1      	ldr	r1, [r4, #12]
 8003020:	4003      	ands	r3, r0
 8003022:	2500      	movs	r5, #0
 8003024:	2b04      	cmp	r3, #4
 8003026:	d103      	bne.n	8003030 <_printf_common+0x70>
 8003028:	1a8d      	subs	r5, r1, r2
 800302a:	43eb      	mvns	r3, r5
 800302c:	17db      	asrs	r3, r3, #31
 800302e:	401d      	ands	r5, r3
 8003030:	68a3      	ldr	r3, [r4, #8]
 8003032:	6922      	ldr	r2, [r4, #16]
 8003034:	4293      	cmp	r3, r2
 8003036:	dd01      	ble.n	800303c <_printf_common+0x7c>
 8003038:	1a9b      	subs	r3, r3, r2
 800303a:	18ed      	adds	r5, r5, r3
 800303c:	2700      	movs	r7, #0
 800303e:	42bd      	cmp	r5, r7
 8003040:	d120      	bne.n	8003084 <_printf_common+0xc4>
 8003042:	2000      	movs	r0, #0
 8003044:	e010      	b.n	8003068 <_printf_common+0xa8>
 8003046:	3701      	adds	r7, #1
 8003048:	68e3      	ldr	r3, [r4, #12]
 800304a:	682a      	ldr	r2, [r5, #0]
 800304c:	1a9b      	subs	r3, r3, r2
 800304e:	42bb      	cmp	r3, r7
 8003050:	ddd2      	ble.n	8002ff8 <_printf_common+0x38>
 8003052:	0022      	movs	r2, r4
 8003054:	2301      	movs	r3, #1
 8003056:	3219      	adds	r2, #25
 8003058:	9901      	ldr	r1, [sp, #4]
 800305a:	9800      	ldr	r0, [sp, #0]
 800305c:	9e08      	ldr	r6, [sp, #32]
 800305e:	47b0      	blx	r6
 8003060:	1c43      	adds	r3, r0, #1
 8003062:	d1f0      	bne.n	8003046 <_printf_common+0x86>
 8003064:	2001      	movs	r0, #1
 8003066:	4240      	negs	r0, r0
 8003068:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800306a:	2030      	movs	r0, #48	; 0x30
 800306c:	18e1      	adds	r1, r4, r3
 800306e:	3143      	adds	r1, #67	; 0x43
 8003070:	7008      	strb	r0, [r1, #0]
 8003072:	0021      	movs	r1, r4
 8003074:	1c5a      	adds	r2, r3, #1
 8003076:	3145      	adds	r1, #69	; 0x45
 8003078:	7809      	ldrb	r1, [r1, #0]
 800307a:	18a2      	adds	r2, r4, r2
 800307c:	3243      	adds	r2, #67	; 0x43
 800307e:	3302      	adds	r3, #2
 8003080:	7011      	strb	r1, [r2, #0]
 8003082:	e7c1      	b.n	8003008 <_printf_common+0x48>
 8003084:	0022      	movs	r2, r4
 8003086:	2301      	movs	r3, #1
 8003088:	321a      	adds	r2, #26
 800308a:	9901      	ldr	r1, [sp, #4]
 800308c:	9800      	ldr	r0, [sp, #0]
 800308e:	9e08      	ldr	r6, [sp, #32]
 8003090:	47b0      	blx	r6
 8003092:	1c43      	adds	r3, r0, #1
 8003094:	d0e6      	beq.n	8003064 <_printf_common+0xa4>
 8003096:	3701      	adds	r7, #1
 8003098:	e7d1      	b.n	800303e <_printf_common+0x7e>
	...

0800309c <_printf_i>:
 800309c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800309e:	b089      	sub	sp, #36	; 0x24
 80030a0:	9204      	str	r2, [sp, #16]
 80030a2:	000a      	movs	r2, r1
 80030a4:	3243      	adds	r2, #67	; 0x43
 80030a6:	9305      	str	r3, [sp, #20]
 80030a8:	9003      	str	r0, [sp, #12]
 80030aa:	9202      	str	r2, [sp, #8]
 80030ac:	7e0a      	ldrb	r2, [r1, #24]
 80030ae:	000c      	movs	r4, r1
 80030b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80030b2:	2a6e      	cmp	r2, #110	; 0x6e
 80030b4:	d100      	bne.n	80030b8 <_printf_i+0x1c>
 80030b6:	e086      	b.n	80031c6 <_printf_i+0x12a>
 80030b8:	d81f      	bhi.n	80030fa <_printf_i+0x5e>
 80030ba:	2a63      	cmp	r2, #99	; 0x63
 80030bc:	d033      	beq.n	8003126 <_printf_i+0x8a>
 80030be:	d808      	bhi.n	80030d2 <_printf_i+0x36>
 80030c0:	2a00      	cmp	r2, #0
 80030c2:	d100      	bne.n	80030c6 <_printf_i+0x2a>
 80030c4:	e08c      	b.n	80031e0 <_printf_i+0x144>
 80030c6:	2a58      	cmp	r2, #88	; 0x58
 80030c8:	d04d      	beq.n	8003166 <_printf_i+0xca>
 80030ca:	0025      	movs	r5, r4
 80030cc:	3542      	adds	r5, #66	; 0x42
 80030ce:	702a      	strb	r2, [r5, #0]
 80030d0:	e030      	b.n	8003134 <_printf_i+0x98>
 80030d2:	2a64      	cmp	r2, #100	; 0x64
 80030d4:	d001      	beq.n	80030da <_printf_i+0x3e>
 80030d6:	2a69      	cmp	r2, #105	; 0x69
 80030d8:	d1f7      	bne.n	80030ca <_printf_i+0x2e>
 80030da:	6819      	ldr	r1, [r3, #0]
 80030dc:	6825      	ldr	r5, [r4, #0]
 80030de:	1d0a      	adds	r2, r1, #4
 80030e0:	0628      	lsls	r0, r5, #24
 80030e2:	d529      	bpl.n	8003138 <_printf_i+0x9c>
 80030e4:	6808      	ldr	r0, [r1, #0]
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	2800      	cmp	r0, #0
 80030ea:	da03      	bge.n	80030f4 <_printf_i+0x58>
 80030ec:	232d      	movs	r3, #45	; 0x2d
 80030ee:	9a02      	ldr	r2, [sp, #8]
 80030f0:	4240      	negs	r0, r0
 80030f2:	7013      	strb	r3, [r2, #0]
 80030f4:	4e6b      	ldr	r6, [pc, #428]	; (80032a4 <_printf_i+0x208>)
 80030f6:	270a      	movs	r7, #10
 80030f8:	e04f      	b.n	800319a <_printf_i+0xfe>
 80030fa:	2a73      	cmp	r2, #115	; 0x73
 80030fc:	d074      	beq.n	80031e8 <_printf_i+0x14c>
 80030fe:	d808      	bhi.n	8003112 <_printf_i+0x76>
 8003100:	2a6f      	cmp	r2, #111	; 0x6f
 8003102:	d01f      	beq.n	8003144 <_printf_i+0xa8>
 8003104:	2a70      	cmp	r2, #112	; 0x70
 8003106:	d1e0      	bne.n	80030ca <_printf_i+0x2e>
 8003108:	2220      	movs	r2, #32
 800310a:	6809      	ldr	r1, [r1, #0]
 800310c:	430a      	orrs	r2, r1
 800310e:	6022      	str	r2, [r4, #0]
 8003110:	e003      	b.n	800311a <_printf_i+0x7e>
 8003112:	2a75      	cmp	r2, #117	; 0x75
 8003114:	d016      	beq.n	8003144 <_printf_i+0xa8>
 8003116:	2a78      	cmp	r2, #120	; 0x78
 8003118:	d1d7      	bne.n	80030ca <_printf_i+0x2e>
 800311a:	0022      	movs	r2, r4
 800311c:	2178      	movs	r1, #120	; 0x78
 800311e:	3245      	adds	r2, #69	; 0x45
 8003120:	7011      	strb	r1, [r2, #0]
 8003122:	4e61      	ldr	r6, [pc, #388]	; (80032a8 <_printf_i+0x20c>)
 8003124:	e022      	b.n	800316c <_printf_i+0xd0>
 8003126:	0025      	movs	r5, r4
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	3542      	adds	r5, #66	; 0x42
 800312c:	1d11      	adds	r1, r2, #4
 800312e:	6019      	str	r1, [r3, #0]
 8003130:	6813      	ldr	r3, [r2, #0]
 8003132:	702b      	strb	r3, [r5, #0]
 8003134:	2301      	movs	r3, #1
 8003136:	e065      	b.n	8003204 <_printf_i+0x168>
 8003138:	6808      	ldr	r0, [r1, #0]
 800313a:	601a      	str	r2, [r3, #0]
 800313c:	0669      	lsls	r1, r5, #25
 800313e:	d5d3      	bpl.n	80030e8 <_printf_i+0x4c>
 8003140:	b200      	sxth	r0, r0
 8003142:	e7d1      	b.n	80030e8 <_printf_i+0x4c>
 8003144:	6819      	ldr	r1, [r3, #0]
 8003146:	6825      	ldr	r5, [r4, #0]
 8003148:	1d08      	adds	r0, r1, #4
 800314a:	6018      	str	r0, [r3, #0]
 800314c:	6808      	ldr	r0, [r1, #0]
 800314e:	062e      	lsls	r6, r5, #24
 8003150:	d505      	bpl.n	800315e <_printf_i+0xc2>
 8003152:	4e54      	ldr	r6, [pc, #336]	; (80032a4 <_printf_i+0x208>)
 8003154:	2708      	movs	r7, #8
 8003156:	2a6f      	cmp	r2, #111	; 0x6f
 8003158:	d01b      	beq.n	8003192 <_printf_i+0xf6>
 800315a:	270a      	movs	r7, #10
 800315c:	e019      	b.n	8003192 <_printf_i+0xf6>
 800315e:	066d      	lsls	r5, r5, #25
 8003160:	d5f7      	bpl.n	8003152 <_printf_i+0xb6>
 8003162:	b280      	uxth	r0, r0
 8003164:	e7f5      	b.n	8003152 <_printf_i+0xb6>
 8003166:	3145      	adds	r1, #69	; 0x45
 8003168:	4e4e      	ldr	r6, [pc, #312]	; (80032a4 <_printf_i+0x208>)
 800316a:	700a      	strb	r2, [r1, #0]
 800316c:	6818      	ldr	r0, [r3, #0]
 800316e:	6822      	ldr	r2, [r4, #0]
 8003170:	1d01      	adds	r1, r0, #4
 8003172:	6800      	ldr	r0, [r0, #0]
 8003174:	6019      	str	r1, [r3, #0]
 8003176:	0615      	lsls	r5, r2, #24
 8003178:	d521      	bpl.n	80031be <_printf_i+0x122>
 800317a:	07d3      	lsls	r3, r2, #31
 800317c:	d502      	bpl.n	8003184 <_printf_i+0xe8>
 800317e:	2320      	movs	r3, #32
 8003180:	431a      	orrs	r2, r3
 8003182:	6022      	str	r2, [r4, #0]
 8003184:	2710      	movs	r7, #16
 8003186:	2800      	cmp	r0, #0
 8003188:	d103      	bne.n	8003192 <_printf_i+0xf6>
 800318a:	2320      	movs	r3, #32
 800318c:	6822      	ldr	r2, [r4, #0]
 800318e:	439a      	bics	r2, r3
 8003190:	6022      	str	r2, [r4, #0]
 8003192:	0023      	movs	r3, r4
 8003194:	2200      	movs	r2, #0
 8003196:	3343      	adds	r3, #67	; 0x43
 8003198:	701a      	strb	r2, [r3, #0]
 800319a:	6863      	ldr	r3, [r4, #4]
 800319c:	60a3      	str	r3, [r4, #8]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	db58      	blt.n	8003254 <_printf_i+0x1b8>
 80031a2:	2204      	movs	r2, #4
 80031a4:	6821      	ldr	r1, [r4, #0]
 80031a6:	4391      	bics	r1, r2
 80031a8:	6021      	str	r1, [r4, #0]
 80031aa:	2800      	cmp	r0, #0
 80031ac:	d154      	bne.n	8003258 <_printf_i+0x1bc>
 80031ae:	9d02      	ldr	r5, [sp, #8]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d05a      	beq.n	800326a <_printf_i+0x1ce>
 80031b4:	0025      	movs	r5, r4
 80031b6:	7833      	ldrb	r3, [r6, #0]
 80031b8:	3542      	adds	r5, #66	; 0x42
 80031ba:	702b      	strb	r3, [r5, #0]
 80031bc:	e055      	b.n	800326a <_printf_i+0x1ce>
 80031be:	0655      	lsls	r5, r2, #25
 80031c0:	d5db      	bpl.n	800317a <_printf_i+0xde>
 80031c2:	b280      	uxth	r0, r0
 80031c4:	e7d9      	b.n	800317a <_printf_i+0xde>
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	680d      	ldr	r5, [r1, #0]
 80031ca:	1d10      	adds	r0, r2, #4
 80031cc:	6949      	ldr	r1, [r1, #20]
 80031ce:	6018      	str	r0, [r3, #0]
 80031d0:	6813      	ldr	r3, [r2, #0]
 80031d2:	062e      	lsls	r6, r5, #24
 80031d4:	d501      	bpl.n	80031da <_printf_i+0x13e>
 80031d6:	6019      	str	r1, [r3, #0]
 80031d8:	e002      	b.n	80031e0 <_printf_i+0x144>
 80031da:	066d      	lsls	r5, r5, #25
 80031dc:	d5fb      	bpl.n	80031d6 <_printf_i+0x13a>
 80031de:	8019      	strh	r1, [r3, #0]
 80031e0:	2300      	movs	r3, #0
 80031e2:	9d02      	ldr	r5, [sp, #8]
 80031e4:	6123      	str	r3, [r4, #16]
 80031e6:	e04f      	b.n	8003288 <_printf_i+0x1ec>
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	1d11      	adds	r1, r2, #4
 80031ec:	6019      	str	r1, [r3, #0]
 80031ee:	6815      	ldr	r5, [r2, #0]
 80031f0:	2100      	movs	r1, #0
 80031f2:	6862      	ldr	r2, [r4, #4]
 80031f4:	0028      	movs	r0, r5
 80031f6:	f000 fadf 	bl	80037b8 <memchr>
 80031fa:	2800      	cmp	r0, #0
 80031fc:	d001      	beq.n	8003202 <_printf_i+0x166>
 80031fe:	1b40      	subs	r0, r0, r5
 8003200:	6060      	str	r0, [r4, #4]
 8003202:	6863      	ldr	r3, [r4, #4]
 8003204:	6123      	str	r3, [r4, #16]
 8003206:	2300      	movs	r3, #0
 8003208:	9a02      	ldr	r2, [sp, #8]
 800320a:	7013      	strb	r3, [r2, #0]
 800320c:	e03c      	b.n	8003288 <_printf_i+0x1ec>
 800320e:	6923      	ldr	r3, [r4, #16]
 8003210:	002a      	movs	r2, r5
 8003212:	9904      	ldr	r1, [sp, #16]
 8003214:	9803      	ldr	r0, [sp, #12]
 8003216:	9d05      	ldr	r5, [sp, #20]
 8003218:	47a8      	blx	r5
 800321a:	1c43      	adds	r3, r0, #1
 800321c:	d03e      	beq.n	800329c <_printf_i+0x200>
 800321e:	6823      	ldr	r3, [r4, #0]
 8003220:	079b      	lsls	r3, r3, #30
 8003222:	d415      	bmi.n	8003250 <_printf_i+0x1b4>
 8003224:	9b07      	ldr	r3, [sp, #28]
 8003226:	68e0      	ldr	r0, [r4, #12]
 8003228:	4298      	cmp	r0, r3
 800322a:	da39      	bge.n	80032a0 <_printf_i+0x204>
 800322c:	0018      	movs	r0, r3
 800322e:	e037      	b.n	80032a0 <_printf_i+0x204>
 8003230:	0022      	movs	r2, r4
 8003232:	2301      	movs	r3, #1
 8003234:	3219      	adds	r2, #25
 8003236:	9904      	ldr	r1, [sp, #16]
 8003238:	9803      	ldr	r0, [sp, #12]
 800323a:	9e05      	ldr	r6, [sp, #20]
 800323c:	47b0      	blx	r6
 800323e:	1c43      	adds	r3, r0, #1
 8003240:	d02c      	beq.n	800329c <_printf_i+0x200>
 8003242:	3501      	adds	r5, #1
 8003244:	68e3      	ldr	r3, [r4, #12]
 8003246:	9a07      	ldr	r2, [sp, #28]
 8003248:	1a9b      	subs	r3, r3, r2
 800324a:	42ab      	cmp	r3, r5
 800324c:	dcf0      	bgt.n	8003230 <_printf_i+0x194>
 800324e:	e7e9      	b.n	8003224 <_printf_i+0x188>
 8003250:	2500      	movs	r5, #0
 8003252:	e7f7      	b.n	8003244 <_printf_i+0x1a8>
 8003254:	2800      	cmp	r0, #0
 8003256:	d0ad      	beq.n	80031b4 <_printf_i+0x118>
 8003258:	9d02      	ldr	r5, [sp, #8]
 800325a:	0039      	movs	r1, r7
 800325c:	f7fc ffda 	bl	8000214 <__aeabi_uidivmod>
 8003260:	5c73      	ldrb	r3, [r6, r1]
 8003262:	3d01      	subs	r5, #1
 8003264:	702b      	strb	r3, [r5, #0]
 8003266:	2800      	cmp	r0, #0
 8003268:	d1f7      	bne.n	800325a <_printf_i+0x1be>
 800326a:	2f08      	cmp	r7, #8
 800326c:	d109      	bne.n	8003282 <_printf_i+0x1e6>
 800326e:	6823      	ldr	r3, [r4, #0]
 8003270:	07db      	lsls	r3, r3, #31
 8003272:	d506      	bpl.n	8003282 <_printf_i+0x1e6>
 8003274:	6863      	ldr	r3, [r4, #4]
 8003276:	6922      	ldr	r2, [r4, #16]
 8003278:	4293      	cmp	r3, r2
 800327a:	dc02      	bgt.n	8003282 <_printf_i+0x1e6>
 800327c:	2330      	movs	r3, #48	; 0x30
 800327e:	3d01      	subs	r5, #1
 8003280:	702b      	strb	r3, [r5, #0]
 8003282:	9b02      	ldr	r3, [sp, #8]
 8003284:	1b5b      	subs	r3, r3, r5
 8003286:	6123      	str	r3, [r4, #16]
 8003288:	9b05      	ldr	r3, [sp, #20]
 800328a:	aa07      	add	r2, sp, #28
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	0021      	movs	r1, r4
 8003290:	9b04      	ldr	r3, [sp, #16]
 8003292:	9803      	ldr	r0, [sp, #12]
 8003294:	f7ff fe94 	bl	8002fc0 <_printf_common>
 8003298:	1c43      	adds	r3, r0, #1
 800329a:	d1b8      	bne.n	800320e <_printf_i+0x172>
 800329c:	2001      	movs	r0, #1
 800329e:	4240      	negs	r0, r0
 80032a0:	b009      	add	sp, #36	; 0x24
 80032a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032a4:	080039ad 	.word	0x080039ad
 80032a8:	080039be 	.word	0x080039be

080032ac <_sbrk_r>:
 80032ac:	2300      	movs	r3, #0
 80032ae:	b570      	push	{r4, r5, r6, lr}
 80032b0:	4c06      	ldr	r4, [pc, #24]	; (80032cc <_sbrk_r+0x20>)
 80032b2:	0005      	movs	r5, r0
 80032b4:	0008      	movs	r0, r1
 80032b6:	6023      	str	r3, [r4, #0]
 80032b8:	f7fd fb2c 	bl	8000914 <_sbrk>
 80032bc:	1c43      	adds	r3, r0, #1
 80032be:	d103      	bne.n	80032c8 <_sbrk_r+0x1c>
 80032c0:	6823      	ldr	r3, [r4, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d000      	beq.n	80032c8 <_sbrk_r+0x1c>
 80032c6:	602b      	str	r3, [r5, #0]
 80032c8:	bd70      	pop	{r4, r5, r6, pc}
 80032ca:	46c0      	nop			; (mov r8, r8)
 80032cc:	200002f0 	.word	0x200002f0

080032d0 <__sread>:
 80032d0:	b570      	push	{r4, r5, r6, lr}
 80032d2:	000c      	movs	r4, r1
 80032d4:	250e      	movs	r5, #14
 80032d6:	5f49      	ldrsh	r1, [r1, r5]
 80032d8:	f000 fac6 	bl	8003868 <_read_r>
 80032dc:	2800      	cmp	r0, #0
 80032de:	db03      	blt.n	80032e8 <__sread+0x18>
 80032e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80032e2:	181b      	adds	r3, r3, r0
 80032e4:	6563      	str	r3, [r4, #84]	; 0x54
 80032e6:	bd70      	pop	{r4, r5, r6, pc}
 80032e8:	89a3      	ldrh	r3, [r4, #12]
 80032ea:	4a02      	ldr	r2, [pc, #8]	; (80032f4 <__sread+0x24>)
 80032ec:	4013      	ands	r3, r2
 80032ee:	81a3      	strh	r3, [r4, #12]
 80032f0:	e7f9      	b.n	80032e6 <__sread+0x16>
 80032f2:	46c0      	nop			; (mov r8, r8)
 80032f4:	ffffefff 	.word	0xffffefff

080032f8 <__swrite>:
 80032f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032fa:	001f      	movs	r7, r3
 80032fc:	898b      	ldrh	r3, [r1, #12]
 80032fe:	0005      	movs	r5, r0
 8003300:	000c      	movs	r4, r1
 8003302:	0016      	movs	r6, r2
 8003304:	05db      	lsls	r3, r3, #23
 8003306:	d505      	bpl.n	8003314 <__swrite+0x1c>
 8003308:	230e      	movs	r3, #14
 800330a:	5ec9      	ldrsh	r1, [r1, r3]
 800330c:	2200      	movs	r2, #0
 800330e:	2302      	movs	r3, #2
 8003310:	f000 f9d2 	bl	80036b8 <_lseek_r>
 8003314:	89a3      	ldrh	r3, [r4, #12]
 8003316:	4a05      	ldr	r2, [pc, #20]	; (800332c <__swrite+0x34>)
 8003318:	0028      	movs	r0, r5
 800331a:	4013      	ands	r3, r2
 800331c:	81a3      	strh	r3, [r4, #12]
 800331e:	0032      	movs	r2, r6
 8003320:	230e      	movs	r3, #14
 8003322:	5ee1      	ldrsh	r1, [r4, r3]
 8003324:	003b      	movs	r3, r7
 8003326:	f000 f875 	bl	8003414 <_write_r>
 800332a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800332c:	ffffefff 	.word	0xffffefff

08003330 <__sseek>:
 8003330:	b570      	push	{r4, r5, r6, lr}
 8003332:	000c      	movs	r4, r1
 8003334:	250e      	movs	r5, #14
 8003336:	5f49      	ldrsh	r1, [r1, r5]
 8003338:	f000 f9be 	bl	80036b8 <_lseek_r>
 800333c:	89a3      	ldrh	r3, [r4, #12]
 800333e:	1c42      	adds	r2, r0, #1
 8003340:	d103      	bne.n	800334a <__sseek+0x1a>
 8003342:	4a05      	ldr	r2, [pc, #20]	; (8003358 <__sseek+0x28>)
 8003344:	4013      	ands	r3, r2
 8003346:	81a3      	strh	r3, [r4, #12]
 8003348:	bd70      	pop	{r4, r5, r6, pc}
 800334a:	2280      	movs	r2, #128	; 0x80
 800334c:	0152      	lsls	r2, r2, #5
 800334e:	4313      	orrs	r3, r2
 8003350:	81a3      	strh	r3, [r4, #12]
 8003352:	6560      	str	r0, [r4, #84]	; 0x54
 8003354:	e7f8      	b.n	8003348 <__sseek+0x18>
 8003356:	46c0      	nop			; (mov r8, r8)
 8003358:	ffffefff 	.word	0xffffefff

0800335c <__sclose>:
 800335c:	b510      	push	{r4, lr}
 800335e:	230e      	movs	r3, #14
 8003360:	5ec9      	ldrsh	r1, [r1, r3]
 8003362:	f000 f8e1 	bl	8003528 <_close_r>
 8003366:	bd10      	pop	{r4, pc}

08003368 <__swbuf_r>:
 8003368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800336a:	0005      	movs	r5, r0
 800336c:	000e      	movs	r6, r1
 800336e:	0014      	movs	r4, r2
 8003370:	2800      	cmp	r0, #0
 8003372:	d004      	beq.n	800337e <__swbuf_r+0x16>
 8003374:	6983      	ldr	r3, [r0, #24]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d101      	bne.n	800337e <__swbuf_r+0x16>
 800337a:	f7ff fbf1 	bl	8002b60 <__sinit>
 800337e:	4b22      	ldr	r3, [pc, #136]	; (8003408 <__swbuf_r+0xa0>)
 8003380:	429c      	cmp	r4, r3
 8003382:	d12d      	bne.n	80033e0 <__swbuf_r+0x78>
 8003384:	686c      	ldr	r4, [r5, #4]
 8003386:	69a3      	ldr	r3, [r4, #24]
 8003388:	60a3      	str	r3, [r4, #8]
 800338a:	89a3      	ldrh	r3, [r4, #12]
 800338c:	071b      	lsls	r3, r3, #28
 800338e:	d531      	bpl.n	80033f4 <__swbuf_r+0x8c>
 8003390:	6923      	ldr	r3, [r4, #16]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d02e      	beq.n	80033f4 <__swbuf_r+0x8c>
 8003396:	6823      	ldr	r3, [r4, #0]
 8003398:	6922      	ldr	r2, [r4, #16]
 800339a:	b2f7      	uxtb	r7, r6
 800339c:	1a98      	subs	r0, r3, r2
 800339e:	6963      	ldr	r3, [r4, #20]
 80033a0:	b2f6      	uxtb	r6, r6
 80033a2:	4283      	cmp	r3, r0
 80033a4:	dc05      	bgt.n	80033b2 <__swbuf_r+0x4a>
 80033a6:	0021      	movs	r1, r4
 80033a8:	0028      	movs	r0, r5
 80033aa:	f000 f959 	bl	8003660 <_fflush_r>
 80033ae:	2800      	cmp	r0, #0
 80033b0:	d126      	bne.n	8003400 <__swbuf_r+0x98>
 80033b2:	68a3      	ldr	r3, [r4, #8]
 80033b4:	3001      	adds	r0, #1
 80033b6:	3b01      	subs	r3, #1
 80033b8:	60a3      	str	r3, [r4, #8]
 80033ba:	6823      	ldr	r3, [r4, #0]
 80033bc:	1c5a      	adds	r2, r3, #1
 80033be:	6022      	str	r2, [r4, #0]
 80033c0:	701f      	strb	r7, [r3, #0]
 80033c2:	6963      	ldr	r3, [r4, #20]
 80033c4:	4283      	cmp	r3, r0
 80033c6:	d004      	beq.n	80033d2 <__swbuf_r+0x6a>
 80033c8:	89a3      	ldrh	r3, [r4, #12]
 80033ca:	07db      	lsls	r3, r3, #31
 80033cc:	d51a      	bpl.n	8003404 <__swbuf_r+0x9c>
 80033ce:	2e0a      	cmp	r6, #10
 80033d0:	d118      	bne.n	8003404 <__swbuf_r+0x9c>
 80033d2:	0021      	movs	r1, r4
 80033d4:	0028      	movs	r0, r5
 80033d6:	f000 f943 	bl	8003660 <_fflush_r>
 80033da:	2800      	cmp	r0, #0
 80033dc:	d012      	beq.n	8003404 <__swbuf_r+0x9c>
 80033de:	e00f      	b.n	8003400 <__swbuf_r+0x98>
 80033e0:	4b0a      	ldr	r3, [pc, #40]	; (800340c <__swbuf_r+0xa4>)
 80033e2:	429c      	cmp	r4, r3
 80033e4:	d101      	bne.n	80033ea <__swbuf_r+0x82>
 80033e6:	68ac      	ldr	r4, [r5, #8]
 80033e8:	e7cd      	b.n	8003386 <__swbuf_r+0x1e>
 80033ea:	4b09      	ldr	r3, [pc, #36]	; (8003410 <__swbuf_r+0xa8>)
 80033ec:	429c      	cmp	r4, r3
 80033ee:	d1ca      	bne.n	8003386 <__swbuf_r+0x1e>
 80033f0:	68ec      	ldr	r4, [r5, #12]
 80033f2:	e7c8      	b.n	8003386 <__swbuf_r+0x1e>
 80033f4:	0021      	movs	r1, r4
 80033f6:	0028      	movs	r0, r5
 80033f8:	f000 f820 	bl	800343c <__swsetup_r>
 80033fc:	2800      	cmp	r0, #0
 80033fe:	d0ca      	beq.n	8003396 <__swbuf_r+0x2e>
 8003400:	2601      	movs	r6, #1
 8003402:	4276      	negs	r6, r6
 8003404:	0030      	movs	r0, r6
 8003406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003408:	0800395c 	.word	0x0800395c
 800340c:	0800397c 	.word	0x0800397c
 8003410:	0800393c 	.word	0x0800393c

08003414 <_write_r>:
 8003414:	b570      	push	{r4, r5, r6, lr}
 8003416:	0005      	movs	r5, r0
 8003418:	0008      	movs	r0, r1
 800341a:	0011      	movs	r1, r2
 800341c:	2200      	movs	r2, #0
 800341e:	4c06      	ldr	r4, [pc, #24]	; (8003438 <_write_r+0x24>)
 8003420:	6022      	str	r2, [r4, #0]
 8003422:	001a      	movs	r2, r3
 8003424:	f7fc fefc 	bl	8000220 <_write>
 8003428:	1c43      	adds	r3, r0, #1
 800342a:	d103      	bne.n	8003434 <_write_r+0x20>
 800342c:	6823      	ldr	r3, [r4, #0]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d000      	beq.n	8003434 <_write_r+0x20>
 8003432:	602b      	str	r3, [r5, #0]
 8003434:	bd70      	pop	{r4, r5, r6, pc}
 8003436:	46c0      	nop			; (mov r8, r8)
 8003438:	200002f0 	.word	0x200002f0

0800343c <__swsetup_r>:
 800343c:	4b36      	ldr	r3, [pc, #216]	; (8003518 <__swsetup_r+0xdc>)
 800343e:	b570      	push	{r4, r5, r6, lr}
 8003440:	681d      	ldr	r5, [r3, #0]
 8003442:	0006      	movs	r6, r0
 8003444:	000c      	movs	r4, r1
 8003446:	2d00      	cmp	r5, #0
 8003448:	d005      	beq.n	8003456 <__swsetup_r+0x1a>
 800344a:	69ab      	ldr	r3, [r5, #24]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d102      	bne.n	8003456 <__swsetup_r+0x1a>
 8003450:	0028      	movs	r0, r5
 8003452:	f7ff fb85 	bl	8002b60 <__sinit>
 8003456:	4b31      	ldr	r3, [pc, #196]	; (800351c <__swsetup_r+0xe0>)
 8003458:	429c      	cmp	r4, r3
 800345a:	d10f      	bne.n	800347c <__swsetup_r+0x40>
 800345c:	686c      	ldr	r4, [r5, #4]
 800345e:	230c      	movs	r3, #12
 8003460:	5ee2      	ldrsh	r2, [r4, r3]
 8003462:	b293      	uxth	r3, r2
 8003464:	0719      	lsls	r1, r3, #28
 8003466:	d42d      	bmi.n	80034c4 <__swsetup_r+0x88>
 8003468:	06d9      	lsls	r1, r3, #27
 800346a:	d411      	bmi.n	8003490 <__swsetup_r+0x54>
 800346c:	2309      	movs	r3, #9
 800346e:	2001      	movs	r0, #1
 8003470:	6033      	str	r3, [r6, #0]
 8003472:	3337      	adds	r3, #55	; 0x37
 8003474:	4313      	orrs	r3, r2
 8003476:	81a3      	strh	r3, [r4, #12]
 8003478:	4240      	negs	r0, r0
 800347a:	bd70      	pop	{r4, r5, r6, pc}
 800347c:	4b28      	ldr	r3, [pc, #160]	; (8003520 <__swsetup_r+0xe4>)
 800347e:	429c      	cmp	r4, r3
 8003480:	d101      	bne.n	8003486 <__swsetup_r+0x4a>
 8003482:	68ac      	ldr	r4, [r5, #8]
 8003484:	e7eb      	b.n	800345e <__swsetup_r+0x22>
 8003486:	4b27      	ldr	r3, [pc, #156]	; (8003524 <__swsetup_r+0xe8>)
 8003488:	429c      	cmp	r4, r3
 800348a:	d1e8      	bne.n	800345e <__swsetup_r+0x22>
 800348c:	68ec      	ldr	r4, [r5, #12]
 800348e:	e7e6      	b.n	800345e <__swsetup_r+0x22>
 8003490:	075b      	lsls	r3, r3, #29
 8003492:	d513      	bpl.n	80034bc <__swsetup_r+0x80>
 8003494:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003496:	2900      	cmp	r1, #0
 8003498:	d008      	beq.n	80034ac <__swsetup_r+0x70>
 800349a:	0023      	movs	r3, r4
 800349c:	3344      	adds	r3, #68	; 0x44
 800349e:	4299      	cmp	r1, r3
 80034a0:	d002      	beq.n	80034a8 <__swsetup_r+0x6c>
 80034a2:	0030      	movs	r0, r6
 80034a4:	f000 f996 	bl	80037d4 <_free_r>
 80034a8:	2300      	movs	r3, #0
 80034aa:	6363      	str	r3, [r4, #52]	; 0x34
 80034ac:	2224      	movs	r2, #36	; 0x24
 80034ae:	89a3      	ldrh	r3, [r4, #12]
 80034b0:	4393      	bics	r3, r2
 80034b2:	81a3      	strh	r3, [r4, #12]
 80034b4:	2300      	movs	r3, #0
 80034b6:	6063      	str	r3, [r4, #4]
 80034b8:	6923      	ldr	r3, [r4, #16]
 80034ba:	6023      	str	r3, [r4, #0]
 80034bc:	2308      	movs	r3, #8
 80034be:	89a2      	ldrh	r2, [r4, #12]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	81a3      	strh	r3, [r4, #12]
 80034c4:	6923      	ldr	r3, [r4, #16]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10b      	bne.n	80034e2 <__swsetup_r+0xa6>
 80034ca:	21a0      	movs	r1, #160	; 0xa0
 80034cc:	2280      	movs	r2, #128	; 0x80
 80034ce:	89a3      	ldrh	r3, [r4, #12]
 80034d0:	0089      	lsls	r1, r1, #2
 80034d2:	0092      	lsls	r2, r2, #2
 80034d4:	400b      	ands	r3, r1
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d003      	beq.n	80034e2 <__swsetup_r+0xa6>
 80034da:	0021      	movs	r1, r4
 80034dc:	0030      	movs	r0, r6
 80034de:	f000 f927 	bl	8003730 <__smakebuf_r>
 80034e2:	2301      	movs	r3, #1
 80034e4:	89a2      	ldrh	r2, [r4, #12]
 80034e6:	4013      	ands	r3, r2
 80034e8:	d011      	beq.n	800350e <__swsetup_r+0xd2>
 80034ea:	2300      	movs	r3, #0
 80034ec:	60a3      	str	r3, [r4, #8]
 80034ee:	6963      	ldr	r3, [r4, #20]
 80034f0:	425b      	negs	r3, r3
 80034f2:	61a3      	str	r3, [r4, #24]
 80034f4:	2000      	movs	r0, #0
 80034f6:	6923      	ldr	r3, [r4, #16]
 80034f8:	4283      	cmp	r3, r0
 80034fa:	d1be      	bne.n	800347a <__swsetup_r+0x3e>
 80034fc:	230c      	movs	r3, #12
 80034fe:	5ee2      	ldrsh	r2, [r4, r3]
 8003500:	0613      	lsls	r3, r2, #24
 8003502:	d5ba      	bpl.n	800347a <__swsetup_r+0x3e>
 8003504:	2340      	movs	r3, #64	; 0x40
 8003506:	4313      	orrs	r3, r2
 8003508:	81a3      	strh	r3, [r4, #12]
 800350a:	3801      	subs	r0, #1
 800350c:	e7b5      	b.n	800347a <__swsetup_r+0x3e>
 800350e:	0792      	lsls	r2, r2, #30
 8003510:	d400      	bmi.n	8003514 <__swsetup_r+0xd8>
 8003512:	6963      	ldr	r3, [r4, #20]
 8003514:	60a3      	str	r3, [r4, #8]
 8003516:	e7ed      	b.n	80034f4 <__swsetup_r+0xb8>
 8003518:	2000000c 	.word	0x2000000c
 800351c:	0800395c 	.word	0x0800395c
 8003520:	0800397c 	.word	0x0800397c
 8003524:	0800393c 	.word	0x0800393c

08003528 <_close_r>:
 8003528:	2300      	movs	r3, #0
 800352a:	b570      	push	{r4, r5, r6, lr}
 800352c:	4c06      	ldr	r4, [pc, #24]	; (8003548 <_close_r+0x20>)
 800352e:	0005      	movs	r5, r0
 8003530:	0008      	movs	r0, r1
 8003532:	6023      	str	r3, [r4, #0]
 8003534:	f7fd f9c1 	bl	80008ba <_close>
 8003538:	1c43      	adds	r3, r0, #1
 800353a:	d103      	bne.n	8003544 <_close_r+0x1c>
 800353c:	6823      	ldr	r3, [r4, #0]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d000      	beq.n	8003544 <_close_r+0x1c>
 8003542:	602b      	str	r3, [r5, #0]
 8003544:	bd70      	pop	{r4, r5, r6, pc}
 8003546:	46c0      	nop			; (mov r8, r8)
 8003548:	200002f0 	.word	0x200002f0

0800354c <__sflush_r>:
 800354c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800354e:	898a      	ldrh	r2, [r1, #12]
 8003550:	0005      	movs	r5, r0
 8003552:	000c      	movs	r4, r1
 8003554:	0713      	lsls	r3, r2, #28
 8003556:	d460      	bmi.n	800361a <__sflush_r+0xce>
 8003558:	684b      	ldr	r3, [r1, #4]
 800355a:	2b00      	cmp	r3, #0
 800355c:	dc04      	bgt.n	8003568 <__sflush_r+0x1c>
 800355e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003560:	2b00      	cmp	r3, #0
 8003562:	dc01      	bgt.n	8003568 <__sflush_r+0x1c>
 8003564:	2000      	movs	r0, #0
 8003566:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003568:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800356a:	2f00      	cmp	r7, #0
 800356c:	d0fa      	beq.n	8003564 <__sflush_r+0x18>
 800356e:	2300      	movs	r3, #0
 8003570:	682e      	ldr	r6, [r5, #0]
 8003572:	602b      	str	r3, [r5, #0]
 8003574:	2380      	movs	r3, #128	; 0x80
 8003576:	015b      	lsls	r3, r3, #5
 8003578:	6a21      	ldr	r1, [r4, #32]
 800357a:	401a      	ands	r2, r3
 800357c:	d034      	beq.n	80035e8 <__sflush_r+0x9c>
 800357e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003580:	89a3      	ldrh	r3, [r4, #12]
 8003582:	075b      	lsls	r3, r3, #29
 8003584:	d506      	bpl.n	8003594 <__sflush_r+0x48>
 8003586:	6863      	ldr	r3, [r4, #4]
 8003588:	1ac0      	subs	r0, r0, r3
 800358a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800358c:	2b00      	cmp	r3, #0
 800358e:	d001      	beq.n	8003594 <__sflush_r+0x48>
 8003590:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003592:	1ac0      	subs	r0, r0, r3
 8003594:	0002      	movs	r2, r0
 8003596:	6a21      	ldr	r1, [r4, #32]
 8003598:	2300      	movs	r3, #0
 800359a:	0028      	movs	r0, r5
 800359c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800359e:	47b8      	blx	r7
 80035a0:	89a1      	ldrh	r1, [r4, #12]
 80035a2:	1c43      	adds	r3, r0, #1
 80035a4:	d106      	bne.n	80035b4 <__sflush_r+0x68>
 80035a6:	682b      	ldr	r3, [r5, #0]
 80035a8:	2b1d      	cmp	r3, #29
 80035aa:	d830      	bhi.n	800360e <__sflush_r+0xc2>
 80035ac:	4a2b      	ldr	r2, [pc, #172]	; (800365c <__sflush_r+0x110>)
 80035ae:	40da      	lsrs	r2, r3
 80035b0:	07d3      	lsls	r3, r2, #31
 80035b2:	d52c      	bpl.n	800360e <__sflush_r+0xc2>
 80035b4:	2300      	movs	r3, #0
 80035b6:	6063      	str	r3, [r4, #4]
 80035b8:	6923      	ldr	r3, [r4, #16]
 80035ba:	6023      	str	r3, [r4, #0]
 80035bc:	04cb      	lsls	r3, r1, #19
 80035be:	d505      	bpl.n	80035cc <__sflush_r+0x80>
 80035c0:	1c43      	adds	r3, r0, #1
 80035c2:	d102      	bne.n	80035ca <__sflush_r+0x7e>
 80035c4:	682b      	ldr	r3, [r5, #0]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d100      	bne.n	80035cc <__sflush_r+0x80>
 80035ca:	6560      	str	r0, [r4, #84]	; 0x54
 80035cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80035ce:	602e      	str	r6, [r5, #0]
 80035d0:	2900      	cmp	r1, #0
 80035d2:	d0c7      	beq.n	8003564 <__sflush_r+0x18>
 80035d4:	0023      	movs	r3, r4
 80035d6:	3344      	adds	r3, #68	; 0x44
 80035d8:	4299      	cmp	r1, r3
 80035da:	d002      	beq.n	80035e2 <__sflush_r+0x96>
 80035dc:	0028      	movs	r0, r5
 80035de:	f000 f8f9 	bl	80037d4 <_free_r>
 80035e2:	2000      	movs	r0, #0
 80035e4:	6360      	str	r0, [r4, #52]	; 0x34
 80035e6:	e7be      	b.n	8003566 <__sflush_r+0x1a>
 80035e8:	2301      	movs	r3, #1
 80035ea:	0028      	movs	r0, r5
 80035ec:	47b8      	blx	r7
 80035ee:	1c43      	adds	r3, r0, #1
 80035f0:	d1c6      	bne.n	8003580 <__sflush_r+0x34>
 80035f2:	682b      	ldr	r3, [r5, #0]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d0c3      	beq.n	8003580 <__sflush_r+0x34>
 80035f8:	2b1d      	cmp	r3, #29
 80035fa:	d001      	beq.n	8003600 <__sflush_r+0xb4>
 80035fc:	2b16      	cmp	r3, #22
 80035fe:	d101      	bne.n	8003604 <__sflush_r+0xb8>
 8003600:	602e      	str	r6, [r5, #0]
 8003602:	e7af      	b.n	8003564 <__sflush_r+0x18>
 8003604:	2340      	movs	r3, #64	; 0x40
 8003606:	89a2      	ldrh	r2, [r4, #12]
 8003608:	4313      	orrs	r3, r2
 800360a:	81a3      	strh	r3, [r4, #12]
 800360c:	e7ab      	b.n	8003566 <__sflush_r+0x1a>
 800360e:	2340      	movs	r3, #64	; 0x40
 8003610:	430b      	orrs	r3, r1
 8003612:	2001      	movs	r0, #1
 8003614:	81a3      	strh	r3, [r4, #12]
 8003616:	4240      	negs	r0, r0
 8003618:	e7a5      	b.n	8003566 <__sflush_r+0x1a>
 800361a:	690f      	ldr	r7, [r1, #16]
 800361c:	2f00      	cmp	r7, #0
 800361e:	d0a1      	beq.n	8003564 <__sflush_r+0x18>
 8003620:	680b      	ldr	r3, [r1, #0]
 8003622:	600f      	str	r7, [r1, #0]
 8003624:	1bdb      	subs	r3, r3, r7
 8003626:	9301      	str	r3, [sp, #4]
 8003628:	2300      	movs	r3, #0
 800362a:	0792      	lsls	r2, r2, #30
 800362c:	d100      	bne.n	8003630 <__sflush_r+0xe4>
 800362e:	694b      	ldr	r3, [r1, #20]
 8003630:	60a3      	str	r3, [r4, #8]
 8003632:	9b01      	ldr	r3, [sp, #4]
 8003634:	2b00      	cmp	r3, #0
 8003636:	dc00      	bgt.n	800363a <__sflush_r+0xee>
 8003638:	e794      	b.n	8003564 <__sflush_r+0x18>
 800363a:	9b01      	ldr	r3, [sp, #4]
 800363c:	003a      	movs	r2, r7
 800363e:	6a21      	ldr	r1, [r4, #32]
 8003640:	0028      	movs	r0, r5
 8003642:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003644:	47b0      	blx	r6
 8003646:	2800      	cmp	r0, #0
 8003648:	dc03      	bgt.n	8003652 <__sflush_r+0x106>
 800364a:	2340      	movs	r3, #64	; 0x40
 800364c:	89a2      	ldrh	r2, [r4, #12]
 800364e:	4313      	orrs	r3, r2
 8003650:	e7df      	b.n	8003612 <__sflush_r+0xc6>
 8003652:	9b01      	ldr	r3, [sp, #4]
 8003654:	183f      	adds	r7, r7, r0
 8003656:	1a1b      	subs	r3, r3, r0
 8003658:	9301      	str	r3, [sp, #4]
 800365a:	e7ea      	b.n	8003632 <__sflush_r+0xe6>
 800365c:	20400001 	.word	0x20400001

08003660 <_fflush_r>:
 8003660:	690b      	ldr	r3, [r1, #16]
 8003662:	b570      	push	{r4, r5, r6, lr}
 8003664:	0005      	movs	r5, r0
 8003666:	000c      	movs	r4, r1
 8003668:	2b00      	cmp	r3, #0
 800366a:	d101      	bne.n	8003670 <_fflush_r+0x10>
 800366c:	2000      	movs	r0, #0
 800366e:	bd70      	pop	{r4, r5, r6, pc}
 8003670:	2800      	cmp	r0, #0
 8003672:	d004      	beq.n	800367e <_fflush_r+0x1e>
 8003674:	6983      	ldr	r3, [r0, #24]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d101      	bne.n	800367e <_fflush_r+0x1e>
 800367a:	f7ff fa71 	bl	8002b60 <__sinit>
 800367e:	4b0b      	ldr	r3, [pc, #44]	; (80036ac <_fflush_r+0x4c>)
 8003680:	429c      	cmp	r4, r3
 8003682:	d109      	bne.n	8003698 <_fflush_r+0x38>
 8003684:	686c      	ldr	r4, [r5, #4]
 8003686:	220c      	movs	r2, #12
 8003688:	5ea3      	ldrsh	r3, [r4, r2]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d0ee      	beq.n	800366c <_fflush_r+0xc>
 800368e:	0021      	movs	r1, r4
 8003690:	0028      	movs	r0, r5
 8003692:	f7ff ff5b 	bl	800354c <__sflush_r>
 8003696:	e7ea      	b.n	800366e <_fflush_r+0xe>
 8003698:	4b05      	ldr	r3, [pc, #20]	; (80036b0 <_fflush_r+0x50>)
 800369a:	429c      	cmp	r4, r3
 800369c:	d101      	bne.n	80036a2 <_fflush_r+0x42>
 800369e:	68ac      	ldr	r4, [r5, #8]
 80036a0:	e7f1      	b.n	8003686 <_fflush_r+0x26>
 80036a2:	4b04      	ldr	r3, [pc, #16]	; (80036b4 <_fflush_r+0x54>)
 80036a4:	429c      	cmp	r4, r3
 80036a6:	d1ee      	bne.n	8003686 <_fflush_r+0x26>
 80036a8:	68ec      	ldr	r4, [r5, #12]
 80036aa:	e7ec      	b.n	8003686 <_fflush_r+0x26>
 80036ac:	0800395c 	.word	0x0800395c
 80036b0:	0800397c 	.word	0x0800397c
 80036b4:	0800393c 	.word	0x0800393c

080036b8 <_lseek_r>:
 80036b8:	b570      	push	{r4, r5, r6, lr}
 80036ba:	0005      	movs	r5, r0
 80036bc:	0008      	movs	r0, r1
 80036be:	0011      	movs	r1, r2
 80036c0:	2200      	movs	r2, #0
 80036c2:	4c06      	ldr	r4, [pc, #24]	; (80036dc <_lseek_r+0x24>)
 80036c4:	6022      	str	r2, [r4, #0]
 80036c6:	001a      	movs	r2, r3
 80036c8:	f7fd f918 	bl	80008fc <_lseek>
 80036cc:	1c43      	adds	r3, r0, #1
 80036ce:	d103      	bne.n	80036d8 <_lseek_r+0x20>
 80036d0:	6823      	ldr	r3, [r4, #0]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d000      	beq.n	80036d8 <_lseek_r+0x20>
 80036d6:	602b      	str	r3, [r5, #0]
 80036d8:	bd70      	pop	{r4, r5, r6, pc}
 80036da:	46c0      	nop			; (mov r8, r8)
 80036dc:	200002f0 	.word	0x200002f0

080036e0 <__swhatbuf_r>:
 80036e0:	b570      	push	{r4, r5, r6, lr}
 80036e2:	000e      	movs	r6, r1
 80036e4:	001d      	movs	r5, r3
 80036e6:	230e      	movs	r3, #14
 80036e8:	5ec9      	ldrsh	r1, [r1, r3]
 80036ea:	b096      	sub	sp, #88	; 0x58
 80036ec:	0014      	movs	r4, r2
 80036ee:	2900      	cmp	r1, #0
 80036f0:	da07      	bge.n	8003702 <__swhatbuf_r+0x22>
 80036f2:	2300      	movs	r3, #0
 80036f4:	602b      	str	r3, [r5, #0]
 80036f6:	89b3      	ldrh	r3, [r6, #12]
 80036f8:	061b      	lsls	r3, r3, #24
 80036fa:	d411      	bmi.n	8003720 <__swhatbuf_r+0x40>
 80036fc:	2380      	movs	r3, #128	; 0x80
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	e00f      	b.n	8003722 <__swhatbuf_r+0x42>
 8003702:	466a      	mov	r2, sp
 8003704:	f000 f8c4 	bl	8003890 <_fstat_r>
 8003708:	2800      	cmp	r0, #0
 800370a:	dbf2      	blt.n	80036f2 <__swhatbuf_r+0x12>
 800370c:	22f0      	movs	r2, #240	; 0xf0
 800370e:	9b01      	ldr	r3, [sp, #4]
 8003710:	0212      	lsls	r2, r2, #8
 8003712:	4013      	ands	r3, r2
 8003714:	4a05      	ldr	r2, [pc, #20]	; (800372c <__swhatbuf_r+0x4c>)
 8003716:	189b      	adds	r3, r3, r2
 8003718:	425a      	negs	r2, r3
 800371a:	4153      	adcs	r3, r2
 800371c:	602b      	str	r3, [r5, #0]
 800371e:	e7ed      	b.n	80036fc <__swhatbuf_r+0x1c>
 8003720:	2340      	movs	r3, #64	; 0x40
 8003722:	2000      	movs	r0, #0
 8003724:	6023      	str	r3, [r4, #0]
 8003726:	b016      	add	sp, #88	; 0x58
 8003728:	bd70      	pop	{r4, r5, r6, pc}
 800372a:	46c0      	nop			; (mov r8, r8)
 800372c:	ffffe000 	.word	0xffffe000

08003730 <__smakebuf_r>:
 8003730:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003732:	2602      	movs	r6, #2
 8003734:	898b      	ldrh	r3, [r1, #12]
 8003736:	0005      	movs	r5, r0
 8003738:	000c      	movs	r4, r1
 800373a:	4233      	tst	r3, r6
 800373c:	d006      	beq.n	800374c <__smakebuf_r+0x1c>
 800373e:	0023      	movs	r3, r4
 8003740:	3347      	adds	r3, #71	; 0x47
 8003742:	6023      	str	r3, [r4, #0]
 8003744:	6123      	str	r3, [r4, #16]
 8003746:	2301      	movs	r3, #1
 8003748:	6163      	str	r3, [r4, #20]
 800374a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800374c:	ab01      	add	r3, sp, #4
 800374e:	466a      	mov	r2, sp
 8003750:	f7ff ffc6 	bl	80036e0 <__swhatbuf_r>
 8003754:	9900      	ldr	r1, [sp, #0]
 8003756:	0007      	movs	r7, r0
 8003758:	0028      	movs	r0, r5
 800375a:	f7ff fa95 	bl	8002c88 <_malloc_r>
 800375e:	2800      	cmp	r0, #0
 8003760:	d108      	bne.n	8003774 <__smakebuf_r+0x44>
 8003762:	220c      	movs	r2, #12
 8003764:	5ea3      	ldrsh	r3, [r4, r2]
 8003766:	059a      	lsls	r2, r3, #22
 8003768:	d4ef      	bmi.n	800374a <__smakebuf_r+0x1a>
 800376a:	2203      	movs	r2, #3
 800376c:	4393      	bics	r3, r2
 800376e:	431e      	orrs	r6, r3
 8003770:	81a6      	strh	r6, [r4, #12]
 8003772:	e7e4      	b.n	800373e <__smakebuf_r+0xe>
 8003774:	4b0f      	ldr	r3, [pc, #60]	; (80037b4 <__smakebuf_r+0x84>)
 8003776:	62ab      	str	r3, [r5, #40]	; 0x28
 8003778:	2380      	movs	r3, #128	; 0x80
 800377a:	89a2      	ldrh	r2, [r4, #12]
 800377c:	6020      	str	r0, [r4, #0]
 800377e:	4313      	orrs	r3, r2
 8003780:	81a3      	strh	r3, [r4, #12]
 8003782:	9b00      	ldr	r3, [sp, #0]
 8003784:	6120      	str	r0, [r4, #16]
 8003786:	6163      	str	r3, [r4, #20]
 8003788:	9b01      	ldr	r3, [sp, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00d      	beq.n	80037aa <__smakebuf_r+0x7a>
 800378e:	230e      	movs	r3, #14
 8003790:	5ee1      	ldrsh	r1, [r4, r3]
 8003792:	0028      	movs	r0, r5
 8003794:	f000 f88e 	bl	80038b4 <_isatty_r>
 8003798:	2800      	cmp	r0, #0
 800379a:	d006      	beq.n	80037aa <__smakebuf_r+0x7a>
 800379c:	2203      	movs	r2, #3
 800379e:	89a3      	ldrh	r3, [r4, #12]
 80037a0:	4393      	bics	r3, r2
 80037a2:	001a      	movs	r2, r3
 80037a4:	2301      	movs	r3, #1
 80037a6:	4313      	orrs	r3, r2
 80037a8:	81a3      	strh	r3, [r4, #12]
 80037aa:	89a0      	ldrh	r0, [r4, #12]
 80037ac:	4338      	orrs	r0, r7
 80037ae:	81a0      	strh	r0, [r4, #12]
 80037b0:	e7cb      	b.n	800374a <__smakebuf_r+0x1a>
 80037b2:	46c0      	nop			; (mov r8, r8)
 80037b4:	08002b25 	.word	0x08002b25

080037b8 <memchr>:
 80037b8:	b2c9      	uxtb	r1, r1
 80037ba:	1882      	adds	r2, r0, r2
 80037bc:	4290      	cmp	r0, r2
 80037be:	d101      	bne.n	80037c4 <memchr+0xc>
 80037c0:	2000      	movs	r0, #0
 80037c2:	4770      	bx	lr
 80037c4:	7803      	ldrb	r3, [r0, #0]
 80037c6:	428b      	cmp	r3, r1
 80037c8:	d0fb      	beq.n	80037c2 <memchr+0xa>
 80037ca:	3001      	adds	r0, #1
 80037cc:	e7f6      	b.n	80037bc <memchr+0x4>

080037ce <__malloc_lock>:
 80037ce:	4770      	bx	lr

080037d0 <__malloc_unlock>:
 80037d0:	4770      	bx	lr
	...

080037d4 <_free_r>:
 80037d4:	b570      	push	{r4, r5, r6, lr}
 80037d6:	0005      	movs	r5, r0
 80037d8:	2900      	cmp	r1, #0
 80037da:	d010      	beq.n	80037fe <_free_r+0x2a>
 80037dc:	1f0c      	subs	r4, r1, #4
 80037de:	6823      	ldr	r3, [r4, #0]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	da00      	bge.n	80037e6 <_free_r+0x12>
 80037e4:	18e4      	adds	r4, r4, r3
 80037e6:	0028      	movs	r0, r5
 80037e8:	f7ff fff1 	bl	80037ce <__malloc_lock>
 80037ec:	4a1d      	ldr	r2, [pc, #116]	; (8003864 <_free_r+0x90>)
 80037ee:	6813      	ldr	r3, [r2, #0]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d105      	bne.n	8003800 <_free_r+0x2c>
 80037f4:	6063      	str	r3, [r4, #4]
 80037f6:	6014      	str	r4, [r2, #0]
 80037f8:	0028      	movs	r0, r5
 80037fa:	f7ff ffe9 	bl	80037d0 <__malloc_unlock>
 80037fe:	bd70      	pop	{r4, r5, r6, pc}
 8003800:	42a3      	cmp	r3, r4
 8003802:	d909      	bls.n	8003818 <_free_r+0x44>
 8003804:	6821      	ldr	r1, [r4, #0]
 8003806:	1860      	adds	r0, r4, r1
 8003808:	4283      	cmp	r3, r0
 800380a:	d1f3      	bne.n	80037f4 <_free_r+0x20>
 800380c:	6818      	ldr	r0, [r3, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	1841      	adds	r1, r0, r1
 8003812:	6021      	str	r1, [r4, #0]
 8003814:	e7ee      	b.n	80037f4 <_free_r+0x20>
 8003816:	0013      	movs	r3, r2
 8003818:	685a      	ldr	r2, [r3, #4]
 800381a:	2a00      	cmp	r2, #0
 800381c:	d001      	beq.n	8003822 <_free_r+0x4e>
 800381e:	42a2      	cmp	r2, r4
 8003820:	d9f9      	bls.n	8003816 <_free_r+0x42>
 8003822:	6819      	ldr	r1, [r3, #0]
 8003824:	1858      	adds	r0, r3, r1
 8003826:	42a0      	cmp	r0, r4
 8003828:	d10b      	bne.n	8003842 <_free_r+0x6e>
 800382a:	6820      	ldr	r0, [r4, #0]
 800382c:	1809      	adds	r1, r1, r0
 800382e:	1858      	adds	r0, r3, r1
 8003830:	6019      	str	r1, [r3, #0]
 8003832:	4282      	cmp	r2, r0
 8003834:	d1e0      	bne.n	80037f8 <_free_r+0x24>
 8003836:	6810      	ldr	r0, [r2, #0]
 8003838:	6852      	ldr	r2, [r2, #4]
 800383a:	1841      	adds	r1, r0, r1
 800383c:	6019      	str	r1, [r3, #0]
 800383e:	605a      	str	r2, [r3, #4]
 8003840:	e7da      	b.n	80037f8 <_free_r+0x24>
 8003842:	42a0      	cmp	r0, r4
 8003844:	d902      	bls.n	800384c <_free_r+0x78>
 8003846:	230c      	movs	r3, #12
 8003848:	602b      	str	r3, [r5, #0]
 800384a:	e7d5      	b.n	80037f8 <_free_r+0x24>
 800384c:	6821      	ldr	r1, [r4, #0]
 800384e:	1860      	adds	r0, r4, r1
 8003850:	4282      	cmp	r2, r0
 8003852:	d103      	bne.n	800385c <_free_r+0x88>
 8003854:	6810      	ldr	r0, [r2, #0]
 8003856:	6852      	ldr	r2, [r2, #4]
 8003858:	1841      	adds	r1, r0, r1
 800385a:	6021      	str	r1, [r4, #0]
 800385c:	6062      	str	r2, [r4, #4]
 800385e:	605c      	str	r4, [r3, #4]
 8003860:	e7ca      	b.n	80037f8 <_free_r+0x24>
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	200001d4 	.word	0x200001d4

08003868 <_read_r>:
 8003868:	b570      	push	{r4, r5, r6, lr}
 800386a:	0005      	movs	r5, r0
 800386c:	0008      	movs	r0, r1
 800386e:	0011      	movs	r1, r2
 8003870:	2200      	movs	r2, #0
 8003872:	4c06      	ldr	r4, [pc, #24]	; (800388c <_read_r+0x24>)
 8003874:	6022      	str	r2, [r4, #0]
 8003876:	001a      	movs	r2, r3
 8003878:	f7fd f802 	bl	8000880 <_read>
 800387c:	1c43      	adds	r3, r0, #1
 800387e:	d103      	bne.n	8003888 <_read_r+0x20>
 8003880:	6823      	ldr	r3, [r4, #0]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d000      	beq.n	8003888 <_read_r+0x20>
 8003886:	602b      	str	r3, [r5, #0]
 8003888:	bd70      	pop	{r4, r5, r6, pc}
 800388a:	46c0      	nop			; (mov r8, r8)
 800388c:	200002f0 	.word	0x200002f0

08003890 <_fstat_r>:
 8003890:	2300      	movs	r3, #0
 8003892:	b570      	push	{r4, r5, r6, lr}
 8003894:	4c06      	ldr	r4, [pc, #24]	; (80038b0 <_fstat_r+0x20>)
 8003896:	0005      	movs	r5, r0
 8003898:	0008      	movs	r0, r1
 800389a:	0011      	movs	r1, r2
 800389c:	6023      	str	r3, [r4, #0]
 800389e:	f7fd f816 	bl	80008ce <_fstat>
 80038a2:	1c43      	adds	r3, r0, #1
 80038a4:	d103      	bne.n	80038ae <_fstat_r+0x1e>
 80038a6:	6823      	ldr	r3, [r4, #0]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d000      	beq.n	80038ae <_fstat_r+0x1e>
 80038ac:	602b      	str	r3, [r5, #0]
 80038ae:	bd70      	pop	{r4, r5, r6, pc}
 80038b0:	200002f0 	.word	0x200002f0

080038b4 <_isatty_r>:
 80038b4:	2300      	movs	r3, #0
 80038b6:	b570      	push	{r4, r5, r6, lr}
 80038b8:	4c06      	ldr	r4, [pc, #24]	; (80038d4 <_isatty_r+0x20>)
 80038ba:	0005      	movs	r5, r0
 80038bc:	0008      	movs	r0, r1
 80038be:	6023      	str	r3, [r4, #0]
 80038c0:	f7fd f813 	bl	80008ea <_isatty>
 80038c4:	1c43      	adds	r3, r0, #1
 80038c6:	d103      	bne.n	80038d0 <_isatty_r+0x1c>
 80038c8:	6823      	ldr	r3, [r4, #0]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d000      	beq.n	80038d0 <_isatty_r+0x1c>
 80038ce:	602b      	str	r3, [r5, #0]
 80038d0:	bd70      	pop	{r4, r5, r6, pc}
 80038d2:	46c0      	nop			; (mov r8, r8)
 80038d4:	200002f0 	.word	0x200002f0

080038d8 <_init>:
 80038d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038da:	46c0      	nop			; (mov r8, r8)
 80038dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038de:	bc08      	pop	{r3}
 80038e0:	469e      	mov	lr, r3
 80038e2:	4770      	bx	lr

080038e4 <_fini>:
 80038e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038e6:	46c0      	nop			; (mov r8, r8)
 80038e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ea:	bc08      	pop	{r3}
 80038ec:	469e      	mov	lr, r3
 80038ee:	4770      	bx	lr
