
*** Running vivado
    with args -log base_block_design_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source base_block_design_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source base_block_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.xdc] for cell 'base_block_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.xdc] for cell 'base_block_design_i/processing_system7_0/inst'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_4/base_block_design_axi_timer_0_4.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_4/base_block_design_axi_timer_0_4.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_5/base_block_design_axi_timer_0_5.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_1'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_5/base_block_design_axi_timer_0_5.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_1'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_6/base_block_design_axi_timer_0_6.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_2'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_6/base_block_design_axi_timer_0_6.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_2'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_7/base_block_design_axi_timer_0_7.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_3'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_7/base_block_design_axi_timer_0_7.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_3'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_8/base_block_design_axi_timer_0_8.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_4'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_8/base_block_design_axi_timer_0_8.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_4'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_9/base_block_design_axi_timer_0_9.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_5'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_9/base_block_design_axi_timer_0_9.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_5'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_10/base_block_design_axi_timer_0_10.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_6'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_10/base_block_design_axi_timer_0_10.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_6'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_11/base_block_design_axi_timer_0_11.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_7'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_11/base_block_design_axi_timer_0_11.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_7'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_12/base_block_design_axi_timer_0_12.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_8'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_12/base_block_design_axi_timer_0_12.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_8'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_13/base_block_design_axi_timer_0_13.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_9'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_13/base_block_design_axi_timer_0_13.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_9'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_14/base_block_design_axi_timer_0_14.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_10'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_14/base_block_design_axi_timer_0_14.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_10'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_15/base_block_design_axi_timer_0_15.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_11'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_15/base_block_design_axi_timer_0_15.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_11'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_16/base_block_design_axi_timer_0_16.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_12'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_16/base_block_design_axi_timer_0_16.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_12'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_17/base_block_design_axi_timer_0_17.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_13'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_17/base_block_design_axi_timer_0_17.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_13'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_18/base_block_design_axi_timer_0_18.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_14'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_18/base_block_design_axi_timer_0_18.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_14'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_19/base_block_design_axi_timer_0_19.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_15'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_19/base_block_design_axi_timer_0_19.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_15'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_20/base_block_design_axi_timer_0_20.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_16'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_20/base_block_design_axi_timer_0_20.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_16'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_21/base_block_design_axi_timer_0_21.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_17'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_21/base_block_design_axi_timer_0_21.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_17'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_22/base_block_design_axi_timer_0_22.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_18'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_22/base_block_design_axi_timer_0_22.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_18'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_23/base_block_design_axi_timer_0_23.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_19'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_23/base_block_design_axi_timer_0_23.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_19'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_24/base_block_design_axi_timer_0_24.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_20'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_24/base_block_design_axi_timer_0_24.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_20'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_25/base_block_design_axi_timer_0_25.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_21'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_25/base_block_design_axi_timer_0_25.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_21'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_26/base_block_design_axi_timer_0_26.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_22'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_26/base_block_design_axi_timer_0_26.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_22'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_27/base_block_design_axi_timer_0_27.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_23'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_27/base_block_design_axi_timer_0_27.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_23'
Parsing XDC File [C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/constrs_1/new/snickerdoodle_constraints.xdc]
Finished Parsing XDC File [C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/constrs_1/new/snickerdoodle_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 550.891 ; gain = 360.625
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.435 . Memory (MB): peak = 551.555 ; gain = 0.664
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 19de1e824

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c4b7a1cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.293 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 1075 cells.
Phase 2 Constant Propagation | Checksum: 1ad44271e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1035.293 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4930 unconnected nets.
INFO: [Opt 31-11] Eliminated 1875 unconnected cells.
Phase 3 Sweep | Checksum: 1764e5cd1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1035.293 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1035.293 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1764e5cd1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.293 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1764e5cd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1035.293 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1035.293 ; gain = 484.402
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1035.293 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.293 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/base_block_design_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1035.293 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1035.293 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 3cc11f37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 1035.293 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 3cc11f37

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1056.992 ; gain = 21.699

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 3cc11f37

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1056.992 ; gain = 21.699

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: c15f623f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1056.992 ; gain = 21.699
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f29ebb16

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1056.992 ; gain = 21.699

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 2a5a1518b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1056.992 ; gain = 21.699
Phase 1.2.1 Place Init Design | Checksum: 1d016cb1b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1065.617 ; gain = 30.324
Phase 1.2 Build Placer Netlist Model | Checksum: 1d016cb1b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1065.617 ; gain = 30.324

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1d016cb1b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1065.617 ; gain = 30.324
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d016cb1b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1065.617 ; gain = 30.324
Phase 1 Placer Initialization | Checksum: 1d016cb1b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1065.617 ; gain = 30.324

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1de1ff8df

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1084.742 ; gain = 49.449

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1de1ff8df

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1084.742 ; gain = 49.449

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26fac4956

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1084.742 ; gain = 49.449

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2a581c015

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1084.742 ; gain = 49.449

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 2a581c015

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1084.742 ; gain = 49.449

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 288e7b59c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1084.742 ; gain = 49.449

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 288e7b59c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1084.742 ; gain = 49.449

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1f0db2071

Time (s): cpu = 00:01:04 ; elapsed = 00:00:54 . Memory (MB): peak = 1088.066 ; gain = 52.773
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1f0db2071

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 1088.102 ; gain = 52.809

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1f0db2071

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 1089.168 ; gain = 53.875

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1f0db2071

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1089.191 ; gain = 53.898
Phase 3.7 Small Shape Detail Placement | Checksum: 1f0db2071

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1089.191 ; gain = 53.898

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1766c15db

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 1089.191 ; gain = 53.898
Phase 3 Detail Placement | Checksum: 1766c15db

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 1089.191 ; gain = 53.898

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1d8a997d8

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 1089.191 ; gain = 53.898

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1d8a997d8

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 1089.191 ; gain = 53.898

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1d8a997d8

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 1089.191 ; gain = 53.898

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1d0bfd1f7

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 1089.191 ; gain = 53.898
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1d0bfd1f7

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 1089.191 ; gain = 53.898
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1d0bfd1f7

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 1089.191 ; gain = 53.898

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.029. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 10c2d51d1

Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 1089.191 ; gain = 53.898
Phase 4.1.3 Post Placement Optimization | Checksum: 10c2d51d1

Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 1089.191 ; gain = 53.898
Phase 4.1 Post Commit Optimization | Checksum: 10c2d51d1

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1089.191 ; gain = 53.898

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 10c2d51d1

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1089.191 ; gain = 53.898

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 10c2d51d1

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1089.191 ; gain = 53.898

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 10c2d51d1

Time (s): cpu = 00:01:16 ; elapsed = 00:01:03 . Memory (MB): peak = 1089.191 ; gain = 53.898
Phase 4.4 Placer Reporting | Checksum: 10c2d51d1

Time (s): cpu = 00:01:16 ; elapsed = 00:01:03 . Memory (MB): peak = 1089.191 ; gain = 53.898

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: a02de6b7

Time (s): cpu = 00:01:16 ; elapsed = 00:01:03 . Memory (MB): peak = 1089.191 ; gain = 53.898
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a02de6b7

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1089.191 ; gain = 53.898
Ending Placer Task | Checksum: 6c06abf9

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1089.191 ; gain = 53.898
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 1089.191 ; gain = 53.898
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.191 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1089.191 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1089.191 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1089.191 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1089.191 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 676d6732 ConstDB: 0 ShapeSum: 49944c7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15ba867f5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1179.734 ; gain = 90.543

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15ba867f5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1180.965 ; gain = 91.773

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15ba867f5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1188.496 ; gain = 99.305
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 14c2f71a2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 1222.258 ; gain = 133.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.104 | TNS=0.000  | WHS=-0.232 | THS=-454.315|

Phase 2 Router Initialization | Checksum: 1e2a891a8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 1226.043 ; gain = 136.852

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bfbde022

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1226.043 ; gain = 136.852

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1340
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 19b25d625

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1226.043 ; gain = 136.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.494  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21a0a72c6

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1226.043 ; gain = 136.852
Phase 4 Rip-up And Reroute | Checksum: 21a0a72c6

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1226.043 ; gain = 136.852

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22fec9c17

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1226.043 ; gain = 136.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.504  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 22fec9c17

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1226.043 ; gain = 136.852

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22fec9c17

Time (s): cpu = 00:01:15 ; elapsed = 00:00:54 . Memory (MB): peak = 1226.043 ; gain = 136.852
Phase 5 Delay and Skew Optimization | Checksum: 22fec9c17

Time (s): cpu = 00:01:15 ; elapsed = 00:00:54 . Memory (MB): peak = 1226.043 ; gain = 136.852

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 208f1a1bf

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1226.043 ; gain = 136.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.504  | TNS=0.000  | WHS=0.071  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1d8f74224

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1226.043 ; gain = 136.852

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.0451 %
  Global Horizontal Routing Utilization  = 3.8117 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a3b463fa

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1226.043 ; gain = 136.852

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a3b463fa

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1226.043 ; gain = 136.852

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b5f1bcbb

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1226.043 ; gain = 136.852

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.504  | TNS=0.000  | WHS=0.071  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b5f1bcbb

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1226.043 ; gain = 136.852
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1226.043 ; gain = 136.852

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1226.043 ; gain = 136.852
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1226.043 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1226.043 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/base_block_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1232.141 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1248.957 ; gain = 16.816
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_block_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr 26 11:03:05 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1602.500 ; gain = 353.543
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 11:03:06 2016...
