// Seed: 3522885777
module module_0 #(
    parameter id_6 = 32'd6
) (
    input uwire id_0,
    input tri id_1,
    input wand id_2,
    output supply0 id_3,
    output wand id_4,
    input wand id_5,
    input tri _id_6,
    output supply1 id_7,
    output wor id_8
);
  logic id_10;
  ;
  wire [1 : -1  ==  id_6] id_11;
  wire id_12;
endmodule
module module_1 #(
    parameter id_0 = 32'd40,
    parameter id_5 = 32'd18,
    parameter id_8 = 32'd97
) (
    input wire _id_0,
    output wire id_1,
    output tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    output wand _id_5
);
  logic [id_0 : id_5] \id_7 ;
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_1,
      id_2,
      id_3,
      id_8,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
  assign \id_7 [id_8]   = id_8;
  tri id_9 = 1;
endmodule
