#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x143fa00 .scope module, "test_cpu" "test_cpu" 2 3;
 .timescale -9 -9;
v0x1497950_0 .var "clk", 0 0;
S_0x1455e50 .scope module, "cpu" "cpu" 2 6, 3 16 0, S_0x143fa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
L_0x1497d80 .functor AND 1, v0x14829f0_0, L_0x1497ce0, C4<1>, C4<1>;
L_0x1498210 .functor AND 1, v0x14829f0_0, L_0x1498170, C4<1>, C4<1>;
v0x1493890_0 .net "ALUControlD", 2 0, v0x1482910_0;  1 drivers
v0x14939c0_0 .net "ALUControlE", 2 0, L_0x1498c70;  1 drivers
v0x1493ad0_0 .net "ALUOutE", 31 0, v0x1482100_0;  1 drivers
v0x1493bc0_0 .net "ALUOutM", 31 0, v0x148c530_0;  1 drivers
v0x1493c80_0 .net "ALUOutW", 31 0, L_0x14a9cb0;  1 drivers
v0x1493de0_0 .net "ALUSrcD", 0 0, v0x1482830_0;  1 drivers
v0x1493ed0_0 .net "ALUSrcE", 0 0, L_0x1498b90;  1 drivers
v0x1493fc0_0 .net "BranchD", 0 0, v0x14829f0_0;  1 drivers
v0x1494060_0 .net "EqualD1", 31 0, v0x148f9d0_0;  1 drivers
v0x14941b0_0 .net "EqualD2", 31 0, v0x1490090_0;  1 drivers
v0x1494250_0 .net "FlushE", 0 0, v0x14877d0_0;  1 drivers
v0x14942f0_0 .net "ForwardAD", 0 0, v0x1487890_0;  1 drivers
v0x14943e0_0 .net "ForwardAE", 1 0, v0x1487960_0;  1 drivers
v0x14944d0_0 .net "ForwardBD", 0 0, v0x1487a00_0;  1 drivers
v0x14945c0_0 .net "ForwardBE", 1 0, v0x1487b10_0;  1 drivers
v0x14946d0_0 .net "Jump", 0 0, v0x1482ac0_0;  1 drivers
v0x1494770_0 .net "MemRead", 0 0, v0x1482b80_0;  1 drivers
v0x1494920_0 .net "MemWriteD", 0 0, v0x1482d50_0;  1 drivers
v0x1494a10_0 .net "MemWriteE", 0 0, L_0x1498b20;  1 drivers
v0x1494b00_0 .net "MemWriteM", 0 0, v0x148cb60_0;  1 drivers
v0x1494bf0_0 .net "MemtoRegD", 0 0, v0x1482c90_0;  1 drivers
v0x1494ce0_0 .net "MemtoRegE", 0 0, L_0x1498a20;  1 drivers
v0x1494d80_0 .net "MemtoRegM", 0 0, L_0x1499180;  1 drivers
v0x1494e20_0 .net "MemtoRegW", 0 0, L_0x14a9c40;  1 drivers
v0x1494f10_0 .net "PC", 31 0, v0x1490790_0;  1 drivers
v0x1495000_0 .net "PCBranchD", 31 0, v0x1481aa0_0;  1 drivers
v0x14950f0_0 .net "PCF", 31 0, v0x1489e60_0;  1 drivers
v0x14951e0_0 .net "PCPlus4D", 31 0, L_0x1498100;  1 drivers
v0x14952f0_0 .net "PCPlus4F", 31 0, v0x14813c0_0;  1 drivers
v0x14953b0_0 .net "RD1_D", 31 0, L_0x148c8a0;  1 drivers
v0x1495470_0 .net "RD1_E", 31 0, L_0x1498ce0;  1 drivers
v0x1495580_0 .net "RD2_D", 31 0, L_0x1498560;  1 drivers
v0x1495640_0 .net "RD2_E", 31 0, L_0x1498d50;  1 drivers
v0x1494880_0 .net "RdD", 4 0, L_0x1497b00;  1 drivers
v0x1495910_0 .net "RdE", 4 0, L_0x1498fa0;  1 drivers
v0x1495a00_0 .net "ReadDataM", 31 0, L_0x14a9760;  1 drivers
v0x1495b10_0 .net "ReadDataW", 31 0, L_0x14a9d20;  1 drivers
v0x1495c20_0 .net "RegDstD", 0 0, v0x1482e10_0;  1 drivers
v0x1495d10_0 .net "RegDstE", 0 0, L_0x1498c00;  1 drivers
v0x1495e00_0 .net "RegWriteD", 0 0, v0x1482ed0_0;  1 drivers
v0x1495ef0_0 .net "RegWriteE", 0 0, L_0x1498920;  1 drivers
v0x1495f90_0 .net "RegWriteM", 0 0, L_0x1499080;  1 drivers
v0x1496030_0 .net "RegWriteW", 0 0, L_0x14a9b40;  1 drivers
v0x14960d0_0 .net "ResultW", 31 0, v0x1490e60_0;  1 drivers
v0x1496220_0 .net "RsD", 4 0, L_0x1497ba0;  1 drivers
v0x14962e0_0 .net "RsE", 4 0, L_0x1498e30;  1 drivers
v0x14963f0_0 .net "RtD", 4 0, L_0x1497c40;  1 drivers
v0x1496500_0 .net "RtE", 4 0, L_0x1498ea0;  1 drivers
v0x14965c0_0 .net "SignImmD", 31 0, v0x1481b80_0;  1 drivers
v0x14966d0_0 .net "SignImmE", 31 0, L_0x1498dc0;  1 drivers
v0x14967e0_0 .net "SrcAE", 31 0, v0x148e380_0;  1 drivers
v0x14968f0_0 .net "SrcBE", 31 0, v0x148f290_0;  1 drivers
v0x1496a00_0 .net "StallD", 0 0, v0x1488350_0;  1 drivers
v0x1496af0_0 .net "StallF", 0 0, v0x14883f0_0;  1 drivers
v0x1496be0_0 .net "Std_Out", 31 0, L_0x14a96f0;  1 drivers
v0x1491ba0_4 .array/port v0x1491ba0, 4;
v0x1496cf0_0 .net "Std_Out_Address", 31 0, v0x1491ba0_4;  1 drivers
v0x1496e00_0 .net "Syscall_Info", 31 0, L_0x1498660;  1 drivers
v0x1496f10_0 .net "WriteDataE", 31 0, v0x148eb70_0;  1 drivers
v0x1496fd0_0 .net "WriteDataM", 31 0, v0x148cfb0_0;  1 drivers
v0x14970e0_0 .net "WriteRegE", 4 0, v0x148db80_0;  1 drivers
v0x14971a0_0 .net "WriteRegM", 4 0, L_0x1499470;  1 drivers
v0x1497260_0 .net "WriteRegW", 4 0, L_0x14a9d90;  1 drivers
v0x1497320_0 .net *"_s12", 0 0, L_0x1498170;  1 drivers
v0x14973e0_0 .net *"_s6", 0 0, L_0x1497ce0;  1 drivers
v0x14974a0_0 .net "clk", 0 0, v0x1497950_0;  1 drivers
v0x14956e0_0 .net "instrD", 31 0, v0x14891a0_0;  1 drivers
v0x14957f0_0 .net "instrF", 31 0, L_0x1497ef0;  1 drivers
L_0x1497b00 .part v0x14891a0_0, 11, 5;
L_0x1497ba0 .part v0x14891a0_0, 21, 5;
L_0x1497c40 .part v0x14891a0_0, 16, 5;
L_0x1497ce0 .cmp/eq 32, v0x148f9d0_0, v0x1490090_0;
L_0x1497f60 .part v0x1489e60_0, 2, 30;
L_0x1498170 .cmp/eq 32, v0x148f9d0_0, v0x1490090_0;
L_0x1498740 .part v0x14891a0_0, 21, 5;
L_0x14987e0 .part v0x14891a0_0, 16, 5;
L_0x1498880 .part v0x14891a0_0, 0, 16;
S_0x144b4a0 .scope module, "add4" "add4" 3 121, 4 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "inval"
    .port_info 1 /OUTPUT 32 "outval"
v0x145eeb0_0 .net "inval", 31 0, v0x1489e60_0;  alias, 1 drivers
v0x14813c0_0 .var "outval", 31 0;
E_0x13d3110 .event edge, v0x145eeb0_0;
S_0x1481500 .scope module, "adder" "idmultipurpose" 3 164, 4 6 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "inval"
    .port_info 1 /INPUT 16 "inval2"
    .port_info 2 /OUTPUT 32 "outval"
    .port_info 3 /OUTPUT 32 "signextended"
v0x14817d0_0 .var "extended", 31 0;
v0x14818d0_0 .net "inval", 31 0, L_0x1498100;  alias, 1 drivers
v0x14819b0_0 .net "inval2", 15 0, L_0x1498880;  1 drivers
v0x1481aa0_0 .var "outval", 31 0;
v0x1481b80_0 .var "signextended", 31 0;
E_0x1481770 .event edge, v0x14819b0_0, v0x14817d0_0, v0x14818d0_0;
S_0x1481d30 .scope module, "alu" "ALU" 3 216, 5 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "read_data_1"
    .port_info 1 /INPUT 32 "read_data_2_or_immediate"
    .port_info 2 /INPUT 3 "ALU_control"
    .port_info 3 /OUTPUT 32 "ALU_result"
v0x1482000_0 .net "ALU_control", 2 0, L_0x1498c70;  alias, 1 drivers
v0x1482100_0 .var "ALU_result", 31 0;
v0x14821e0_0 .net "read_data_1", 31 0, v0x148e380_0;  alias, 1 drivers
v0x14822d0_0 .net "read_data_2_or_immediate", 31 0, v0x148f290_0;  alias, 1 drivers
E_0x1481fa0 .event edge, v0x1482000_0, v0x14821e0_0, v0x14822d0_0;
S_0x1482460 .scope module, "control" "control" 3 133, 6 3 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "vreg"
    .port_info 2 /INPUT 32 "str"
    .port_info 3 /OUTPUT 1 "RegDst"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUop"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "ALUSrc"
    .port_info 11 /OUTPUT 1 "MemWrite"
v0x1482830_0 .var "ALUSrc", 0 0;
v0x1482910_0 .var "ALUop", 2 0;
v0x14829f0_0 .var "Branch", 0 0;
v0x1482ac0_0 .var "Jump", 0 0;
v0x1482b80_0 .var "MemRead", 0 0;
v0x1482c90_0 .var "MemToReg", 0 0;
v0x1482d50_0 .var "MemWrite", 0 0;
v0x1482e10_0 .var "RegDst", 0 0;
v0x1482ed0_0 .var "RegWrite", 0 0;
v0x1483020_0 .net "funct", 5 0, L_0x1498320;  1 drivers
v0x1483100_0 .net "instr", 31 0, v0x14891a0_0;  alias, 1 drivers
v0x14831e0_0 .net "opcode", 5 0, L_0x1498280;  1 drivers
v0x14832c0_0 .net "str", 31 0, L_0x14a96f0;  alias, 1 drivers
v0x14833a0_0 .net "vreg", 31 0, L_0x1498660;  alias, 1 drivers
E_0x14827d0 .event edge, v0x14831e0_0, v0x1483020_0, v0x14833a0_0, v0x14832c0_0;
L_0x1498280 .part v0x14891a0_0, 26, 6;
L_0x1498320 .part v0x14891a0_0, 0, 6;
S_0x1483670 .scope module, "dm" "data_memory" 3 237, 7 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 32 "std_out_address"
    .port_info 6 /OUTPUT 32 "read_data"
    .port_info 7 /OUTPUT 32 "std_out"
L_0x14a96f0 .functor BUFZ 32, L_0x14a9920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14839e0_0 .net *"_s0", 31 0, L_0x1499570;  1 drivers
L_0x7f95608e7060 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1483ae0_0 .net/2s *"_s10", 31 0, L_0x7f95608e7060;  1 drivers
v0x1483bc0_0 .net *"_s12", 31 0, L_0x14a99c0;  1 drivers
L_0x7f95608e7018 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1483c80_0 .net/2s *"_s2", 31 0, L_0x7f95608e7018;  1 drivers
v0x1483d60_0 .net *"_s4", 31 0, L_0x14a9650;  1 drivers
v0x1483e90_0 .net *"_s8", 31 0, L_0x14a9920;  1 drivers
v0x1483f70_0 .net "address", 31 0, v0x148c530_0;  alias, 1 drivers
v0x1484010_0 .net "clk", 0 0, v0x1497950_0;  alias, 1 drivers
v0x14840b0_0 .net "mem_read", 0 0, v0x1482b80_0;  alias, 1 drivers
v0x14841e0_0 .net "mem_write", 0 0, v0x148cb60_0;  alias, 1 drivers
v0x1484280 .array "mymem", 4195328 4194304, 31 0;
v0x1484320_0 .net "read_data", 31 0, L_0x14a9760;  alias, 1 drivers
v0x1484400_0 .net "std_out", 31 0, L_0x14a96f0;  alias, 1 drivers
v0x14844f0_0 .net "std_out_address", 31 0, v0x1491ba0_4;  alias, 1 drivers
v0x14845b0_0 .net "write_data", 31 0, v0x148cfb0_0;  alias, 1 drivers
E_0x1483960 .event posedge, v0x1484010_0;
L_0x1499570 .array/port v0x1484280, L_0x14a9650;
L_0x14a9650 .arith/sub 32, v0x148c530_0, L_0x7f95608e7018;
L_0x14a9760 .functor MUXZ 32, L_0x1499570, v0x148cfb0_0, v0x148cb60_0, C4<>;
L_0x14a9920 .array/port v0x1484280, L_0x14a99c0;
L_0x14a99c0 .arith/sub 32, v0x1491ba0_4, L_0x7f95608e7060;
S_0x1484790 .scope module, "ex_reg" "ex_reg" 3 171, 8 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rd1d"
    .port_info 2 /INPUT 32 "rd2d"
    .port_info 3 /INPUT 32 "signimmd"
    .port_info 4 /INPUT 1 "flushe"
    .port_info 5 /INPUT 1 "regwrited"
    .port_info 6 /INPUT 1 "memtoregd"
    .port_info 7 /INPUT 1 "memwrited"
    .port_info 8 /INPUT 1 "alusrcd"
    .port_info 9 /INPUT 1 "regdstd"
    .port_info 10 /INPUT 1 "branchd"
    .port_info 11 /INPUT 3 "alucontrold"
    .port_info 12 /INPUT 5 "rsd"
    .port_info 13 /INPUT 5 "rtd"
    .port_info 14 /INPUT 5 "rdd"
    .port_info 15 /OUTPUT 1 "regwritee"
    .port_info 16 /OUTPUT 1 "memtorege"
    .port_info 17 /OUTPUT 1 "memwritee"
    .port_info 18 /OUTPUT 1 "alusrce"
    .port_info 19 /OUTPUT 1 "regdste"
    .port_info 20 /OUTPUT 3 "alucontrole"
    .port_info 21 /OUTPUT 32 "rd1e"
    .port_info 22 /OUTPUT 32 "rd2e"
    .port_info 23 /OUTPUT 32 "signimme"
    .port_info 24 /OUTPUT 5 "rse"
    .port_info 25 /OUTPUT 5 "rte"
    .port_info 26 /OUTPUT 5 "rde"
L_0x1498920 .functor BUFZ 1, v0x1486330_0, C4<0>, C4<0>, C4<0>;
L_0x1498a20 .functor BUFZ 1, v0x1485470_0, C4<0>, C4<0>, C4<0>;
L_0x1498b20 .functor BUFZ 1, v0x1485680_0, C4<0>, C4<0>, C4<0>;
L_0x1498b90 .functor BUFZ 1, v0x1484f70_0, C4<0>, C4<0>, C4<0>;
L_0x1498c00 .functor BUFZ 1, v0x1486100_0, C4<0>, C4<0>, C4<0>;
L_0x1498c70 .functor BUFZ 3, v0x1484c80_0, C4<000>, C4<000>, C4<000>;
L_0x1498ce0 .functor BUFZ 32, v0x1485970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1498d50 .functor BUFZ 32, v0x1485ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1498dc0 .functor BUFZ 32, v0x1486bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1498e30 .functor BUFZ 5, v0x1486560_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1498ea0 .functor BUFZ 5, v0x1485a50_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1498fa0 .functor BUFZ 5, v0x1485890_0, C4<00000>, C4<00000>, C4<00000>;
v0x1484c80_0 .var "alucontrol", 2 0;
v0x1484d80_0 .net "alucontrold", 2 0, v0x1482910_0;  alias, 1 drivers
v0x1484e70_0 .net "alucontrole", 2 0, L_0x1498c70;  alias, 1 drivers
v0x1484f70_0 .var "alusrc", 0 0;
v0x1485010_0 .net "alusrcd", 0 0, v0x1482830_0;  alias, 1 drivers
v0x1485100_0 .net "alusrce", 0 0, L_0x1498b90;  alias, 1 drivers
v0x14851a0_0 .net "branchd", 0 0, v0x14829f0_0;  alias, 1 drivers
v0x1485270_0 .net "clk", 0 0, v0x1497950_0;  alias, 1 drivers
v0x1485340_0 .net "flushe", 0 0, v0x14877d0_0;  alias, 1 drivers
v0x1485470_0 .var "memtoreg", 0 0;
v0x1485510_0 .net "memtoregd", 0 0, v0x1482c90_0;  alias, 1 drivers
v0x14855e0_0 .net "memtorege", 0 0, L_0x1498a20;  alias, 1 drivers
v0x1485680_0 .var "memwrite", 0 0;
v0x1485720_0 .net "memwrited", 0 0, v0x1482d50_0;  alias, 1 drivers
v0x14857f0_0 .net "memwritee", 0 0, L_0x1498b20;  alias, 1 drivers
v0x1485890_0 .var "rd", 4 0;
v0x1485970_0 .var "rd1", 31 0;
v0x1485b20_0 .net "rd1d", 31 0, L_0x148c8a0;  alias, 1 drivers
v0x1485bc0_0 .net "rd1e", 31 0, L_0x1498ce0;  alias, 1 drivers
v0x1485ca0_0 .var "rd2", 31 0;
v0x1485d80_0 .net "rd2d", 31 0, L_0x1498560;  alias, 1 drivers
v0x1485e60_0 .net "rd2e", 31 0, L_0x1498d50;  alias, 1 drivers
v0x1485f40_0 .net "rdd", 4 0, L_0x1497b00;  alias, 1 drivers
v0x1486020_0 .net "rde", 4 0, L_0x1498fa0;  alias, 1 drivers
v0x1486100_0 .var "regdst", 0 0;
v0x14861c0_0 .net "regdstd", 0 0, v0x1482e10_0;  alias, 1 drivers
v0x1486290_0 .net "regdste", 0 0, L_0x1498c00;  alias, 1 drivers
v0x1486330_0 .var "regwrite", 0 0;
v0x14863f0_0 .net "regwrited", 0 0, v0x1482ed0_0;  alias, 1 drivers
v0x14864c0_0 .net "regwritee", 0 0, L_0x1498920;  alias, 1 drivers
v0x1486560_0 .var "rs", 4 0;
v0x1486640_0 .net "rsd", 4 0, L_0x1497ba0;  alias, 1 drivers
v0x1486720_0 .net "rse", 4 0, L_0x1498e30;  alias, 1 drivers
v0x1485a50_0 .var "rt", 4 0;
v0x14869f0_0 .net "rtd", 4 0, L_0x1497c40;  alias, 1 drivers
v0x1486ad0_0 .net "rte", 4 0, L_0x1498ea0;  alias, 1 drivers
v0x1486bb0_0 .var "signimm", 31 0;
v0x1486c90_0 .net "signimmd", 31 0, v0x1481b80_0;  alias, 1 drivers
v0x1486d80_0 .net "signimme", 31 0, L_0x1498dc0;  alias, 1 drivers
S_0x1487280 .scope module, "hazard" "hazard" 3 266, 9 4 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "BranchD"
    .port_info 1 /INPUT 1 "MemtoRegE"
    .port_info 2 /INPUT 1 "RegWriteE"
    .port_info 3 /INPUT 1 "MemtoRegM"
    .port_info 4 /INPUT 1 "RegWriteM"
    .port_info 5 /INPUT 1 "RegWriteW"
    .port_info 6 /INPUT 5 "RsD"
    .port_info 7 /INPUT 5 "RtD"
    .port_info 8 /INPUT 5 "RsE"
    .port_info 9 /INPUT 5 "RtE"
    .port_info 10 /INPUT 5 "WriteRegE"
    .port_info 11 /INPUT 5 "WriteRegM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /OUTPUT 1 "StallF"
    .port_info 14 /OUTPUT 1 "StallD"
    .port_info 15 /OUTPUT 1 "ForwardAD"
    .port_info 16 /OUTPUT 1 "ForwardBD"
    .port_info 17 /OUTPUT 1 "FlushE"
    .port_info 18 /OUTPUT 2 "ForwardAE"
    .port_info 19 /OUTPUT 2 "ForwardBE"
v0x14876c0_0 .net "BranchD", 0 0, v0x14829f0_0;  alias, 1 drivers
v0x14877d0_0 .var "FlushE", 0 0;
v0x1487890_0 .var "ForwardAD", 0 0;
v0x1487960_0 .var "ForwardAE", 1 0;
v0x1487a00_0 .var "ForwardBD", 0 0;
v0x1487b10_0 .var "ForwardBE", 1 0;
v0x1487bf0_0 .net "MemtoRegE", 0 0, L_0x1498a20;  alias, 1 drivers
v0x1487c90_0 .net "MemtoRegM", 0 0, L_0x1499180;  alias, 1 drivers
v0x1487d30_0 .net "RegWriteE", 0 0, L_0x1498920;  alias, 1 drivers
v0x1487e90_0 .net "RegWriteM", 0 0, L_0x1499080;  alias, 1 drivers
v0x1487f30_0 .net "RegWriteW", 0 0, L_0x14a9b40;  alias, 1 drivers
v0x1487ff0_0 .net "RsD", 4 0, L_0x1497ba0;  alias, 1 drivers
v0x14880e0_0 .net "RsE", 4 0, L_0x1498e30;  alias, 1 drivers
v0x14881b0_0 .net "RtD", 4 0, L_0x1497c40;  alias, 1 drivers
v0x1488280_0 .net "RtE", 4 0, L_0x1498ea0;  alias, 1 drivers
v0x1488350_0 .var "StallD", 0 0;
v0x14883f0_0 .var "StallF", 0 0;
v0x14885a0_0 .net "WriteRegE", 4 0, v0x148db80_0;  alias, 1 drivers
v0x1488640_0 .net "WriteRegM", 4 0, L_0x1499470;  alias, 1 drivers
v0x1488700_0 .net "WriteRegW", 4 0, L_0x14a9d90;  alias, 1 drivers
v0x14887e0_0 .var "branchstall", 0 0;
v0x14888a0_0 .var "branchstall_1", 0 0;
v0x1488960_0 .var "branchstall_2", 0 0;
v0x1488a20_0 .var "lwstall", 0 0;
E_0x14875f0/0 .event edge, v0x1486ad0_0, v0x1486640_0, v0x14869f0_0, v0x14855e0_0;
E_0x14875f0/1 .event edge, v0x14829f0_0, v0x14864c0_0, v0x14885a0_0, v0x1487c90_0;
E_0x14875f0/2 .event edge, v0x1488640_0, v0x14888a0_0, v0x1488960_0, v0x1488a20_0;
E_0x14875f0/3 .event edge, v0x14887e0_0, v0x1487e90_0, v0x1486720_0, v0x1488700_0;
E_0x14875f0/4 .event edge, v0x1487f30_0;
E_0x14875f0 .event/or E_0x14875f0/0, E_0x14875f0/1, E_0x14875f0/2, E_0x14875f0/3, E_0x14875f0/4;
S_0x1488e10 .scope module, "id_reg" "id_reg" 3 126, 10 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcp4f"
    .port_info 2 /INPUT 32 "rd"
    .port_info 3 /INPUT 1 "stalld"
    .port_info 4 /INPUT 1 "clr"
    .port_info 5 /OUTPUT 32 "instrD"
    .port_info 6 /OUTPUT 32 "pcp4D"
L_0x1498100 .functor BUFZ 32, v0x1489350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1489040_0 .net "clk", 0 0, v0x1497950_0;  alias, 1 drivers
v0x14890e0_0 .net "clr", 0 0, L_0x1498210;  1 drivers
v0x14891a0_0 .var "instr", 31 0;
v0x1489260_0 .net "instrD", 31 0, v0x14891a0_0;  alias, 1 drivers
v0x1489350_0 .var "pcp4", 31 0;
v0x1489460_0 .net "pcp4D", 31 0, L_0x1498100;  alias, 1 drivers
v0x1489520_0 .net "pcp4f", 31 0, v0x14813c0_0;  alias, 1 drivers
v0x14895f0_0 .net "rd", 31 0, L_0x1497ef0;  alias, 1 drivers
v0x14896b0_0 .net "stalld", 0 0, v0x1488350_0;  alias, 1 drivers
S_0x1489910 .scope module, "if_reg" "if_reg" 3 114, 11 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcadd"
    .port_info 2 /INPUT 1 "stallf"
    .port_info 3 /OUTPUT 32 "pcfetch"
v0x1489bc0_0 .net "clk", 0 0, v0x1497950_0;  alias, 1 drivers
v0x1489c80_0 .net "pcadd", 31 0, v0x1490790_0;  alias, 1 drivers
v0x1489d60_0 .net "pcfetch", 31 0, v0x1489e60_0;  alias, 1 drivers
v0x1489e60_0 .var "pcreg", 31 0;
v0x1489f20_0 .net "stallf", 0 0, v0x14883f0_0;  alias, 1 drivers
S_0x148a050 .scope module, "im" "inst_memory" 3 118, 12 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 30 "read_addr"
    .port_info 1 /OUTPUT 32 "memout"
L_0x1497ef0 .functor BUFZ 32, v0x148c070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x148a740_0 .net "memout", 31 0, L_0x1497ef0;  alias, 1 drivers
v0x148a830 .array "mymem", 1048720 1048576, 31 0;
v0x148bf80_0 .net "read_addr", 29 0, L_0x1497f60;  1 drivers
v0x148c070_0 .var "regout", 31 0;
v0x148a830_0 .array/port v0x148a830, 0;
v0x148a830_1 .array/port v0x148a830, 1;
v0x148a830_2 .array/port v0x148a830, 2;
E_0x148a240/0 .event edge, v0x148bf80_0, v0x148a830_0, v0x148a830_1, v0x148a830_2;
v0x148a830_3 .array/port v0x148a830, 3;
v0x148a830_4 .array/port v0x148a830, 4;
v0x148a830_5 .array/port v0x148a830, 5;
v0x148a830_6 .array/port v0x148a830, 6;
E_0x148a240/1 .event edge, v0x148a830_3, v0x148a830_4, v0x148a830_5, v0x148a830_6;
v0x148a830_7 .array/port v0x148a830, 7;
v0x148a830_8 .array/port v0x148a830, 8;
v0x148a830_9 .array/port v0x148a830, 9;
v0x148a830_10 .array/port v0x148a830, 10;
E_0x148a240/2 .event edge, v0x148a830_7, v0x148a830_8, v0x148a830_9, v0x148a830_10;
v0x148a830_11 .array/port v0x148a830, 11;
v0x148a830_12 .array/port v0x148a830, 12;
v0x148a830_13 .array/port v0x148a830, 13;
v0x148a830_14 .array/port v0x148a830, 14;
E_0x148a240/3 .event edge, v0x148a830_11, v0x148a830_12, v0x148a830_13, v0x148a830_14;
v0x148a830_15 .array/port v0x148a830, 15;
v0x148a830_16 .array/port v0x148a830, 16;
v0x148a830_17 .array/port v0x148a830, 17;
v0x148a830_18 .array/port v0x148a830, 18;
E_0x148a240/4 .event edge, v0x148a830_15, v0x148a830_16, v0x148a830_17, v0x148a830_18;
v0x148a830_19 .array/port v0x148a830, 19;
v0x148a830_20 .array/port v0x148a830, 20;
v0x148a830_21 .array/port v0x148a830, 21;
v0x148a830_22 .array/port v0x148a830, 22;
E_0x148a240/5 .event edge, v0x148a830_19, v0x148a830_20, v0x148a830_21, v0x148a830_22;
v0x148a830_23 .array/port v0x148a830, 23;
v0x148a830_24 .array/port v0x148a830, 24;
v0x148a830_25 .array/port v0x148a830, 25;
v0x148a830_26 .array/port v0x148a830, 26;
E_0x148a240/6 .event edge, v0x148a830_23, v0x148a830_24, v0x148a830_25, v0x148a830_26;
v0x148a830_27 .array/port v0x148a830, 27;
v0x148a830_28 .array/port v0x148a830, 28;
v0x148a830_29 .array/port v0x148a830, 29;
v0x148a830_30 .array/port v0x148a830, 30;
E_0x148a240/7 .event edge, v0x148a830_27, v0x148a830_28, v0x148a830_29, v0x148a830_30;
v0x148a830_31 .array/port v0x148a830, 31;
v0x148a830_32 .array/port v0x148a830, 32;
v0x148a830_33 .array/port v0x148a830, 33;
v0x148a830_34 .array/port v0x148a830, 34;
E_0x148a240/8 .event edge, v0x148a830_31, v0x148a830_32, v0x148a830_33, v0x148a830_34;
v0x148a830_35 .array/port v0x148a830, 35;
v0x148a830_36 .array/port v0x148a830, 36;
v0x148a830_37 .array/port v0x148a830, 37;
v0x148a830_38 .array/port v0x148a830, 38;
E_0x148a240/9 .event edge, v0x148a830_35, v0x148a830_36, v0x148a830_37, v0x148a830_38;
v0x148a830_39 .array/port v0x148a830, 39;
v0x148a830_40 .array/port v0x148a830, 40;
v0x148a830_41 .array/port v0x148a830, 41;
v0x148a830_42 .array/port v0x148a830, 42;
E_0x148a240/10 .event edge, v0x148a830_39, v0x148a830_40, v0x148a830_41, v0x148a830_42;
v0x148a830_43 .array/port v0x148a830, 43;
v0x148a830_44 .array/port v0x148a830, 44;
v0x148a830_45 .array/port v0x148a830, 45;
v0x148a830_46 .array/port v0x148a830, 46;
E_0x148a240/11 .event edge, v0x148a830_43, v0x148a830_44, v0x148a830_45, v0x148a830_46;
v0x148a830_47 .array/port v0x148a830, 47;
v0x148a830_48 .array/port v0x148a830, 48;
v0x148a830_49 .array/port v0x148a830, 49;
v0x148a830_50 .array/port v0x148a830, 50;
E_0x148a240/12 .event edge, v0x148a830_47, v0x148a830_48, v0x148a830_49, v0x148a830_50;
v0x148a830_51 .array/port v0x148a830, 51;
v0x148a830_52 .array/port v0x148a830, 52;
v0x148a830_53 .array/port v0x148a830, 53;
v0x148a830_54 .array/port v0x148a830, 54;
E_0x148a240/13 .event edge, v0x148a830_51, v0x148a830_52, v0x148a830_53, v0x148a830_54;
v0x148a830_55 .array/port v0x148a830, 55;
v0x148a830_56 .array/port v0x148a830, 56;
v0x148a830_57 .array/port v0x148a830, 57;
v0x148a830_58 .array/port v0x148a830, 58;
E_0x148a240/14 .event edge, v0x148a830_55, v0x148a830_56, v0x148a830_57, v0x148a830_58;
v0x148a830_59 .array/port v0x148a830, 59;
v0x148a830_60 .array/port v0x148a830, 60;
v0x148a830_61 .array/port v0x148a830, 61;
v0x148a830_62 .array/port v0x148a830, 62;
E_0x148a240/15 .event edge, v0x148a830_59, v0x148a830_60, v0x148a830_61, v0x148a830_62;
v0x148a830_63 .array/port v0x148a830, 63;
v0x148a830_64 .array/port v0x148a830, 64;
v0x148a830_65 .array/port v0x148a830, 65;
v0x148a830_66 .array/port v0x148a830, 66;
E_0x148a240/16 .event edge, v0x148a830_63, v0x148a830_64, v0x148a830_65, v0x148a830_66;
v0x148a830_67 .array/port v0x148a830, 67;
v0x148a830_68 .array/port v0x148a830, 68;
v0x148a830_69 .array/port v0x148a830, 69;
v0x148a830_70 .array/port v0x148a830, 70;
E_0x148a240/17 .event edge, v0x148a830_67, v0x148a830_68, v0x148a830_69, v0x148a830_70;
v0x148a830_71 .array/port v0x148a830, 71;
v0x148a830_72 .array/port v0x148a830, 72;
v0x148a830_73 .array/port v0x148a830, 73;
v0x148a830_74 .array/port v0x148a830, 74;
E_0x148a240/18 .event edge, v0x148a830_71, v0x148a830_72, v0x148a830_73, v0x148a830_74;
v0x148a830_75 .array/port v0x148a830, 75;
v0x148a830_76 .array/port v0x148a830, 76;
v0x148a830_77 .array/port v0x148a830, 77;
v0x148a830_78 .array/port v0x148a830, 78;
E_0x148a240/19 .event edge, v0x148a830_75, v0x148a830_76, v0x148a830_77, v0x148a830_78;
v0x148a830_79 .array/port v0x148a830, 79;
v0x148a830_80 .array/port v0x148a830, 80;
v0x148a830_81 .array/port v0x148a830, 81;
v0x148a830_82 .array/port v0x148a830, 82;
E_0x148a240/20 .event edge, v0x148a830_79, v0x148a830_80, v0x148a830_81, v0x148a830_82;
v0x148a830_83 .array/port v0x148a830, 83;
v0x148a830_84 .array/port v0x148a830, 84;
v0x148a830_85 .array/port v0x148a830, 85;
v0x148a830_86 .array/port v0x148a830, 86;
E_0x148a240/21 .event edge, v0x148a830_83, v0x148a830_84, v0x148a830_85, v0x148a830_86;
v0x148a830_87 .array/port v0x148a830, 87;
v0x148a830_88 .array/port v0x148a830, 88;
v0x148a830_89 .array/port v0x148a830, 89;
v0x148a830_90 .array/port v0x148a830, 90;
E_0x148a240/22 .event edge, v0x148a830_87, v0x148a830_88, v0x148a830_89, v0x148a830_90;
v0x148a830_91 .array/port v0x148a830, 91;
v0x148a830_92 .array/port v0x148a830, 92;
v0x148a830_93 .array/port v0x148a830, 93;
v0x148a830_94 .array/port v0x148a830, 94;
E_0x148a240/23 .event edge, v0x148a830_91, v0x148a830_92, v0x148a830_93, v0x148a830_94;
v0x148a830_95 .array/port v0x148a830, 95;
v0x148a830_96 .array/port v0x148a830, 96;
v0x148a830_97 .array/port v0x148a830, 97;
v0x148a830_98 .array/port v0x148a830, 98;
E_0x148a240/24 .event edge, v0x148a830_95, v0x148a830_96, v0x148a830_97, v0x148a830_98;
v0x148a830_99 .array/port v0x148a830, 99;
v0x148a830_100 .array/port v0x148a830, 100;
v0x148a830_101 .array/port v0x148a830, 101;
v0x148a830_102 .array/port v0x148a830, 102;
E_0x148a240/25 .event edge, v0x148a830_99, v0x148a830_100, v0x148a830_101, v0x148a830_102;
v0x148a830_103 .array/port v0x148a830, 103;
v0x148a830_104 .array/port v0x148a830, 104;
v0x148a830_105 .array/port v0x148a830, 105;
v0x148a830_106 .array/port v0x148a830, 106;
E_0x148a240/26 .event edge, v0x148a830_103, v0x148a830_104, v0x148a830_105, v0x148a830_106;
v0x148a830_107 .array/port v0x148a830, 107;
v0x148a830_108 .array/port v0x148a830, 108;
v0x148a830_109 .array/port v0x148a830, 109;
v0x148a830_110 .array/port v0x148a830, 110;
E_0x148a240/27 .event edge, v0x148a830_107, v0x148a830_108, v0x148a830_109, v0x148a830_110;
v0x148a830_111 .array/port v0x148a830, 111;
v0x148a830_112 .array/port v0x148a830, 112;
v0x148a830_113 .array/port v0x148a830, 113;
v0x148a830_114 .array/port v0x148a830, 114;
E_0x148a240/28 .event edge, v0x148a830_111, v0x148a830_112, v0x148a830_113, v0x148a830_114;
v0x148a830_115 .array/port v0x148a830, 115;
v0x148a830_116 .array/port v0x148a830, 116;
v0x148a830_117 .array/port v0x148a830, 117;
v0x148a830_118 .array/port v0x148a830, 118;
E_0x148a240/29 .event edge, v0x148a830_115, v0x148a830_116, v0x148a830_117, v0x148a830_118;
v0x148a830_119 .array/port v0x148a830, 119;
v0x148a830_120 .array/port v0x148a830, 120;
v0x148a830_121 .array/port v0x148a830, 121;
v0x148a830_122 .array/port v0x148a830, 122;
E_0x148a240/30 .event edge, v0x148a830_119, v0x148a830_120, v0x148a830_121, v0x148a830_122;
v0x148a830_123 .array/port v0x148a830, 123;
v0x148a830_124 .array/port v0x148a830, 124;
v0x148a830_125 .array/port v0x148a830, 125;
v0x148a830_126 .array/port v0x148a830, 126;
E_0x148a240/31 .event edge, v0x148a830_123, v0x148a830_124, v0x148a830_125, v0x148a830_126;
v0x148a830_127 .array/port v0x148a830, 127;
v0x148a830_128 .array/port v0x148a830, 128;
v0x148a830_129 .array/port v0x148a830, 129;
v0x148a830_130 .array/port v0x148a830, 130;
E_0x148a240/32 .event edge, v0x148a830_127, v0x148a830_128, v0x148a830_129, v0x148a830_130;
v0x148a830_131 .array/port v0x148a830, 131;
v0x148a830_132 .array/port v0x148a830, 132;
v0x148a830_133 .array/port v0x148a830, 133;
v0x148a830_134 .array/port v0x148a830, 134;
E_0x148a240/33 .event edge, v0x148a830_131, v0x148a830_132, v0x148a830_133, v0x148a830_134;
v0x148a830_135 .array/port v0x148a830, 135;
v0x148a830_136 .array/port v0x148a830, 136;
v0x148a830_137 .array/port v0x148a830, 137;
v0x148a830_138 .array/port v0x148a830, 138;
E_0x148a240/34 .event edge, v0x148a830_135, v0x148a830_136, v0x148a830_137, v0x148a830_138;
v0x148a830_139 .array/port v0x148a830, 139;
v0x148a830_140 .array/port v0x148a830, 140;
v0x148a830_141 .array/port v0x148a830, 141;
v0x148a830_142 .array/port v0x148a830, 142;
E_0x148a240/35 .event edge, v0x148a830_139, v0x148a830_140, v0x148a830_141, v0x148a830_142;
v0x148a830_143 .array/port v0x148a830, 143;
v0x148a830_144 .array/port v0x148a830, 144;
E_0x148a240/36 .event edge, v0x148a830_143, v0x148a830_144, v0x148c070_0;
E_0x148a240 .event/or E_0x148a240/0, E_0x148a240/1, E_0x148a240/2, E_0x148a240/3, E_0x148a240/4, E_0x148a240/5, E_0x148a240/6, E_0x148a240/7, E_0x148a240/8, E_0x148a240/9, E_0x148a240/10, E_0x148a240/11, E_0x148a240/12, E_0x148a240/13, E_0x148a240/14, E_0x148a240/15, E_0x148a240/16, E_0x148a240/17, E_0x148a240/18, E_0x148a240/19, E_0x148a240/20, E_0x148a240/21, E_0x148a240/22, E_0x148a240/23, E_0x148a240/24, E_0x148a240/25, E_0x148a240/26, E_0x148a240/27, E_0x148a240/28, E_0x148a240/29, E_0x148a240/30, E_0x148a240/31, E_0x148a240/32, E_0x148a240/33, E_0x148a240/34, E_0x148a240/35, E_0x148a240/36;
S_0x148c1b0 .scope module, "mem_reg" "mem_reg" 3 223, 13 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "aluoute"
    .port_info 2 /INPUT 32 "writedatae"
    .port_info 3 /INPUT 1 "regwritee"
    .port_info 4 /INPUT 1 "memtorege"
    .port_info 5 /INPUT 1 "memwritee"
    .port_info 6 /INPUT 5 "writerege"
    .port_info 7 /OUTPUT 1 "regwritem"
    .port_info 8 /OUTPUT 1 "memtoregm"
    .port_info 9 /OUTPUT 1 "memwritem"
    .port_info 10 /OUTPUT 32 "aluoutm"
    .port_info 11 /OUTPUT 32 "writedatam"
    .port_info 12 /OUTPUT 5 "writeregm"
L_0x1499080 .functor BUFZ 1, v0x148cdd0_0, C4<0>, C4<0>, C4<0>;
L_0x1499180 .functor BUFZ 1, v0x148c930_0, C4<0>, C4<0>, C4<0>;
L_0x1499470 .functor BUFZ 5, v0x148d220_0, C4<00000>, C4<00000>, C4<00000>;
v0x148c530_0 .var "aluout", 31 0;
v0x148c610_0 .net "aluoute", 31 0, v0x1482100_0;  alias, 1 drivers
v0x148c700_0 .net "aluoutm", 31 0, v0x148c530_0;  alias, 1 drivers
v0x148c800_0 .net "clk", 0 0, v0x1497950_0;  alias, 1 drivers
v0x148c930_0 .var "memtoreg", 0 0;
v0x148c9d0_0 .net "memtorege", 0 0, L_0x1498a20;  alias, 1 drivers
v0x148cac0_0 .net "memtoregm", 0 0, L_0x1499180;  alias, 1 drivers
v0x148cb60_0 .var "memwrite", 0 0;
v0x148cc00_0 .net "memwritee", 0 0, L_0x1498b20;  alias, 1 drivers
v0x148cd30_0 .net "memwritem", 0 0, v0x148cb60_0;  alias, 1 drivers
v0x148cdd0_0 .var "regwrite", 0 0;
v0x148ce70_0 .net "regwritee", 0 0, L_0x1498920;  alias, 1 drivers
v0x148cf10_0 .net "regwritem", 0 0, L_0x1499080;  alias, 1 drivers
v0x148cfb0_0 .var "writedata", 31 0;
v0x148d050_0 .net "writedatae", 31 0, v0x148eb70_0;  alias, 1 drivers
v0x148d130_0 .net "writedatam", 31 0, v0x148cfb0_0;  alias, 1 drivers
v0x148d220_0 .var "writereg", 4 0;
v0x148d3d0_0 .net "writerege", 4 0, v0x148db80_0;  alias, 1 drivers
v0x148d470_0 .net "writeregm", 4 0, L_0x1499470;  alias, 1 drivers
S_0x148d710 .scope module, "mux_ex1" "mux_5" 3 198, 14 21 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
v0x148d990_0 .net "in1", 4 0, L_0x1498ea0;  alias, 1 drivers
v0x148dac0_0 .net "in2", 4 0, L_0x1498fa0;  alias, 1 drivers
v0x148db80_0 .var "out", 4 0;
v0x148dca0_0 .net "select", 0 0, L_0x1498c00;  alias, 1 drivers
E_0x148d910 .event edge, v0x1486290_0, v0x1486ad0_0, v0x1486020_0;
S_0x148ddb0 .scope module, "mux_ex2" "threemux" 3 202, 14 29 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x148e090_0 .net "in1", 31 0, L_0x1498ce0;  alias, 1 drivers
v0x148e1a0_0 .net "in2", 31 0, v0x1490e60_0;  alias, 1 drivers
v0x148e260_0 .net "in3", 31 0, v0x148c530_0;  alias, 1 drivers
v0x148e380_0 .var "out", 31 0;
v0x148e440_0 .net "select", 1 0, v0x1487960_0;  alias, 1 drivers
E_0x148e000 .event edge, v0x1487960_0, v0x1485bc0_0, v0x148e1a0_0, v0x1483f70_0;
S_0x148e5e0 .scope module, "mux_ex3" "threemux" 3 207, 14 29 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x148e8c0_0 .net "in1", 31 0, L_0x1498d50;  alias, 1 drivers
v0x148e9d0_0 .net "in2", 31 0, v0x1490e60_0;  alias, 1 drivers
v0x148eaa0_0 .net "in3", 31 0, v0x148c530_0;  alias, 1 drivers
v0x148eb70_0 .var "out", 31 0;
v0x148ec40_0 .net "select", 1 0, v0x1487b10_0;  alias, 1 drivers
E_0x148e830 .event edge, v0x1487b10_0, v0x1485e60_0, v0x148e1a0_0, v0x1483f70_0;
S_0x148ede0 .scope module, "mux_ex4" "mux" 3 212, 14 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x148f0a0_0 .net "in1", 31 0, v0x148eb70_0;  alias, 1 drivers
v0x148f1d0_0 .net "in2", 31 0, L_0x1498dc0;  alias, 1 drivers
v0x148f290_0 .var "out", 31 0;
v0x148f390_0 .net "select", 0 0, L_0x1498b90;  alias, 1 drivers
E_0x148f020 .event edge, v0x1485100_0, v0x148d050_0, v0x1486d80_0;
S_0x148f4b0 .scope module, "mux_id1" "mux" 3 156, 14 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x148f770_0 .net "in1", 31 0, L_0x148c8a0;  alias, 1 drivers
v0x148f880_0 .net "in2", 31 0, v0x148c530_0;  alias, 1 drivers
v0x148f9d0_0 .var "out", 31 0;
v0x148fa90_0 .net "select", 0 0, v0x1487890_0;  alias, 1 drivers
E_0x148f6f0 .event edge, v0x1487890_0, v0x1485b20_0, v0x1483f70_0;
S_0x148fbf0 .scope module, "mux_id2" "mux" 3 160, 14 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x148fee0_0 .net "in1", 31 0, L_0x1498560;  alias, 1 drivers
v0x148fff0_0 .net "in2", 31 0, v0x148c530_0;  alias, 1 drivers
v0x1490090_0 .var "out", 31 0;
v0x1490180_0 .net "select", 0 0, v0x1487a00_0;  alias, 1 drivers
E_0x148fe80 .event edge, v0x1487a00_0, v0x1485d80_0, v0x1483f70_0;
S_0x14902e0 .scope module, "mux_if" "mux_ini" 3 110, 14 9 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x14905a0_0 .net "in1", 31 0, v0x14813c0_0;  alias, 1 drivers
v0x14906d0_0 .net "in2", 31 0, v0x1481aa0_0;  alias, 1 drivers
v0x1490790_0 .var "out", 31 0;
v0x1490890_0 .net "select", 0 0, L_0x1497d80;  1 drivers
E_0x1490520 .event edge, v0x1490890_0, v0x14813c0_0, v0x1481aa0_0;
S_0x14909c0 .scope module, "mux_wb" "mux" 3 259, 14 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1490c80_0 .net "in1", 31 0, L_0x14a9d20;  alias, 1 drivers
v0x1490d80_0 .net "in2", 31 0, L_0x14a9cb0;  alias, 1 drivers
v0x1490e60_0 .var "out", 31 0;
v0x1490f80_0 .net "select", 0 0, L_0x14a9c40;  alias, 1 drivers
E_0x1490c00 .event edge, v0x1490f80_0, v0x1490c80_0, v0x1490d80_0;
S_0x14910c0 .scope module, "registers" "registers" 3 145, 15 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read_reg_1"
    .port_info 2 /INPUT 5 "read_reg_2"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 1 "reg_write"
    .port_info 6 /OUTPUT 32 "read_data_1"
    .port_info 7 /OUTPUT 32 "read_data_2"
    .port_info 8 /OUTPUT 32 "sys_call_reg"
    .port_info 9 /OUTPUT 32 "std_out_address"
L_0x148c8a0 .functor BUFZ 32, v0x1491530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1498560 .functor BUFZ 32, v0x1491610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1491ba0_2 .array/port v0x1491ba0, 2;
L_0x1498660 .functor BUFZ 32, v0x1491ba0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1491470_0 .net "clk", 0 0, v0x1497950_0;  alias, 1 drivers
v0x1491530_0 .var "data1", 31 0;
v0x1491610_0 .var "data2", 31 0;
v0x14916d0_0 .net "read_data_1", 31 0, L_0x148c8a0;  alias, 1 drivers
v0x14917e0_0 .net "read_data_2", 31 0, L_0x1498560;  alias, 1 drivers
v0x1491940_0 .net "read_reg_1", 4 0, L_0x1498740;  1 drivers
v0x1491a20_0 .net "read_reg_2", 4 0, L_0x14987e0;  1 drivers
v0x1491b00_0 .net "reg_write", 0 0, L_0x14a9b40;  alias, 1 drivers
v0x1491ba0 .array "register_file", 0 31, 31 0;
v0x14921e0_0 .net "std_out_address", 31 0, v0x1491ba0_4;  alias, 1 drivers
v0x14922a0_0 .net "sys_call_reg", 31 0, L_0x1498660;  alias, 1 drivers
v0x1492340_0 .net "write_data", 31 0, v0x1490e60_0;  alias, 1 drivers
v0x14923e0_0 .net "write_reg", 4 0, L_0x14a9d90;  alias, 1 drivers
E_0x14913f0 .event negedge, v0x1484010_0;
S_0x1492650 .scope module, "wb" "wb_reg" 3 248, 16 1 0, S_0x1455e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rdm"
    .port_info 2 /INPUT 32 "aluoutm"
    .port_info 3 /INPUT 1 "regwritem"
    .port_info 4 /INPUT 1 "memtoregm"
    .port_info 5 /INPUT 5 "writeregm"
    .port_info 6 /OUTPUT 1 "regwritew"
    .port_info 7 /OUTPUT 1 "memtoregw"
    .port_info 8 /OUTPUT 32 "rdw"
    .port_info 9 /OUTPUT 32 "aluoutw"
    .port_info 10 /OUTPUT 5 "writeregw"
L_0x14a9b40 .functor BUFZ 1, v0x14931a0_0, C4<0>, C4<0>, C4<0>;
L_0x14a9c40 .functor BUFZ 1, v0x1492c40_0, C4<0>, C4<0>, C4<0>;
L_0x14a9cb0 .functor BUFZ 32, v0x14928e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14a9d20 .functor BUFZ 32, v0x1492ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14a9d90 .functor BUFZ 5, v0x14933d0_0, C4<00000>, C4<00000>, C4<00000>;
v0x14928e0_0 .var "aluout", 31 0;
v0x14929e0_0 .net "aluoutm", 31 0, v0x148c530_0;  alias, 1 drivers
v0x1492aa0_0 .net "aluoutw", 31 0, L_0x14a9cb0;  alias, 1 drivers
v0x1492ba0_0 .net "clk", 0 0, v0x1497950_0;  alias, 1 drivers
v0x1492c40_0 .var "memtoreg", 0 0;
v0x1492d30_0 .net "memtoregm", 0 0, L_0x1499180;  alias, 1 drivers
v0x1492e20_0 .net "memtoregw", 0 0, L_0x14a9c40;  alias, 1 drivers
v0x1492ec0_0 .var "rd", 31 0;
v0x1492f80_0 .net "rdm", 31 0, L_0x14a9760;  alias, 1 drivers
v0x14930d0_0 .net "rdw", 31 0, L_0x14a9d20;  alias, 1 drivers
v0x14931a0_0 .var "regwrite", 0 0;
v0x1493240_0 .net "regwritem", 0 0, L_0x1499080;  alias, 1 drivers
v0x14932e0_0 .net "regwritew", 0 0, L_0x14a9b40;  alias, 1 drivers
v0x14933d0_0 .var "writereg", 4 0;
v0x14934b0_0 .net "writeregm", 4 0, L_0x1499470;  alias, 1 drivers
v0x14935c0_0 .net "writeregw", 4 0, L_0x14a9d90;  alias, 1 drivers
    .scope S_0x14902e0;
T_0 ;
    %pushi/vec4 4194352, 0, 32;
    %assign/vec4 v0x1490790_0, 0;
    %vpi_call 14 15 "$monitor", "PC: %x,%x,%x,%x", v0x14905a0_0, v0x14906d0_0, v0x1490890_0, v0x1490790_0, $time {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x14902e0;
T_1 ;
    %wait E_0x1490520;
    %load/vec4 v0x1490890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x14905a0_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x14906d0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x1490790_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1489910;
T_2 ;
    %pushi/vec4 4194352, 0, 32;
    %store/vec4 v0x1489e60_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x1489910;
T_3 ;
    %wait E_0x1483960;
    %load/vec4 v0x1489f20_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x1489c80_0;
    %store/vec4 v0x1489e60_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x148a050;
T_4 ;
    %vpi_call 12 11 "$readmemh", "hello.s", v0x148a830 {0 0 0};
    %vpi_call 12 13 "$display", "this is %x", &A<v0x148a830, 0> {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x148a050;
T_5 ;
    %wait E_0x148a240;
    %load/vec4 v0x148bf80_0;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x148a830, 4;
    %store/vec4 v0x148c070_0, 0, 32;
    %load/vec4 v0x148c070_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 12 22 "$strobe", "Found null op at addr %08x.", v0x148bf80_0 {0 0 0};
    %vpi_call 12 23 "$finish" {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x144b4a0;
T_6 ;
    %wait E_0x13d3110;
    %load/vec4 v0x145eeb0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x14813c0_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1488e10;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14891a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1489350_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x1488e10;
T_8 ;
    %wait E_0x1483960;
    %load/vec4 v0x14896b0_0;
    %nor/r;
    %load/vec4 v0x14890e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14895f0_0;
    %assign/vec4 v0x14891a0_0, 0;
    %load/vec4 v0x1489520_0;
    %assign/vec4 v0x1489350_0, 0;
T_8.0 ;
    %load/vec4 v0x14890e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14891a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1489350_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1482460;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1482e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1482ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14829f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1482b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1482c90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1482910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1482ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1482830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1482d50_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x1482460;
T_10 ;
    %wait E_0x14827d0;
    %load/vec4 v0x14831e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %vpi_call 6 146 "$display", "%b: That's not a supported instruction!", v0x14831e0_0 {0 0 0};
    %jmp T_10.13;
T_10.0 ;
    %vpi_call 6 34 "$display", "%b: ADDI", v0x14831e0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482830_0, 0;
    %jmp T_10.13;
T_10.1 ;
    %vpi_call 6 40 "$display", "%b: ORI", v0x14831e0_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482830_0, 0;
    %jmp T_10.13;
T_10.2 ;
    %vpi_call 6 46 "$display", "%b: LW", v0x14831e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482c90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482830_0, 0;
    %jmp T_10.13;
T_10.3 ;
    %vpi_call 6 54 "$display", "%b: SW", v0x14831e0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482d50_0, 0;
    %jmp T_10.13;
T_10.4 ;
    %vpi_call 6 60 "$display", "%b: BEQ", v0x14831e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14829f0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %jmp T_10.13;
T_10.5 ;
    %vpi_call 6 65 "$display", "%b: BNE", v0x14831e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14829f0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %jmp T_10.13;
T_10.6 ;
    %vpi_call 6 70 "$display", "%b: J", v0x14831e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ac0_0, 0;
    %jmp T_10.13;
T_10.7 ;
    %vpi_call 6 74 "$display", "%b: JAL", v0x14831e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ac0_0, 0;
    %jmp T_10.13;
T_10.8 ;
    %vpi_call 6 78 "$display", "%b: ADDIU", v0x14831e0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482830_0, 0;
    %jmp T_10.13;
T_10.9 ;
    %vpi_call 6 84 "$display", "%b: SLTIU", v0x14831e0_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482830_0, 0;
    %jmp T_10.13;
T_10.10 ;
    %vpi_call 6 90 "$display", "%b: LUI", v0x14831e0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482830_0, 0;
    %jmp T_10.13;
T_10.11 ;
    %vpi_call 6 98 "$display", "%b: SPECIAL", v0x14831e0_0 {0 0 0};
    %load/vec4 v0x1483020_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %vpi_call 6 142 "$display", "funct: %b: That's not a supported funct!", v0x1483020_0 {0 0 0};
    %jmp T_10.22;
T_10.14 ;
    %vpi_call 6 101 "$display", "%b: ADD", v0x1483020_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482e10_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ed0_0, 0;
    %jmp T_10.22;
T_10.15 ;
    %vpi_call 6 107 "$display", "%b: SUB", v0x1483020_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482e10_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ed0_0, 0;
    %jmp T_10.22;
T_10.16 ;
    %vpi_call 6 113 "$display", "%b: AND", v0x1483020_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482e10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ed0_0, 0;
    %jmp T_10.22;
T_10.17 ;
    %vpi_call 6 119 "$display", "%b: OR", v0x1483020_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ed0_0, 0;
    %jmp T_10.22;
T_10.18 ;
    %vpi_call 6 125 "$display", "%b: SLT", v0x1483020_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482e10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1482910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ed0_0, 0;
    %jmp T_10.22;
T_10.19 ;
    %vpi_call 6 131 "$display", "funct: %b: JR", v0x1483020_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1482ac0_0, 0;
    %jmp T_10.22;
T_10.20 ;
    %load/vec4 v0x14833a0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %vpi_call 6 138 "$display", "Syscall, but not a supported one!" {0 0 0};
    %jmp T_10.26;
T_10.23 ;
    %vpi_call 6 136 "$display", "%s", v0x14832c0_0 {0 0 0};
    %jmp T_10.26;
T_10.24 ;
    %vpi_call 6 137 "$finish" {0 0 0};
    %jmp T_10.26;
T_10.26 ;
    %pop/vec4 1;
    %jmp T_10.22;
T_10.22 ;
    %pop/vec4 1;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x14910c0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1491530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1491610_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x14910c0;
T_12 ;
    %wait E_0x1483960;
    %load/vec4 v0x1491b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1492340_0;
    %load/vec4 v0x14923e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1491ba0, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14910c0;
T_13 ;
    %wait E_0x14913f0;
    %load/vec4 v0x1491940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1491ba0, 4;
    %store/vec4 v0x1491530_0, 0, 32;
    %load/vec4 v0x1491a20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1491ba0, 4;
    %store/vec4 v0x1491610_0, 0, 32;
    %jmp T_13;
    .thread T_13;
    .scope S_0x148f4b0;
T_14 ;
    %wait E_0x148f6f0;
    %load/vec4 v0x148fa90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0x148f770_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x148f880_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0x148f9d0_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x148fbf0;
T_15 ;
    %wait E_0x148fe80;
    %load/vec4 v0x1490180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x148fee0_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x148fff0_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0x1490090_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1481500;
T_16 ;
    %end;
    .thread T_16;
    .scope S_0x1481500;
T_17 ;
    %wait E_0x1481770;
    %load/vec4 v0x14819b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14819b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14817d0_0, 0, 32;
    %load/vec4 v0x14817d0_0;
    %store/vec4 v0x1481b80_0, 0, 32;
    %load/vec4 v0x14817d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14817d0_0, 0, 32;
    %load/vec4 v0x14817d0_0;
    %load/vec4 v0x14818d0_0;
    %add;
    %store/vec4 v0x1481aa0_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1484790;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1485970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1485ca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1486bb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1486330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1485470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1485680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1484f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1486100_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1484c80_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1486560_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1485a50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1485890_0, 0, 5;
    %end;
    .thread T_18;
    .scope S_0x1484790;
T_19 ;
    %wait E_0x1483960;
    %load/vec4 v0x1485340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x14863f0_0;
    %store/vec4 v0x1486330_0, 0, 1;
    %load/vec4 v0x1485510_0;
    %store/vec4 v0x1485470_0, 0, 1;
    %load/vec4 v0x1485720_0;
    %store/vec4 v0x1485680_0, 0, 1;
    %load/vec4 v0x1485010_0;
    %store/vec4 v0x1484f70_0, 0, 1;
    %load/vec4 v0x14861c0_0;
    %store/vec4 v0x1486100_0, 0, 1;
    %load/vec4 v0x1484d80_0;
    %store/vec4 v0x1484c80_0, 0, 3;
    %load/vec4 v0x1485b20_0;
    %store/vec4 v0x1485970_0, 0, 32;
    %load/vec4 v0x1485d80_0;
    %store/vec4 v0x1485ca0_0, 0, 32;
    %load/vec4 v0x1486c90_0;
    %store/vec4 v0x1486bb0_0, 0, 32;
    %load/vec4 v0x1486640_0;
    %store/vec4 v0x1486560_0, 0, 5;
    %load/vec4 v0x14869f0_0;
    %store/vec4 v0x1485a50_0, 0, 5;
    %load/vec4 v0x1485f40_0;
    %store/vec4 v0x1485890_0, 0, 5;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1486330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1485470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1485680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1484f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1486100_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1484c80_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1485970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1485ca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1486bb0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1486560_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1485a50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1485890_0, 0, 5;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x148d710;
T_20 ;
    %wait E_0x148d910;
    %load/vec4 v0x148dca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %load/vec4 v0x148d990_0;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x148dac0_0;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0x148db80_0, 0, 5;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x148ddb0;
T_21 ;
    %wait E_0x148e000;
    %load/vec4 v0x148e440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %vpi_call 14 39 "$display", "Error in threemux" {0 0 0};
    %jmp T_21.4;
T_21.0 ;
    %load/vec4 v0x148e090_0;
    %store/vec4 v0x148e380_0, 0, 32;
    %jmp T_21.4;
T_21.1 ;
    %load/vec4 v0x148e1a0_0;
    %store/vec4 v0x148e380_0, 0, 32;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v0x148e260_0;
    %store/vec4 v0x148e380_0, 0, 32;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x148e5e0;
T_22 ;
    %wait E_0x148e830;
    %load/vec4 v0x148ec40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %vpi_call 14 39 "$display", "Error in threemux" {0 0 0};
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x148e8c0_0;
    %store/vec4 v0x148eb70_0, 0, 32;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x148e9d0_0;
    %store/vec4 v0x148eb70_0, 0, 32;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x148eaa0_0;
    %store/vec4 v0x148eb70_0, 0, 32;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x148ede0;
T_23 ;
    %wait E_0x148f020;
    %load/vec4 v0x148f390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %load/vec4 v0x148f0a0_0;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x148f1d0_0;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0x148f290_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1481d30;
T_24 ;
    %wait E_0x1481fa0;
    %load/vec4 v0x1482000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %vpi_call 5 22 "$display", "That's not a supported ALUop!" {0 0 0};
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v0x14821e0_0;
    %load/vec4 v0x14822d0_0;
    %and;
    %store/vec4 v0x1482100_0, 0, 32;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v0x14821e0_0;
    %load/vec4 v0x14822d0_0;
    %or;
    %store/vec4 v0x1482100_0, 0, 32;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v0x14821e0_0;
    %load/vec4 v0x14822d0_0;
    %add;
    %store/vec4 v0x1482100_0, 0, 32;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v0x14821e0_0;
    %load/vec4 v0x14822d0_0;
    %sub;
    %store/vec4 v0x1482100_0, 0, 32;
    %jmp T_24.6;
T_24.4 ;
    %load/vec4 v0x14821e0_0;
    %load/vec4 v0x14822d0_0;
    %cmp/u;
    %jmp/0xz  T_24.7, 5;
    %load/vec4 v0x14821e0_0;
    %store/vec4 v0x1482100_0, 0, 32;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0x14822d0_0;
    %store/vec4 v0x1482100_0, 0, 32;
T_24.8 ;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x148c1b0;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x148c530_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x148d220_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148c930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148cb60_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x148d220_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x148c1b0;
T_26 ;
    %wait E_0x1483960;
    %load/vec4 v0x148ce70_0;
    %store/vec4 v0x148cdd0_0, 0, 1;
    %load/vec4 v0x148c9d0_0;
    %store/vec4 v0x148c930_0, 0, 1;
    %load/vec4 v0x148cc00_0;
    %store/vec4 v0x148cb60_0, 0, 1;
    %load/vec4 v0x148c610_0;
    %store/vec4 v0x148c530_0, 0, 32;
    %load/vec4 v0x148d050_0;
    %store/vec4 v0x148cfb0_0, 0, 32;
    %load/vec4 v0x148d3d0_0;
    %store/vec4 v0x148d220_0, 0, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1483670;
T_27 ;
    %vpi_call 7 14 "$readmemh", "hello.s", v0x1484280 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x1483670;
T_28 ;
    %wait E_0x1483960;
    %load/vec4 v0x14841e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x14845b0_0;
    %load/vec4 v0x1483f70_0;
    %subi 4194304, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1484280, 0, 4;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1492650;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14928e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1492ec0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14931a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1492c40_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14933d0_0, 0, 5;
    %end;
    .thread T_29;
    .scope S_0x1492650;
T_30 ;
    %wait E_0x1483960;
    %load/vec4 v0x1493240_0;
    %store/vec4 v0x14931a0_0, 0, 1;
    %load/vec4 v0x1492d30_0;
    %store/vec4 v0x1492c40_0, 0, 1;
    %load/vec4 v0x14929e0_0;
    %store/vec4 v0x14928e0_0, 0, 32;
    %load/vec4 v0x1492f80_0;
    %store/vec4 v0x1492ec0_0, 0, 32;
    %load/vec4 v0x14934b0_0;
    %store/vec4 v0x14933d0_0, 0, 5;
    %jmp T_30;
    .thread T_30;
    .scope S_0x14909c0;
T_31 ;
    %wait E_0x1490c00;
    %load/vec4 v0x1490f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %load/vec4 v0x1490c80_0;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x1490d80_0;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0x1490e60_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1487280;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1488a20_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x1487280;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14887e0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x1487280;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14888a0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x1487280;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1488960_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x1487280;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14883f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1488350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1487890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1487a00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1487960_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1487b10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14877d0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x1487280;
T_37 ;
    %wait E_0x14875f0;
    %load/vec4 v0x1488280_0;
    %load/vec4 v0x1487ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1488280_0;
    %load/vec4 v0x14881b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1487bf0_0;
    %and;
    %store/vec4 v0x1488a20_0, 0, 1;
    %load/vec4 v0x14876c0_0;
    %load/vec4 v0x1487d30_0;
    %and;
    %load/vec4 v0x14885a0_0;
    %load/vec4 v0x1487ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14885a0_0;
    %load/vec4 v0x14881b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x14888a0_0, 0, 1;
    %load/vec4 v0x14876c0_0;
    %load/vec4 v0x1487c90_0;
    %and;
    %load/vec4 v0x1488640_0;
    %load/vec4 v0x1487ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1488640_0;
    %load/vec4 v0x14881b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x1488960_0, 0, 1;
    %load/vec4 v0x14888a0_0;
    %load/vec4 v0x1488960_0;
    %or;
    %store/vec4 v0x14887e0_0, 0, 1;
    %load/vec4 v0x1488a20_0;
    %flag_set/vec4 8;
    %load/vec4 v0x14887e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_37.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14883f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1488350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14877d0_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14883f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1488350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14877d0_0, 0, 1;
T_37.1 ;
    %load/vec4 v0x1487ff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1487ff0_0;
    %load/vec4 v0x1488640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1487e90_0;
    %and;
    %store/vec4 v0x1487890_0, 0, 1;
    %load/vec4 v0x14881b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x14881b0_0;
    %load/vec4 v0x1488640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1487e90_0;
    %and;
    %store/vec4 v0x1487a00_0, 0, 1;
    %load/vec4 v0x14880e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x14880e0_0;
    %load/vec4 v0x1488640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1487e90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1487960_0, 0, 2;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x14880e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x14880e0_0;
    %load/vec4 v0x1488700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1487f30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1487960_0, 0, 2;
    %jmp T_37.5;
T_37.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1487960_0, 0, 2;
T_37.5 ;
T_37.3 ;
    %load/vec4 v0x1488280_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1488280_0;
    %load/vec4 v0x1488640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1487e90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1487b10_0, 0, 2;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x1488280_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1488280_0;
    %load/vec4 v0x1488700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1487f30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1487b10_0, 0, 2;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1487b10_0, 0, 2;
T_37.9 ;
T_37.7 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1455e50;
T_38 ;
    %end;
    .thread T_38;
    .scope S_0x143fa00;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1497950_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x143fa00;
T_40 ;
    %load/vec4 v0x1497950_0;
    %inv;
    %assign/vec4 v0x1497950_0, 0;
    %delay 5, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_0x143fa00;
T_41 ;
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "test_cpu.v";
    "./cpu.v";
    "./add4.v";
    "./ALU.v";
    "./control.v";
    "./data_memory.v";
    "./ex_reg.v";
    "./hazard_unit.v";
    "./id_reg.v";
    "./if_reg.v";
    "./inst_memory.v";
    "./mem_reg.v";
    "./mux.v";
    "./registers.v";
    "./wb_reg.v";
