Cadence Genus(TM) Synthesis Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.10-p001_1, built Fri Dec 11 02:59:55 PST 2020
Options: -legacy_ui -files /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/tcl/FADD_400MHtz_slow_hvt.tcl 
Date:    Thu Nov 28 07:50:45 2024
Host:    DIGITAL-SERVER (x86_64 w/Linux 3.10.0-1160.36.2.el7.x86_64) (8cores*64cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz 20480KB) (131826584KB)
PID:     38397
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...

Finished loading tool scripts (23 seconds elapsed).

#@ Processing -files option
@genus 1> source /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/tcl/FADD_400MHtz_slow_hvt.tcl
  Setting attribute of root '/': 'init_lib_search_path' = /DIG_DESIGN/INTERNS/PDK_DIC
  Setting attribute of root '/': 'init_hdl_search_path' = /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl

Threads Configured:3

  Message Summary for Library slow_vdd1v0_basicCells_hvt.lib:
  ***********************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  ***********************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells_hvt.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNAHVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNAHVT' must have an output pin.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells_hvt.lib
    wire [29:0] o_to_add=i_mode?(e_op[1]?29'h00000001:29'd0):(e_op[0]?(e_op[1]?29'h8000001:29'h0000001):(e_op[1]?29'h80000000:0));
                                                                                                                            |
Warning : Truncation in sized number. [VLOGPT-16]
        : 29'h80000000 in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/Operation.v' on line 32, column 125.
        : The number of bits specified is larger than the number of declared bits, e.g. 3'b1001.  In this case, the resulting number will be pruned to 3'b001 which may not be the intent of the user.
    wire [8:0] o_temp=((e_op[0]==0)&&(i_mode&&o_res_frac54[53])|(~i_mode&&o_res_frac54[24]))?((~i_mode&&o_res_frac54[53])?9'b100000001:9'b000000001):(o_res_frac54[53]?9'd100000000:9'd0);
                                                                                                                                                                                  |
Warning : Truncation in sized number. [VLOGPT-16]
        : 9'd100000000 in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/Operation.v' on line 36, column 179.
    assign r_res_frac[22:0]=r_fp[0]?n_res53[22:0]:(r_subnormal[0]?r_subres1[22:0]:(r_s_is_nan[0]?23'hfffffff:23'h000000));
                                                                                                           |
Warning : Truncation in sized number. [VLOGPT-16]
        : 23'hfffffff in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/Result_and_exception.v' on line 89, column 108.
    assign r_res_frac[51:23]=r_fp[1]?n_res53[51:23]:(r_subnormal[1]?(i_mode?r_subres1[51:23]:r_subres2[51:23]):(r_s_is_nan[1]?29'hffffffff:29'h000000000));
                                                                                                                                         |
Warning : Truncation in sized number. [VLOGPT-16]
        : 29'hffffffff in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/Result_and_exception.v' on line 90, column 138.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'FADD' from file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/FADD.v'.
Warning : Connected signal is wider than module port. [CDFG-464]
        : Signal width (56) does not match width of output port 'n_res53' (53) of instance 'n_module' of module 'Normalization' in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/FADD.v' on line 56.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Connected signal is wider than module port. [CDFG-464]
        : Signal width (17) does not match width of input port 'b' (10) of instance 'inst1' of module 'r_sub' in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/Result_and_exception.v' on line 84.
Warning : Connected signal is wider than module port. [CDFG-464]
        : Signal width (56) does not match width of input port 'n_res53' (53) of instance 'r_module' of module 'Result_and_exception' in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/FADD.v' on line 59.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'FADD'.
Checking for analog nets...
Check completed for analog nets.
Starting remove undriven muxes [v2.0] (stage: post_elab, startdef: FADD, recur: true)
Completed remove undriven muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting remove undriven datapath [v1.0] (stage: post_elab, startdef: FADD, recur: true)
Completed remove undriven datapath (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: FADD, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: FADD, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant mux bdd optimization [v1.0] (stage: post_elab, startdef: FADD, recur: true)
Completed constant mux bdd optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Checking for source RTL...
Check completed for source RTL.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '1' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_400MHtz.sdc'  cannot find any ports named 'rst'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '1' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_400MHtz.sdc': set_input_delay -max 1.0 [get_ports 'rst'].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Statistics for commands executed by read_sdc:
 "get_ports"                - successful      6 , failed      1 (runtime  0.00)
 "set_input_delay"          - successful      3 , failed      1 (runtime  0.00)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 2
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'syn_generic_effort' = medium
  Setting attribute of root '/': 'syn_map_effort' = medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
##Generic Timing Info for library domain: _default_ typical gate delay: 182.5 ps std_slew: 29.2 ps std_load: 0.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: FADD, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.007s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'FADD' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:51:11 (Nov28) |  268.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: FADD, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.011s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: FADD, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 18, runtime: 0.011s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.006s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.002s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.283s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.015s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 3, runtime: 0.012s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed identity transform (accepts: 0, rejects: 2, runtime: 0.003s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting remove undriven muxes [v2.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed remove undriven muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting remove undriven datapath [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed remove undriven datapath (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'FADD':
          live_trim(16) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'FADD'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:6 Speculation: 0
MAXCSA: Successfully built Maximal CSA Expression Expr0
MAXCSA: Successfully built Maximal CSA Expression Expr1
MAXCSA: Successfully built Maximal CSA Expression Expr2
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in FADD':
	  (final_adder_ADD_TC_OP_30_pad, final_adder_ADD_TC_OP_89_pad)

CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in FADD: area: 20364089700 ,dp = 38 mux = 86 sg = slow         worst_clk_period: 0.0000 
    wns: 88897  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  6495999  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_0_c1 in FADD: area: 19588658050 ,dp = 17 mux = 84 sg = fast         worst_clk_period: 0.0000 
    wns: 87805  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  6360104  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c2 in FADD: area: 19381787300 ,dp = 17 mux = 81 sg = very_slow    worst_clk_period: 3319241197767806574324518874741500122221480789694960304477547928598903677752359780877557105373608531822640666318995439152117477656985202399953471668224.0000 
    wns: 88015  norm_wns:  0.0000 
    fail_endp: 7308345369542090610 
    tns:  6403027  tns_per_endp:  62183290416360496056535576700798104926820761957536421673208728496538821762349161781630541694001141389446116782679655101178467835261227253959651256562577529029912186018471084032.0000   norm_tns_per_endp:  80062879332925807754748521443679984994791450865997504009023156573613991469591311585263560347642774764311280221587262359462194814335351624965003061231616.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_0_0_c3 in FADD: area: 20103832950 ,dp = 17 mux = 86 sg = very_fast    worst_clk_period: 0.0000 
    wns: 88019  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  6374306  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_0_0_c4 in FADD: area: 20103832950 ,dp = 17 mux = 86 sg = very_fast    worst_clk_period: 0.0000 
    wns: 88019  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  6374306  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_0_0_c5 in FADD: area: 20103832950 ,dp = 17 mux = 85 sg = very_fast    worst_clk_period: 0.0000 
    wns: 88019  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  6374306  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_0_0_c6 in FADD: area: 20079809250 ,dp = 17 mux = 86 sg = very_fast    worst_clk_period: 0.0000 
    wns: 87805  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  6359864  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  -4592024818112433113055924603578228318651716124256742338751951980258966042238682008328026490274505403588076146579749829674463417221587339140951942891348252576336617666282264024448754698538468265274983540509300229088506558789349756896355470694762073915775119587644729501520232448.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c7 in FADD: area: 37533027300 ,dp = 36 mux = 92 sg = very_fast    worst_clk_period: 0.0000 
    wns: 114552  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  8203271  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_0_0_c6 in FADD: area: 20079809250 ,dp = 17 mux = 86 sg = very_fast    worst_clk_period: 0.0000 
    wns: 87805  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  6359864  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  -4592024818112433113055924603578228318651716124256742338751951980258966042238682008328026490274505403588076146579749829674463417221587339140951942891348252576336617666282264024448754698538468265274983540509300229088506558789349756896355470694762073915775119587644729501520232448.0000   tns_sense_num: 0
  Smallest config area : 19381787300.  Fastest config wns;  87805
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      20364089700        19588658050        19381787300        20103832950        20103832950        20103832950        20079809250        37533027300  
##>            WNS         -8889.70           -8780.50           -8801.50           -8801.90           -8801.90           -8801.90           -8780.50          -11455.20  
##>            TNS          6495999            6360104            6403027            6374306            6374306            6374306            6359864            8203271  
##>    Num Rewrite                0                  5                  5                  6                  6                  6                  5                  8  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  5  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  1  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  1                  1                  1                  0                  5  
##>     Runtime(s)                0                  5                  4                  5                  5                  7                  5                 86  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            20364089700 (      )    107365292.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START            20364089700 ( +0.00)    107365292.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            20364089700 ( +0.00)    107365292.70 (   +0.00)             0 (       0)              
##>                                  END            20345404600 ( -0.09)    107365289.00 (   -3.70)             0 (       0)           0  
##>  fast_cse_elim                 START            20345404600 ( +0.00)    107365289.00 (   +0.00)             0 (       0)              
##>                                  END            20345404600 ( +0.00)    107365289.00 (   +0.00)             0 (       0)           0  
##>                                  END            20345404600 ( -0.09)    107365289.00 (   -3.70)             0 (       0)           0  
##> dpopt_share_one_def            START            20345404600 ( +0.00)    107365289.00 (   +0.00)             0 (       0)              
##>                                  END            20345404600 ( +0.00)    107365289.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            20345404600 ( +0.00)    214748364.70 (+107383075.70)             0 (       0)              
##>                                  END            19979710500 ( -1.80)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19979710500 ( -1.89)    214748364.70 (+107383072.00)             0 (       0)           0  
##>canonicalize_by_names           START            19979710500 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19979710500 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            19979710500 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START            19979710500 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) mux_with_identical_inputs_from --> mux_with_identical_inputs_to
##>                                  END            19947678900 ( -0.16)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_from --> minus_unsigned_add_csa_to
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_comp_from --> minus_unsigned_add_csa_comp_to
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_smis_from --> minus_unsigned_add_csa_smis_to
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_comp_smis_from --> minus_unsigned_add_csa_comp_smis_to
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_from --> minus_unsigned_add_csa_to
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_comp_from --> minus_unsigned_add_csa_comp_to
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_smis_from --> minus_unsigned_add_csa_smis_to
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_comp_smis_from --> minus_unsigned_add_csa_comp_smis_to
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19947678900 ( -0.16)    214748364.70 (   +0.00)             0 (       0)           1  
##>datapath_csa_factoring_one_gde  START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            19947678900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( -0.03)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            20098494350 ( +0.78)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            20098494350 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            20804524200 ( +3.51)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            20804524200 ( +4.32)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            20804524200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20804524200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            20804524200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( -4.14)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_from --> minus_unsigned_add_csa_to
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_comp_from --> minus_unsigned_add_csa_comp_to
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_smis_from --> minus_unsigned_add_csa_smis_to
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_comp_smis_from --> minus_unsigned_add_csa_comp_smis_to
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            20098494350 ( +0.78)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            20098494350 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            20804524200 ( +3.51)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            20804524200 ( +4.32)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            20804524200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20804524200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            20804524200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19942340300 ( -4.14)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            19942340300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19630032200 ( -1.57)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            19630032200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20079809250 ( +2.29)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            20079809250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20079809250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            20079809250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            20079809250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20079809250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            20079809250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            20079809250 ( +0.00)    -8780.50 (-214757145.20)       6359864 ( 6359864)              
##>                                  END            20079809250 ( +0.00)    -8780.50 (   +0.00)       6359864 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(5), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'FADD'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: FADD, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: FADD, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.056s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: FADD, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.558s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                                                           Message Text                                                            |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372  |Info    |   10 |Bitwidth mismatch in assignment.                                                                                                   |
|           |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments    |
|           |        |      | present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value,  |
|           |        |      | the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in |
|           |        |      | this implicit assignment.                                                                                                         |
| CDFG-464  |Warning |    3 |Connected signal is wider than module port.                                                                                        |
|           |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                 |
| CDFG-738  |Info    |   25 |Common subexpression eliminated.                                                                                                   |
| CDFG-739  |Info    |   25 |Common subexpression kept.                                                                                                         |
| CDFG-773  |Info    |    4 |Skip related conditional write and read sequence.                                                                                  |
| CWD-19    |Info    | 1535 |An implementation was inferred.                                                                                                    |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                                                                                                         |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                                                                                                    |
| DPOPT-3   |Info    |    1 |Implementing datapath configurations.                                                                                              |
| DPOPT-4   |Info    |    1 |Done implementing datapath configurations.                                                                                         |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                                                                                                      |
| DPOPT-10  |Info    |   29 |Optimized a mux chain.                                                                                                             |
| ELAB-1    |Info    |    1 |Elaborating Design.                                                                                                                |
| ELAB-2    |Info    |   10 |Elaborating Subdesign.                                                                                                             |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                                                                                                           |
| GB-6      |Info    |    2 |A datapath component has been ungrouped.                                                                                           |
| GLO-34    |Info    |    1 |Deleting instances not driving any primary outputs.                                                                                |
|           |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not  |
|           |        |      | drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2  |
|           |        |      | or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this     |
|           |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.     |
| GLO-51    |Info    |   13 |Hierarchical instance automatically ungrouped.                                                                                     |
|           |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup,    |
|           |        |      | set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute         |
|           |        |      | 'ungroup_ok' of instances or modules to 'false'.                                                                                  |
| LBR-9     |Warning |    2 |Library cell has no output pins defined.                                                                                           |
|           |        |      |Add the missing output pin(s)                                                                                                      |
|           |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell   |
|           |        |      | does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute        |
|           |        |      | 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from  |
|           |        |      | the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no      |
|           |        |      | output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the   |
|           |        |      | output function defined in the pin group (output pin)                                                                             |
|           |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                |
| LBR-41    |Info    |    1 |An output library pin lacks a function attribute.                                                                                  |
|           |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                    |
|           |        |      | (because one of its outputs does not have a valid function.                                                                       |
| LBR-155   |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                           |
|           |        |      |The 'timing_sense' attribute will be respected.                                                                                    |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                         |
| LBR-162   |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                            |
|           |        |      |Setting the 'timing_sense' to non_unate.                                                                                           |
| LBR-412   |Info    |    1 |Created nominal operating condition.                                                                                               |
|           |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                   |
|           |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                       |
| LBR-518   |Info    |    1 |Missing a function attribute in the output pin definition.                                                                         |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                       |
| RTLOPT-30 |Info    |    1 |Accepted resource sharing opportunity.                                                                                             |
| RTLOPT-40 |Info    |   19 |Transformed datapath macro.                                                                                                        |
| SDC-202   |Error   |    1 |Could not interpret SDC command.                                                                                                   |
|           |        |      |The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl    |
|           |        |      | variable $::dc::sdc_failed_commands.                                                                                              |
| SDC-208   |Warning |    1 |Could not find requested search value.                                                                                             |
|           |        |      |Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing   |
|           |        |      | with different naming style.                                                                                                      |
| SDC-209   |Warning |    1 |One or more commands failed when these constraints were applied.                                                                   |
|           |        |      |You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.                |
| SYNTH-1   |Info    |    1 |Synthesizing.                                                                                                                      |
| TUI-61    |Error   |    1 |A required object parameter could not be found.                                                                                    |
|           |        |      |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of  |
|           |        |      | an object.                                                                                                                        |
| VLOGPT-16 |Warning |    4 |Truncation in sized number.                                                                                                        |
|           |        |      |The number of bits specified is larger than the number of declared bits, e.g. 3'b1001.  In this case, the resulting number will be |
|           |        |      | pruned to 3'b001 which may not be the intent of the user.                                                                         |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
new_area=49382050  new_slack=-7701.00  new_is_better=0
new_area=1745722200  new_slack=-8018.10  new_is_better=0
new_area=600592500  new_slack=-7322.20  new_is_better=0
new_area=637962700  new_slack=-7746.90  new_is_better=0
new_area=26693000  new_slack=-7741.10  new_is_better=0
new_area=17299733300  new_slack=-17105.50  new_is_better=0
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    8 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: -2886 ps
Target path end-point (Port: FADD/o_res[35])

PBS_Generic_Opt-Post - Elapsed_Time 180, CPU_Time 178.870562
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:51:11 (Nov28) |  268.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:02:58(00:03:00) | 100.0(100.0) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:51:11 (Nov28) |  268.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:02:58(00:03:00) | 100.0(100.0) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      6252     23088       268
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      7236     19309       693
##>G:Misc                             179
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      180
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'FADD' to generic gates.
##Generic Timing Info for library domain: _default_ typical gate delay: 182.5 ps std_slew: 29.2 ps std_load: 0.8 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'FADD' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:51:11 (Nov28) |  268.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:02:58(00:03:00) | 100.0( 99.4) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:01) |   0.0(  0.6) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:51:11 (Nov28) |  268.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:02:58(00:03:00) | 100.0( 99.4) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:01) |   0.0(  0.6) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
new_area=2669300  new_slack=-3695.50  new_is_better=0
new_area=49382050  new_slack=-4676.40  new_is_better=0
new_area=611269700  new_slack=-4676.40  new_is_better=0
new_area=637962700  new_slack=-4766.40  new_is_better=0
new_area=36734906600  new_slack=-12716.70  new_is_better=0
new_area=28027650  new_slack=-4808.50  new_is_better=0
new_area=1229212650  new_slack=-4823.20  new_is_better=0
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: -2746 ps
Target path end-point (Port: FADD/o_res[55])

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 64 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                 9089    -3285  i_A[3] --> o_res[62]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default             -2746    -3286      -5%     8000 

 
Global incremental target info
==============================
Cost Group 'default' target slack: -3286 ps
Target path end-point (Port: FADD/o_res[57])

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   28 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr                8024    -3328  i_A[3] --> o_res[49]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default             -3286    -3328      +0%     8000 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 90, CPU_Time 90.76362600000004
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:51:11 (Nov28) |  268.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:02:58(00:03:00) |  66.3( 66.4) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:01) |   0.0(  0.4) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:43(00:04:51) |  00:01:30(00:01:30) |  33.7( 33.2) |    7:55:42 (Nov28) |  683.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/FADD/fv_map.fv.json' for netlist 'fv/FADD/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/FADD/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/FADD/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 1.9586909999999875
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:51:11 (Nov28) |  268.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:02:58(00:03:00) |  65.9( 65.9) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:01) |   0.0(  0.4) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:43(00:04:51) |  00:01:30(00:01:30) |  33.4( 33.0) |    7:55:42 (Nov28) |  683.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:04:53) |  00:00:01(00:00:02) |   0.7(  0.7) |    7:55:44 (Nov28) |  683.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.9281680000000279
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:51:11 (Nov28) |  268.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:02:58(00:03:00) |  65.6( 65.9) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:01) |   0.0(  0.4) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:43(00:04:51) |  00:01:30(00:01:30) |  33.3( 33.0) |    7:55:42 (Nov28) |  683.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:04:53) |  00:00:01(00:00:02) |   0.7(  0.7) |    7:55:44 (Nov28) |  683.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:04:53) |  00:00:00(00:00:00) |   0.3(  0.0) |    7:55:44 (Nov28) |  683.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/FADD ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 3, CPU_Time 3.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:51:11 (Nov28) |  268.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:02:58(00:03:00) |  64.9( 65.2) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:01) |   0.0(  0.4) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:43(00:04:51) |  00:01:30(00:01:30) |  32.9( 32.6) |    7:55:42 (Nov28) |  683.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:04:53) |  00:00:01(00:00:02) |   0.7(  0.7) |    7:55:44 (Nov28) |  683.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:04:53) |  00:00:00(00:00:00) |   0.3(  0.0) |    7:55:44 (Nov28) |  683.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:49(00:04:56) |  00:00:03(00:00:03) |   1.1(  1.1) |    7:55:47 (Nov28) |  682.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  8010    -3323   -199343         0        0
            Path: i_A[3] --> o_res[49]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 8010    -3323   -199343         0        0
            Path: i_A[3] --> o_res[49]
 incr_delay                 8491    -2971   -179811        99        0
            Path: i_A[37] --> o_res[55]
 incr_delay                 8667    -2913   -176523         0        0
            Path: i_A[37] --> o_res[62]
 incr_delay                 8668    -2911   -176448         0        0
            Path: i_A[37] --> o_res[62]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       615  (      136 /      138 )  3.93
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       304  (        0 /        0 )  0.00
    plc_st_fence       304  (        0 /        0 )  0.00
        plc_star       304  (        0 /        0 )  0.00
      plc_laf_st       304  (        0 /        0 )  0.00
 plc_laf_st_fence       304  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       522  (       78 /       81 )  3.34
   plc_laf_lo_st       302  (        0 /        0 )  0.00
       plc_lo_st       302  (        0 /        0 )  0.00
        mb_split       302  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_tns                   8668    -2911   -176448         0        0
            Path: i_A[37] --> o_res[62]
 incr_tns                   8657    -2873   -173455         0        0
            Path: i_A[37] --> o_res[62]
 incr_tns                   8657    -2873   -173455         0        0
            Path: i_A[37] --> o_res[62]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       749  (       52 /      107 )  1.89
   plc_laf_lo_st       697  (        0 /        0 )  0.00
       plc_lo_st       697  (        0 /        0 )  0.00
            fopt       697  (        0 /        0 )  0.06
       crit_dnsz      1319  (       80 /      146 )  2.96
             dup       617  (        0 /        0 )  0.15
        setup_dn       617  (        0 /        0 )  0.00
        mb_split       617  (        0 /        0 )  0.01

PBS_TechMap-Postmap Cleanup - Elapsed_Time 14, CPU_Time 14.802186000000006
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:51:11 (Nov28) |  268.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:02:58(00:03:00) |  61.6( 62.1) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:01) |   0.0(  0.3) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:43(00:04:51) |  00:01:30(00:01:30) |  31.3( 31.0) |    7:55:42 (Nov28) |  683.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:04:53) |  00:00:01(00:00:02) |   0.7(  0.7) |    7:55:44 (Nov28) |  683.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:04:53) |  00:00:00(00:00:00) |   0.3(  0.0) |    7:55:44 (Nov28) |  683.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:49(00:04:56) |  00:00:03(00:00:03) |   1.0(  1.0) |    7:55:47 (Nov28) |  682.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:04(00:05:10) |  00:00:14(00:00:14) |   5.1(  4.8) |    7:56:01 (Nov28) |  687.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:51:11 (Nov28) |  268.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:02:58(00:03:00) |  61.4( 62.1) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:11 (Nov28) |  693.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:01) |   0.0(  0.3) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:21) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:54:12 (Nov28) |  693.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:43(00:04:51) |  00:01:30(00:01:30) |  31.2( 31.0) |    7:55:42 (Nov28) |  683.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:04:53) |  00:00:01(00:00:02) |   0.7(  0.7) |    7:55:44 (Nov28) |  683.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:04:53) |  00:00:00(00:00:00) |   0.3(  0.0) |    7:55:44 (Nov28) |  683.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:49(00:04:56) |  00:00:03(00:00:03) |   1.0(  1.0) |    7:55:47 (Nov28) |  682.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:04(00:05:10) |  00:00:14(00:00:14) |   5.1(  4.8) |    7:56:01 (Nov28) |  687.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:05(00:05:10) |  00:00:01(00:00:00) |   0.3(  0.0) |    7:56:01 (Nov28) |  687.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      7236     19309       693
##>M:Pre Cleanup                        0         -         -      7236     19309       693
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      5585      8023       683
##>M:Const Prop                         0     -3328    199611      5585      8023       683
##>M:Cleanup                           14     -2873    173455      5988      8657       687
##>M:MBCI                               0         -         -      5988      8657       687
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              93
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      109
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'FADD'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'FADD' using 'medium' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_iopt                  8657    -2873   -173455         0        0
            Path: i_A[37] --> o_res[62]
-------------------------------------------------------------------------------
 const_prop                 8657    -2873   -173455         0        0
            Path: i_A[37] --> o_res[62]
 simp_cc_inputs             8562    -2857   -172271         0        0
            Path: i_A[37] --> o_res[57]
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 8562    -2857   -172271         0        0
            Path: i_A[37] --> o_res[57]
 incr_delay                 8622    -2791   -169092         0        0
            Path: i_A[37] --> o_res[49]
 incr_delay                 8810    -2735   -166221         0        0
            Path: i_A[37] --> o_res[29]
 incr_delay                 8815    -2707   -164633         0        0
            Path: i_A[37] --> o_res[38]
 incr_delay                 8901    -2674   -164039         0        0
            Path: i_A[37] --> o_res[38]
 incr_delay                 8923    -2654   -163122         0        0
            Path: i_A[37] --> o_res[48]
 incr_delay                 8961    -2640   -162311         0        0
            Path: i_A[37] --> o_res[47]
 incr_delay                 8960    -2636   -162063         0        0
            Path: i_A[37] --> o_res[38]
 incr_delay                 8993    -2629   -161749         0        0
            Path: i_A[37] --> o_res[48]
 incr_delay                 8994    -2627   -161737         0        0
            Path: i_A[37] --> o_res[38]
 incr_delay                 9004    -2623   -161624         0        0
            Path: i_A[37] --> o_res[11]
 incr_delay                 9001    -2618   -161432         0        0
            Path: i_A[37] --> o_res[38]
 incr_delay                 9001    -2616   -161300         0        0
            Path: i_A[37] --> o_res[38]
 incr_delay                 9002    -2615   -161212         0        0
            Path: i_A[37] --> o_res[38]
 incr_delay                 9006    -2613   -161105         0        0
            Path: i_A[37] --> o_res[38]
 incr_delay                 9006    -2613   -161092         0        0
            Path: i_A[37] --> o_res[38]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      1737  (      128 /      137 )  5.46
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st      1163  (        0 /        0 )  0.00
    plc_st_fence      1163  (        0 /        0 )  0.00
        plc_star      1163  (        0 /        0 )  0.00
      plc_laf_st      1163  (        0 /        0 )  0.00
 plc_laf_st_fence      1163  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st      1163  (        0 /        0 )  0.00
       plc_lo_st      1163  (        0 /        0 )  0.00
            fopt      1163  (        0 /        0 )  0.08
       crit_dnsz      3692  (      151 /      159 )  7.95
             dup      1451  (       25 /       25 )  0.94
            fopt      1584  (       60 /       75 )  4.44
        setup_dn      1162  (        0 /        0 )  0.00
         buf2inv      1162  (        0 /        0 )  0.00
        mb_split      1162  (        0 /        0 )  0.01
             exp       116  (       13 /       85 )  4.23
       gate_deco       753  (        5 /        5 )  15.61
       gcomp_tim       922  (       47 /       51 )  6.11
  inv_pair_2_buf      1196  (        0 /        0 )  0.01

 init_drc                   9006    -2613   -161092         0        0
            Path: i_A[37] --> o_res[38]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   9006    -2613   -161092         0        0
            Path: i_A[37] --> o_res[38]
 incr_tns                   8994    -2612   -160008         0        0
            Path: i_A[37] --> o_res[38]
 incr_tns                   8994    -2612   -160008         0        0
            Path: i_A[37] --> o_res[38]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       442  (       14 /       25 )  0.95
   plc_laf_lo_st       428  (        0 /        0 )  0.00
       plc_lo_st       428  (        0 /        0 )  0.00
            fopt       428  (        0 /        0 )  0.02
       crit_dnsz       705  (       38 /       61 )  1.26
             dup       390  (        0 /        0 )  0.08
        setup_dn       390  (        0 /        0 )  0.00
         buf2inv       390  (        0 /        0 )  0.00
        mb_split       390  (        0 /        0 )  0.00

 init_area                  8994    -2612   -160008         0        0
            Path: i_A[37] --> o_res[38]
 undup                      8973    -2612   -160000         0        0
            Path: i_A[37] --> o_res[38]
 rem_buf                    8726    -2612   -159780         0        0
            Path: i_A[37] --> o_res[57]
 rem_inv                    8454    -2612   -159747         0        0
            Path: i_A[37] --> o_res[57]
 merge_bi                   8360    -2612   -159693         0        0
            Path: i_A[37] --> o_res[38]
 merge_bi                   8347    -2612   -159693         0        0
            Path: i_A[37] --> o_res[38]
 io_phase                   8325    -2612   -159694         0        0
            Path: i_A[37] --> o_res[38]
 gate_comp                  8202    -2612   -159490         0        0
            Path: i_A[37] --> o_res[38]
 glob_area                  8139    -2610   -159378         0        0
            Path: i_A[37] --> o_res[38]
 area_down                  8069    -2605   -158911         0        0
            Path: i_A[35] --> o_res[38]
 rem_buf                    8059    -2605   -158911         0        0
            Path: i_A[35] --> o_res[38]
 rem_inv                    8051    -2605   -158911         0        0
            Path: i_A[35] --> o_res[38]
 merge_bi                   8042    -2605   -158912         0        0
            Path: i_A[35] --> o_res[38]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        33  (       17 /       17 )  0.17
         rem_buf       189  (      123 /      124 )  0.82
         rem_inv       455  (      273 /      308 )  2.28
        merge_bi       172  (      115 /      133 )  1.38
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase       124  (       43 /       49 )  0.62
       gate_comp      1269  (      226 /      263 )  6.43
       gcomp_mog         3  (        0 /        0 )  0.37
       glob_area       134  (       96 /      134 )  2.77
       area_down       148  (       68 /       95 )  2.37
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf        64  (        6 /       10 )  0.25
         rem_inv       109  (       14 /       29 )  0.65
        merge_bi        56  (       17 /       31 )  0.61
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 8042    -2605   -158912         0        0
            Path: i_A[35] --> o_res[38]
 incr_delay                 8080    -2585   -157925         0        0
            Path: i_A[37] --> o_res[38]
 incr_delay                 8109    -2574   -157707         0        0
            Path: i_A[37] --> o_res[47]
 incr_delay                 8126    -2556   -156716         0        0
            Path: i_A[37] --> o_res[38]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       589  (       67 /       73 )  2.66
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       289  (        0 /        0 )  0.00
    plc_st_fence       289  (        0 /        0 )  0.00
        plc_star       289  (        0 /        0 )  0.00
      plc_laf_st       289  (        0 /        0 )  0.00
 plc_laf_st_fence       289  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       289  (        0 /        0 )  0.00
       plc_lo_st       289  (        0 /        0 )  0.00
            fopt       289  (        0 /        0 )  0.02
       crit_dnsz      1234  (       38 /       39 )  2.52
             dup       343  (        5 /        5 )  0.19
            fopt       336  (        5 /        8 )  0.67
        setup_dn       289  (        0 /        0 )  0.00
         buf2inv       289  (        0 /        0 )  0.00
        mb_split       289  (        0 /        0 )  0.00
             exp        16  (        2 /       12 )  0.36
       gate_deco       227  (        1 /        1 )  4.78
       gcomp_tim       300  (        5 /        5 )  1.70
  inv_pair_2_buf       301  (        0 /        0 )  0.00

 init_drc                   8126    -2556   -156716         0        0
            Path: i_A[37] --> o_res[38]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  8126    -2556   -156716         0        0
            Path: i_A[37] --> o_res[38]
 undup                      8118    -2556   -156715         0        0
            Path: i_A[37] --> o_res[38]
 rem_buf                    8109    -2556   -156715         0        0
            Path: i_A[37] --> o_res[38]
 rem_inv                    8091    -2556   -156717         0        0
            Path: i_A[37] --> o_res[38]
 merge_bi                   8087    -2555   -156657         0        0
            Path: i_A[37] --> o_res[57]
 io_phase                   8087    -2555   -156653         0        0
            Path: i_A[37] --> o_res[57]
 gate_comp                  8063    -2554   -156652         0        0
            Path: i_A[37] --> o_res[62]
 glob_area                  8054    -2554   -156638         0        0
            Path: i_A[37] --> o_res[62]
 area_down                  8028    -2554   -156611         0        0
            Path: i_A[37] --> o_res[62]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        21  (        5 /        9 )  0.19
         rem_buf        65  (        5 /        5 )  0.20
         rem_inv        97  (       20 /       22 )  0.37
        merge_bi        41  (        7 /       21 )  0.59
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        75  (        1 /        7 )  0.27
       gate_comp       958  (       38 /       60 )  4.61
       gcomp_mog         3  (        0 /        0 )  0.33
       glob_area        98  (       24 /       98 )  3.22
       area_down       136  (       37 /       52 )  2.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                  Message Text                                   |
----------------------------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info |    1 |Wrote formal verification information.                                           |
| CPI-506 |Info |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info |    4 |Resetting power analysis results.                                                |
|         |     |      |All computed switching activities are removed.                                   |
| SYNTH-5 |Info |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                        |
----------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'FADD'.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'FADD'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : FADD
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  19%  38%  58%  77% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/reports/FADD_400MHtz_slow_hvt_power.rpt
Normal exit.