Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2351
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00002714214861043729
power__switching__total,0.0000033115322821686277
power__leakage__total,0.0000017522220332466532
power__total,0.000032205902243731543
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2505881684195053
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2507274459018836
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13869580876363452
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.469002516764645
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.138696
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.303679
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25104027900349485
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25116370805174837
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6750849514926893
timing__setup__ws__corner:nom_slow_1p08V_125C,15.082664433193937
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.675085
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.682470
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2507577549913131
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2508884282450071
timing__hold__ws__corner:nom_typ_1p20V_25C,0.33006270872887344
timing__setup__ws__corner:nom_typ_1p20V_25C,15.3292636256843
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.330063
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.083937
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2505881684195053
clock__skew__worst_setup,0.2507274459018836
timing__hold__ws,0.13869580876363452
timing__setup__ws,15.082664433193937
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.138696
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.682470
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,51
design__instance__area__stdcell,713.059
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.024638
design__instance__utilization__stdcell,0.024638
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,6
design__instance__area__class:buffer,43.5456
design__instance__count__class:inverter,6
design__instance__area__class:inverter,32.6592
design__instance__count__class:sequential_cell,6
design__instance__area__class:sequential_cell,293.933
design__instance__count__class:multi_input_combinational_cell,24
design__instance__area__class:multi_input_combinational_cell,174.182
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,739.938
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,6
design__instance__count__class:timing_repair_buffer,6
design__instance__area__class:timing_repair_buffer,97.9776
global_route__vias,146
global_route__wirelength,863
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,70
route__net__special,2
route__drc_errors__iter:0,7
route__wirelength__iter:0,670
route__drc_errors__iter:1,0
route__wirelength__iter:1,665
route__drc_errors,0
route__wirelength,665
route__vias,177
route__vias__singlecut,177
route__vias__multicut,0
design__disconnected_pin__count,18
design__critical_disconnected_pin__count,0
route__wirelength__max,92.91
design__instance__count__class:fill_cell,2300
design__instance__area__class:fill_cell,28228.4
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,24
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,24
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,24
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,24
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19993
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000733218
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000901203
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000057082
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000901203
design_powergrid__voltage__worst,0.0000901203
design_powergrid__voltage__worst__net:VPWR,1.19993
design_powergrid__drop__worst,0.0000901203
design_powergrid__drop__worst__net:VPWR,0.0000733218
design_powergrid__voltage__worst__net:VGND,0.0000901203
design_powergrid__drop__worst__net:VGND,0.0000901203
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000006010000000000000056261419134617796089514740742743015289306640625
ir__drop__worst,0.000073300000000000006318036371855129118557670153677463531494140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
