{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713813836243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713813836243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 21:23:56 2024 " "Processing started: Mon Apr 22 21:23:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713813836243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713813836243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MixColumns -c MixColumns " "Command: quartus_map --read_settings_files=on --write_settings_files=off MixColumns -c MixColumns" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713813836243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713813836402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713813836402 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 MixColumns.v(3) " "Verilog HDL Declaration information at MixColumns.v(3): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713813840992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 MixColumns.v(4) " "Verilog HDL Declaration information at MixColumns.v(4): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713813840992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 MixColumns.v(5) " "Verilog HDL Declaration information at MixColumns.v(5): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713813840992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 MixColumns.v(6) " "Verilog HDL Declaration information at MixColumns.v(6): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713813840992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B0 b0 MixColumns.v(8) " "Verilog HDL Declaration information at MixColumns.v(8): object \"B0\" differs only in case from object \"b0\" in the same scope" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713813840992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 MixColumns.v(9) " "Verilog HDL Declaration information at MixColumns.v(9): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713813840992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2 b2 MixColumns.v(10) " "Verilog HDL Declaration information at MixColumns.v(10): object \"B2\" differs only in case from object \"b2\" in the same scope" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713813840992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B3 b3 MixColumns.v(11) " "Verilog HDL Declaration information at MixColumns.v(11): object \"B3\" differs only in case from object \"b3\" in the same scope" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713813840992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713813840993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713813840993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MixColumns " "Elaborating entity \"MixColumns\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713813841005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 MixColumns.v(26) " "Verilog HDL assignment warning at MixColumns.v(26): truncated value with size 8 to match size of target (1)" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713813841005 "|MixColumns"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 MixColumns.v(30) " "Verilog HDL assignment warning at MixColumns.v(30): truncated value with size 8 to match size of target (1)" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713813841005 "|MixColumns"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 MixColumns.v(34) " "Verilog HDL assignment warning at MixColumns.v(34): truncated value with size 8 to match size of target (1)" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713813841005 "|MixColumns"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 MixColumns.v(38) " "Verilog HDL assignment warning at MixColumns.v(38): truncated value with size 8 to match size of target (1)" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713813841005 "|MixColumns"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "temp A0\[7\] MixColumns.v(30) " "Net \"temp\" at MixColumns.v(30) is already driven by input port \"A0\[7\]\", and cannot be driven by another signal" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 30 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1713813841008 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "A0\[7\] MixColumns.v(3) " "\"A0\[7\]\" was declared at MixColumns.v(3)" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/MixColumns/MixColumns.v" 3 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713813841008 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713813841008 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Desktop/MixColumns/output_files/MixColumns.map.smsg " "Generated suppressed messages file C:/Users/DELL/Desktop/MixColumns/output_files/MixColumns.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713813841022 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713813841057 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 22 21:24:01 2024 " "Processing ended: Mon Apr 22 21:24:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713813841057 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713813841057 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713813841057 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713813841057 ""}
