# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../rcs_project.srcs/sources_1/imports/new/Generic_size_of_matrices_pkg.vhd" \
"../../../../rcs_project.srcs/sources_1/imports/new/regs_package.vhd" \
"../../../../rcs_project.srcs/sources_1/new/hidden_layer_with_10neuron.vhd" \
"../../../../rcs_project.srcs/sources_1/new/neuron_with_relu_activation.vhd" \
"../../../../rcs_project.srcs/sources_1/new/neuron_with_sigmoid_activation.vhd" \
"../../../../rcs_project.srcs/sources_1/new/output_layer_with_10neuron.vhd" \
"../../../../rcs_project.srcs/sources_1/new/rcs_project.vhd" \
"../../../../rcs_project.srcs/sources_1/new/sigmoid.vhd" \
"../../../../rcs_project.srcs/sim_1/new/test_bench.vhd" \

# Do not sort compile order
nosort
