$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module tb_mux4to1 $end
  $var wire 32 + WIDTH [31:0] $end
  $var wire 8 # in0 [7:0] $end
  $var wire 8 $ in1 [7:0] $end
  $var wire 8 % in2 [7:0] $end
  $var wire 8 & in3 [7:0] $end
  $var wire 2 ' sel [1:0] $end
  $var wire 8 ( out [7:0] $end
  $scope module dut $end
   $var wire 32 + WIDTH [31:0] $end
   $var wire 8 # in0 [7:0] $end
   $var wire 8 $ in1 [7:0] $end
   $var wire 8 % in2 [7:0] $end
   $var wire 8 & in3 [7:0] $end
   $var wire 2 ' sel [1:0] $end
   $var wire 8 ( out [7:0] $end
  $upscope $end
  $scope module unnamedblk1 $end
   $var wire 32 ) i [31:0] $end
  $upscope $end
  $scope module unnamedblk2 $end
   $var wire 32 * i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b10101010 #
b10111011 $
b11001100 %
b11011101 &
b00 '
b10101010 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000001000 +
#10000
b01 '
b10111011 (
b00000000000000000000000000000001 )
#20000
b10 '
b11001100 (
b00000000000000000000000000000010 )
#30000
b11 '
b11011101 (
b00000000000000000000000000000011 )
#40000
b00010001 #
b00100010 $
b00110011 %
b01000100 &
b01000100 (
b00000000000000000000000000000100 )
#50000
b00 '
b00010001 (
#60000
b01 '
b00100010 (
b00000000000000000000000000000001 *
#70000
b10 '
b00110011 (
b00000000000000000000000000000010 *
#80000
b11 '
b01000100 (
b00000000000000000000000000000011 *
#90000
b00000000000000000000000000000100 *
