
DEM_BUZZER_BUTTON.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000021bc  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08002274  08002274  00003274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080022c8  080022c8  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080022c8  080022c8  000032c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080022d0  080022d0  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080022d0  080022d0  000032d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080022d4  080022d4  000032d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080022d8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  20000010  080022e4  00004010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  080022e4  00004078  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005280  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001713  00000000  00000000  000092b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005e0  00000000  00000000  0000a9c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000044d  00000000  00000000  0000afa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013cf3  00000000  00000000  0000b3f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008106  00000000  00000000  0001f0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c5ca  00000000  00000000  000271ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a37b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000131c  00000000  00000000  000a37fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000a4b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000010 	.word	0x20000010
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800225c 	.word	0x0800225c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000014 	.word	0x20000014
 80000fc:	0800225c 	.word	0x0800225c

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <__aeabi_uldivmod>:
 8000218:	2b00      	cmp	r3, #0
 800021a:	d111      	bne.n	8000240 <__aeabi_uldivmod+0x28>
 800021c:	2a00      	cmp	r2, #0
 800021e:	d10f      	bne.n	8000240 <__aeabi_uldivmod+0x28>
 8000220:	2900      	cmp	r1, #0
 8000222:	d100      	bne.n	8000226 <__aeabi_uldivmod+0xe>
 8000224:	2800      	cmp	r0, #0
 8000226:	d002      	beq.n	800022e <__aeabi_uldivmod+0x16>
 8000228:	2100      	movs	r1, #0
 800022a:	43c9      	mvns	r1, r1
 800022c:	0008      	movs	r0, r1
 800022e:	b407      	push	{r0, r1, r2}
 8000230:	4802      	ldr	r0, [pc, #8]	@ (800023c <__aeabi_uldivmod+0x24>)
 8000232:	a102      	add	r1, pc, #8	@ (adr r1, 800023c <__aeabi_uldivmod+0x24>)
 8000234:	1840      	adds	r0, r0, r1
 8000236:	9002      	str	r0, [sp, #8]
 8000238:	bd03      	pop	{r0, r1, pc}
 800023a:	46c0      	nop			@ (mov r8, r8)
 800023c:	ffffffd9 	.word	0xffffffd9
 8000240:	b403      	push	{r0, r1}
 8000242:	4668      	mov	r0, sp
 8000244:	b501      	push	{r0, lr}
 8000246:	9802      	ldr	r0, [sp, #8]
 8000248:	f000 f806 	bl	8000258 <__udivmoddi4>
 800024c:	9b01      	ldr	r3, [sp, #4]
 800024e:	469e      	mov	lr, r3
 8000250:	b002      	add	sp, #8
 8000252:	bc0c      	pop	{r2, r3}
 8000254:	4770      	bx	lr
 8000256:	46c0      	nop			@ (mov r8, r8)

08000258 <__udivmoddi4>:
 8000258:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025a:	4657      	mov	r7, sl
 800025c:	464e      	mov	r6, r9
 800025e:	4645      	mov	r5, r8
 8000260:	46de      	mov	lr, fp
 8000262:	b5e0      	push	{r5, r6, r7, lr}
 8000264:	0004      	movs	r4, r0
 8000266:	000d      	movs	r5, r1
 8000268:	4692      	mov	sl, r2
 800026a:	4699      	mov	r9, r3
 800026c:	b083      	sub	sp, #12
 800026e:	428b      	cmp	r3, r1
 8000270:	d830      	bhi.n	80002d4 <__udivmoddi4+0x7c>
 8000272:	d02d      	beq.n	80002d0 <__udivmoddi4+0x78>
 8000274:	4649      	mov	r1, r9
 8000276:	4650      	mov	r0, sl
 8000278:	f000 f8ba 	bl	80003f0 <__clzdi2>
 800027c:	0029      	movs	r1, r5
 800027e:	0006      	movs	r6, r0
 8000280:	0020      	movs	r0, r4
 8000282:	f000 f8b5 	bl	80003f0 <__clzdi2>
 8000286:	1a33      	subs	r3, r6, r0
 8000288:	4698      	mov	r8, r3
 800028a:	3b20      	subs	r3, #32
 800028c:	d434      	bmi.n	80002f8 <__udivmoddi4+0xa0>
 800028e:	469b      	mov	fp, r3
 8000290:	4653      	mov	r3, sl
 8000292:	465a      	mov	r2, fp
 8000294:	4093      	lsls	r3, r2
 8000296:	4642      	mov	r2, r8
 8000298:	001f      	movs	r7, r3
 800029a:	4653      	mov	r3, sl
 800029c:	4093      	lsls	r3, r2
 800029e:	001e      	movs	r6, r3
 80002a0:	42af      	cmp	r7, r5
 80002a2:	d83b      	bhi.n	800031c <__udivmoddi4+0xc4>
 80002a4:	42af      	cmp	r7, r5
 80002a6:	d100      	bne.n	80002aa <__udivmoddi4+0x52>
 80002a8:	e079      	b.n	800039e <__udivmoddi4+0x146>
 80002aa:	465b      	mov	r3, fp
 80002ac:	1ba4      	subs	r4, r4, r6
 80002ae:	41bd      	sbcs	r5, r7
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	da00      	bge.n	80002b6 <__udivmoddi4+0x5e>
 80002b4:	e076      	b.n	80003a4 <__udivmoddi4+0x14c>
 80002b6:	2200      	movs	r2, #0
 80002b8:	2300      	movs	r3, #0
 80002ba:	9200      	str	r2, [sp, #0]
 80002bc:	9301      	str	r3, [sp, #4]
 80002be:	2301      	movs	r3, #1
 80002c0:	465a      	mov	r2, fp
 80002c2:	4093      	lsls	r3, r2
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	4642      	mov	r2, r8
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9300      	str	r3, [sp, #0]
 80002ce:	e029      	b.n	8000324 <__udivmoddi4+0xcc>
 80002d0:	4282      	cmp	r2, r0
 80002d2:	d9cf      	bls.n	8000274 <__udivmoddi4+0x1c>
 80002d4:	2200      	movs	r2, #0
 80002d6:	2300      	movs	r3, #0
 80002d8:	9200      	str	r2, [sp, #0]
 80002da:	9301      	str	r3, [sp, #4]
 80002dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <__udivmoddi4+0x8e>
 80002e2:	601c      	str	r4, [r3, #0]
 80002e4:	605d      	str	r5, [r3, #4]
 80002e6:	9800      	ldr	r0, [sp, #0]
 80002e8:	9901      	ldr	r1, [sp, #4]
 80002ea:	b003      	add	sp, #12
 80002ec:	bcf0      	pop	{r4, r5, r6, r7}
 80002ee:	46bb      	mov	fp, r7
 80002f0:	46b2      	mov	sl, r6
 80002f2:	46a9      	mov	r9, r5
 80002f4:	46a0      	mov	r8, r4
 80002f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002f8:	4642      	mov	r2, r8
 80002fa:	469b      	mov	fp, r3
 80002fc:	2320      	movs	r3, #32
 80002fe:	1a9b      	subs	r3, r3, r2
 8000300:	4652      	mov	r2, sl
 8000302:	40da      	lsrs	r2, r3
 8000304:	4641      	mov	r1, r8
 8000306:	0013      	movs	r3, r2
 8000308:	464a      	mov	r2, r9
 800030a:	408a      	lsls	r2, r1
 800030c:	0017      	movs	r7, r2
 800030e:	4642      	mov	r2, r8
 8000310:	431f      	orrs	r7, r3
 8000312:	4653      	mov	r3, sl
 8000314:	4093      	lsls	r3, r2
 8000316:	001e      	movs	r6, r3
 8000318:	42af      	cmp	r7, r5
 800031a:	d9c3      	bls.n	80002a4 <__udivmoddi4+0x4c>
 800031c:	2200      	movs	r2, #0
 800031e:	2300      	movs	r3, #0
 8000320:	9200      	str	r2, [sp, #0]
 8000322:	9301      	str	r3, [sp, #4]
 8000324:	4643      	mov	r3, r8
 8000326:	2b00      	cmp	r3, #0
 8000328:	d0d8      	beq.n	80002dc <__udivmoddi4+0x84>
 800032a:	07fb      	lsls	r3, r7, #31
 800032c:	0872      	lsrs	r2, r6, #1
 800032e:	431a      	orrs	r2, r3
 8000330:	4646      	mov	r6, r8
 8000332:	087b      	lsrs	r3, r7, #1
 8000334:	e00e      	b.n	8000354 <__udivmoddi4+0xfc>
 8000336:	42ab      	cmp	r3, r5
 8000338:	d101      	bne.n	800033e <__udivmoddi4+0xe6>
 800033a:	42a2      	cmp	r2, r4
 800033c:	d80c      	bhi.n	8000358 <__udivmoddi4+0x100>
 800033e:	1aa4      	subs	r4, r4, r2
 8000340:	419d      	sbcs	r5, r3
 8000342:	2001      	movs	r0, #1
 8000344:	1924      	adds	r4, r4, r4
 8000346:	416d      	adcs	r5, r5
 8000348:	2100      	movs	r1, #0
 800034a:	3e01      	subs	r6, #1
 800034c:	1824      	adds	r4, r4, r0
 800034e:	414d      	adcs	r5, r1
 8000350:	2e00      	cmp	r6, #0
 8000352:	d006      	beq.n	8000362 <__udivmoddi4+0x10a>
 8000354:	42ab      	cmp	r3, r5
 8000356:	d9ee      	bls.n	8000336 <__udivmoddi4+0xde>
 8000358:	3e01      	subs	r6, #1
 800035a:	1924      	adds	r4, r4, r4
 800035c:	416d      	adcs	r5, r5
 800035e:	2e00      	cmp	r6, #0
 8000360:	d1f8      	bne.n	8000354 <__udivmoddi4+0xfc>
 8000362:	9800      	ldr	r0, [sp, #0]
 8000364:	9901      	ldr	r1, [sp, #4]
 8000366:	465b      	mov	r3, fp
 8000368:	1900      	adds	r0, r0, r4
 800036a:	4169      	adcs	r1, r5
 800036c:	2b00      	cmp	r3, #0
 800036e:	db24      	blt.n	80003ba <__udivmoddi4+0x162>
 8000370:	002b      	movs	r3, r5
 8000372:	465a      	mov	r2, fp
 8000374:	4644      	mov	r4, r8
 8000376:	40d3      	lsrs	r3, r2
 8000378:	002a      	movs	r2, r5
 800037a:	40e2      	lsrs	r2, r4
 800037c:	001c      	movs	r4, r3
 800037e:	465b      	mov	r3, fp
 8000380:	0015      	movs	r5, r2
 8000382:	2b00      	cmp	r3, #0
 8000384:	db2a      	blt.n	80003dc <__udivmoddi4+0x184>
 8000386:	0026      	movs	r6, r4
 8000388:	409e      	lsls	r6, r3
 800038a:	0033      	movs	r3, r6
 800038c:	0026      	movs	r6, r4
 800038e:	4647      	mov	r7, r8
 8000390:	40be      	lsls	r6, r7
 8000392:	0032      	movs	r2, r6
 8000394:	1a80      	subs	r0, r0, r2
 8000396:	4199      	sbcs	r1, r3
 8000398:	9000      	str	r0, [sp, #0]
 800039a:	9101      	str	r1, [sp, #4]
 800039c:	e79e      	b.n	80002dc <__udivmoddi4+0x84>
 800039e:	42a3      	cmp	r3, r4
 80003a0:	d8bc      	bhi.n	800031c <__udivmoddi4+0xc4>
 80003a2:	e782      	b.n	80002aa <__udivmoddi4+0x52>
 80003a4:	4642      	mov	r2, r8
 80003a6:	2320      	movs	r3, #32
 80003a8:	2100      	movs	r1, #0
 80003aa:	1a9b      	subs	r3, r3, r2
 80003ac:	2200      	movs	r2, #0
 80003ae:	9100      	str	r1, [sp, #0]
 80003b0:	9201      	str	r2, [sp, #4]
 80003b2:	2201      	movs	r2, #1
 80003b4:	40da      	lsrs	r2, r3
 80003b6:	9201      	str	r2, [sp, #4]
 80003b8:	e785      	b.n	80002c6 <__udivmoddi4+0x6e>
 80003ba:	4642      	mov	r2, r8
 80003bc:	2320      	movs	r3, #32
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	002a      	movs	r2, r5
 80003c2:	4646      	mov	r6, r8
 80003c4:	409a      	lsls	r2, r3
 80003c6:	0023      	movs	r3, r4
 80003c8:	40f3      	lsrs	r3, r6
 80003ca:	4644      	mov	r4, r8
 80003cc:	4313      	orrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	dad4      	bge.n	8000386 <__udivmoddi4+0x12e>
 80003dc:	4642      	mov	r2, r8
 80003de:	002f      	movs	r7, r5
 80003e0:	2320      	movs	r3, #32
 80003e2:	0026      	movs	r6, r4
 80003e4:	4097      	lsls	r7, r2
 80003e6:	1a9b      	subs	r3, r3, r2
 80003e8:	40de      	lsrs	r6, r3
 80003ea:	003b      	movs	r3, r7
 80003ec:	4333      	orrs	r3, r6
 80003ee:	e7cd      	b.n	800038c <__udivmoddi4+0x134>

080003f0 <__clzdi2>:
 80003f0:	b510      	push	{r4, lr}
 80003f2:	2900      	cmp	r1, #0
 80003f4:	d103      	bne.n	80003fe <__clzdi2+0xe>
 80003f6:	f000 f807 	bl	8000408 <__clzsi2>
 80003fa:	3020      	adds	r0, #32
 80003fc:	e002      	b.n	8000404 <__clzdi2+0x14>
 80003fe:	0008      	movs	r0, r1
 8000400:	f000 f802 	bl	8000408 <__clzsi2>
 8000404:	bd10      	pop	{r4, pc}
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__clzsi2>:
 8000408:	211c      	movs	r1, #28
 800040a:	2301      	movs	r3, #1
 800040c:	041b      	lsls	r3, r3, #16
 800040e:	4298      	cmp	r0, r3
 8000410:	d301      	bcc.n	8000416 <__clzsi2+0xe>
 8000412:	0c00      	lsrs	r0, r0, #16
 8000414:	3910      	subs	r1, #16
 8000416:	0a1b      	lsrs	r3, r3, #8
 8000418:	4298      	cmp	r0, r3
 800041a:	d301      	bcc.n	8000420 <__clzsi2+0x18>
 800041c:	0a00      	lsrs	r0, r0, #8
 800041e:	3908      	subs	r1, #8
 8000420:	091b      	lsrs	r3, r3, #4
 8000422:	4298      	cmp	r0, r3
 8000424:	d301      	bcc.n	800042a <__clzsi2+0x22>
 8000426:	0900      	lsrs	r0, r0, #4
 8000428:	3904      	subs	r1, #4
 800042a:	a202      	add	r2, pc, #8	@ (adr r2, 8000434 <__clzsi2+0x2c>)
 800042c:	5c10      	ldrb	r0, [r2, r0]
 800042e:	1840      	adds	r0, r0, r1
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			@ (mov r8, r8)
 8000434:	02020304 	.word	0x02020304
 8000438:	01010101 	.word	0x01010101
	...

08000444 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b082      	sub	sp, #8
 8000448:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800044a:	f000 fc89 	bl	8000d60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800044e:	f000 f93d 	bl	80006cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000452:	f000 f9b5 	bl	80007c0 <MX_GPIO_Init>
  MX_RTC_Init();
 8000456:	f000 f985 	bl	8000764 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  RGB_LED_Control(Active, Passive, Passive);
 800045a:	2200      	movs	r2, #0
 800045c:	2100      	movs	r1, #0
 800045e:	2001      	movs	r0, #1
 8000460:	f000 fb9c 	bl	8000b9c <RGB_LED_Control>
  LED_Control(Active, Passive, Passive, Passive, Passive);
 8000464:	2300      	movs	r3, #0
 8000466:	9300      	str	r3, [sp, #0]
 8000468:	2300      	movs	r3, #0
 800046a:	2200      	movs	r2, #0
 800046c:	2100      	movs	r1, #0
 800046e:	2001      	movs	r0, #1
 8000470:	f000 fbe2 	bl	8000c38 <LED_Control>
  Buzzer_Control(Active);
 8000474:	2001      	movs	r0, #1
 8000476:	f000 fc53 	bl	8000d20 <Buzzer_Control>
  HAL_Delay(500);
 800047a:	23fa      	movs	r3, #250	@ 0xfa
 800047c:	005b      	lsls	r3, r3, #1
 800047e:	0018      	movs	r0, r3
 8000480:	f000 fcf4 	bl	8000e6c <HAL_Delay>
  RGB_LED_Control(Passive, Active, Passive);
 8000484:	2200      	movs	r2, #0
 8000486:	2101      	movs	r1, #1
 8000488:	2000      	movs	r0, #0
 800048a:	f000 fb87 	bl	8000b9c <RGB_LED_Control>
  LED_Control(Active, Active, Passive, Passive, Passive);
 800048e:	2300      	movs	r3, #0
 8000490:	9300      	str	r3, [sp, #0]
 8000492:	2300      	movs	r3, #0
 8000494:	2200      	movs	r2, #0
 8000496:	2101      	movs	r1, #1
 8000498:	2001      	movs	r0, #1
 800049a:	f000 fbcd 	bl	8000c38 <LED_Control>
  Buzzer_Control(Passive);
 800049e:	2000      	movs	r0, #0
 80004a0:	f000 fc3e 	bl	8000d20 <Buzzer_Control>
  HAL_Delay(500);
 80004a4:	23fa      	movs	r3, #250	@ 0xfa
 80004a6:	005b      	lsls	r3, r3, #1
 80004a8:	0018      	movs	r0, r3
 80004aa:	f000 fcdf 	bl	8000e6c <HAL_Delay>
  RGB_LED_Control(Passive, Passive, Active);
 80004ae:	2201      	movs	r2, #1
 80004b0:	2100      	movs	r1, #0
 80004b2:	2000      	movs	r0, #0
 80004b4:	f000 fb72 	bl	8000b9c <RGB_LED_Control>
  LED_Control(Active, Active, Active, Passive, Passive);
 80004b8:	2300      	movs	r3, #0
 80004ba:	9300      	str	r3, [sp, #0]
 80004bc:	2300      	movs	r3, #0
 80004be:	2201      	movs	r2, #1
 80004c0:	2101      	movs	r1, #1
 80004c2:	2001      	movs	r0, #1
 80004c4:	f000 fbb8 	bl	8000c38 <LED_Control>
  Buzzer_Control(Active);
 80004c8:	2001      	movs	r0, #1
 80004ca:	f000 fc29 	bl	8000d20 <Buzzer_Control>
  HAL_Delay(500);
 80004ce:	23fa      	movs	r3, #250	@ 0xfa
 80004d0:	005b      	lsls	r3, r3, #1
 80004d2:	0018      	movs	r0, r3
 80004d4:	f000 fcca 	bl	8000e6c <HAL_Delay>
  RGB_LED_Control(Active, Active, Active);
 80004d8:	2201      	movs	r2, #1
 80004da:	2101      	movs	r1, #1
 80004dc:	2001      	movs	r0, #1
 80004de:	f000 fb5d 	bl	8000b9c <RGB_LED_Control>
  LED_Control(Active, Active, Active, Active, Passive);
 80004e2:	2300      	movs	r3, #0
 80004e4:	9300      	str	r3, [sp, #0]
 80004e6:	2301      	movs	r3, #1
 80004e8:	2201      	movs	r2, #1
 80004ea:	2101      	movs	r1, #1
 80004ec:	2001      	movs	r0, #1
 80004ee:	f000 fba3 	bl	8000c38 <LED_Control>
  Buzzer_Control(Passive);
 80004f2:	2000      	movs	r0, #0
 80004f4:	f000 fc14 	bl	8000d20 <Buzzer_Control>
  HAL_Delay(500);
 80004f8:	23fa      	movs	r3, #250	@ 0xfa
 80004fa:	005b      	lsls	r3, r3, #1
 80004fc:	0018      	movs	r0, r3
 80004fe:	f000 fcb5 	bl	8000e6c <HAL_Delay>
  LED_Control(Active, Active, Active, Active, Active);
 8000502:	2301      	movs	r3, #1
 8000504:	9300      	str	r3, [sp, #0]
 8000506:	2301      	movs	r3, #1
 8000508:	2201      	movs	r2, #1
 800050a:	2101      	movs	r1, #1
 800050c:	2001      	movs	r0, #1
 800050e:	f000 fb93 	bl	8000c38 <LED_Control>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if (HAL_GPIO_ReadPin(BUTON_1_GPIO_Port, BUTON_1_Pin) == 1)
 8000512:	4b69      	ldr	r3, [pc, #420]	@ (80006b8 <main+0x274>)
 8000514:	2104      	movs	r1, #4
 8000516:	0018      	movs	r0, r3
 8000518:	f000 feec 	bl	80012f4 <HAL_GPIO_ReadPin>
 800051c:	0003      	movs	r3, r0
 800051e:	2b01      	cmp	r3, #1
 8000520:	d108      	bne.n	8000534 <main+0xf0>
				HAL_GPIO_WritePin(LED1_RED_GPIO_Port, LED1_RED_Pin, 0);
 8000522:	2380      	movs	r3, #128	@ 0x80
 8000524:	0219      	lsls	r1, r3, #8
 8000526:	23a0      	movs	r3, #160	@ 0xa0
 8000528:	05db      	lsls	r3, r3, #23
 800052a:	2200      	movs	r2, #0
 800052c:	0018      	movs	r0, r3
 800052e:	f000 fefe 	bl	800132e <HAL_GPIO_WritePin>
 8000532:	e007      	b.n	8000544 <main+0x100>
			else
				HAL_GPIO_WritePin(LED1_RED_GPIO_Port, LED1_RED_Pin, 1);
 8000534:	2380      	movs	r3, #128	@ 0x80
 8000536:	0219      	lsls	r1, r3, #8
 8000538:	23a0      	movs	r3, #160	@ 0xa0
 800053a:	05db      	lsls	r3, r3, #23
 800053c:	2201      	movs	r2, #1
 800053e:	0018      	movs	r0, r3
 8000540:	f000 fef5 	bl	800132e <HAL_GPIO_WritePin>

			if (HAL_GPIO_ReadPin(BUTON_2_GPIO_Port, BUTON_2_Pin) == 1)
 8000544:	2380      	movs	r3, #128	@ 0x80
 8000546:	00db      	lsls	r3, r3, #3
 8000548:	4a5b      	ldr	r2, [pc, #364]	@ (80006b8 <main+0x274>)
 800054a:	0019      	movs	r1, r3
 800054c:	0010      	movs	r0, r2
 800054e:	f000 fed1 	bl	80012f4 <HAL_GPIO_ReadPin>
 8000552:	0003      	movs	r3, r0
 8000554:	2b01      	cmp	r3, #1
 8000556:	d106      	bne.n	8000566 <main+0x122>
				HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, 0);
 8000558:	4b58      	ldr	r3, [pc, #352]	@ (80006bc <main+0x278>)
 800055a:	2200      	movs	r2, #0
 800055c:	2101      	movs	r1, #1
 800055e:	0018      	movs	r0, r3
 8000560:	f000 fee5 	bl	800132e <HAL_GPIO_WritePin>
 8000564:	e005      	b.n	8000572 <main+0x12e>
			else
				HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, 1);
 8000566:	4b55      	ldr	r3, [pc, #340]	@ (80006bc <main+0x278>)
 8000568:	2201      	movs	r2, #1
 800056a:	2101      	movs	r1, #1
 800056c:	0018      	movs	r0, r3
 800056e:	f000 fede 	bl	800132e <HAL_GPIO_WritePin>

			if (HAL_GPIO_ReadPin(BUTON_3_GPIO_Port, BUTON_3_Pin) == 1)
 8000572:	2380      	movs	r3, #128	@ 0x80
 8000574:	011b      	lsls	r3, r3, #4
 8000576:	4a50      	ldr	r2, [pc, #320]	@ (80006b8 <main+0x274>)
 8000578:	0019      	movs	r1, r3
 800057a:	0010      	movs	r0, r2
 800057c:	f000 feba 	bl	80012f4 <HAL_GPIO_ReadPin>
 8000580:	0003      	movs	r3, r0
 8000582:	2b01      	cmp	r3, #1
 8000584:	d106      	bne.n	8000594 <main+0x150>
				HAL_GPIO_WritePin(LED3_BLUE_GPIO_Port, LED3_BLUE_Pin, 0);
 8000586:	4b4d      	ldr	r3, [pc, #308]	@ (80006bc <main+0x278>)
 8000588:	2200      	movs	r2, #0
 800058a:	2102      	movs	r1, #2
 800058c:	0018      	movs	r0, r3
 800058e:	f000 fece 	bl	800132e <HAL_GPIO_WritePin>
 8000592:	e005      	b.n	80005a0 <main+0x15c>
			else
				HAL_GPIO_WritePin(LED3_BLUE_GPIO_Port, LED3_BLUE_Pin, 1);
 8000594:	4b49      	ldr	r3, [pc, #292]	@ (80006bc <main+0x278>)
 8000596:	2201      	movs	r2, #1
 8000598:	2102      	movs	r1, #2
 800059a:	0018      	movs	r0, r3
 800059c:	f000 fec7 	bl	800132e <HAL_GPIO_WritePin>


			if (SysClkTim._1000sn == 1) {
 80005a0:	4b47      	ldr	r3, [pc, #284]	@ (80006c0 <main+0x27c>)
 80005a2:	799b      	ldrb	r3, [r3, #6]
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d1b4      	bne.n	8000512 <main+0xce>
				if (rgbcounter > 4) {
 80005a8:	4b46      	ldr	r3, [pc, #280]	@ (80006c4 <main+0x280>)
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	2b04      	cmp	r3, #4
 80005ae:	d902      	bls.n	80005b6 <main+0x172>
					rgbcounter = 0;
 80005b0:	4b44      	ldr	r3, [pc, #272]	@ (80006c4 <main+0x280>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	701a      	strb	r2, [r3, #0]
				}
				switch (rgbcounter) {
 80005b6:	4b43      	ldr	r3, [pc, #268]	@ (80006c4 <main+0x280>)
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	2b04      	cmp	r3, #4
 80005bc:	d872      	bhi.n	80006a4 <main+0x260>
 80005be:	009a      	lsls	r2, r3, #2
 80005c0:	4b41      	ldr	r3, [pc, #260]	@ (80006c8 <main+0x284>)
 80005c2:	18d3      	adds	r3, r2, r3
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	469f      	mov	pc, r3
				case 0:
					HAL_GPIO_WritePin(RGB_R_GPIO_Port, RGB_R_Pin, 1);
 80005c8:	23a0      	movs	r3, #160	@ 0xa0
 80005ca:	05db      	lsls	r3, r3, #23
 80005cc:	2201      	movs	r2, #1
 80005ce:	2140      	movs	r1, #64	@ 0x40
 80005d0:	0018      	movs	r0, r3
 80005d2:	f000 feac 	bl	800132e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(RGB_G_GPIO_Port, RGB_G_Pin, 0);
 80005d6:	2380      	movs	r3, #128	@ 0x80
 80005d8:	0059      	lsls	r1, r3, #1
 80005da:	23a0      	movs	r3, #160	@ 0xa0
 80005dc:	05db      	lsls	r3, r3, #23
 80005de:	2200      	movs	r2, #0
 80005e0:	0018      	movs	r0, r3
 80005e2:	f000 fea4 	bl	800132e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(RGB_B_GPIO_Port, RGB_B_Pin, 0);
 80005e6:	4b34      	ldr	r3, [pc, #208]	@ (80006b8 <main+0x274>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	2108      	movs	r1, #8
 80005ec:	0018      	movs	r0, r3
 80005ee:	f000 fe9e 	bl	800132e <HAL_GPIO_WritePin>
					break;
 80005f2:	e057      	b.n	80006a4 <main+0x260>
				case 1:
					HAL_GPIO_WritePin(RGB_R_GPIO_Port, RGB_R_Pin, 0);
 80005f4:	23a0      	movs	r3, #160	@ 0xa0
 80005f6:	05db      	lsls	r3, r3, #23
 80005f8:	2200      	movs	r2, #0
 80005fa:	2140      	movs	r1, #64	@ 0x40
 80005fc:	0018      	movs	r0, r3
 80005fe:	f000 fe96 	bl	800132e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(RGB_G_GPIO_Port, RGB_G_Pin, 1);
 8000602:	2380      	movs	r3, #128	@ 0x80
 8000604:	0059      	lsls	r1, r3, #1
 8000606:	23a0      	movs	r3, #160	@ 0xa0
 8000608:	05db      	lsls	r3, r3, #23
 800060a:	2201      	movs	r2, #1
 800060c:	0018      	movs	r0, r3
 800060e:	f000 fe8e 	bl	800132e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(RGB_B_GPIO_Port, RGB_B_Pin, 0);
 8000612:	4b29      	ldr	r3, [pc, #164]	@ (80006b8 <main+0x274>)
 8000614:	2200      	movs	r2, #0
 8000616:	2108      	movs	r1, #8
 8000618:	0018      	movs	r0, r3
 800061a:	f000 fe88 	bl	800132e <HAL_GPIO_WritePin>
					break;
 800061e:	e041      	b.n	80006a4 <main+0x260>
				case 2:
					HAL_GPIO_WritePin(RGB_R_GPIO_Port, RGB_R_Pin, 0);
 8000620:	23a0      	movs	r3, #160	@ 0xa0
 8000622:	05db      	lsls	r3, r3, #23
 8000624:	2200      	movs	r2, #0
 8000626:	2140      	movs	r1, #64	@ 0x40
 8000628:	0018      	movs	r0, r3
 800062a:	f000 fe80 	bl	800132e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(RGB_G_GPIO_Port, RGB_G_Pin, 0);
 800062e:	2380      	movs	r3, #128	@ 0x80
 8000630:	0059      	lsls	r1, r3, #1
 8000632:	23a0      	movs	r3, #160	@ 0xa0
 8000634:	05db      	lsls	r3, r3, #23
 8000636:	2200      	movs	r2, #0
 8000638:	0018      	movs	r0, r3
 800063a:	f000 fe78 	bl	800132e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(RGB_B_GPIO_Port, RGB_B_Pin, 1);
 800063e:	4b1e      	ldr	r3, [pc, #120]	@ (80006b8 <main+0x274>)
 8000640:	2201      	movs	r2, #1
 8000642:	2108      	movs	r1, #8
 8000644:	0018      	movs	r0, r3
 8000646:	f000 fe72 	bl	800132e <HAL_GPIO_WritePin>
					break;
 800064a:	e02b      	b.n	80006a4 <main+0x260>
				case 3:
					HAL_GPIO_WritePin(RGB_R_GPIO_Port, RGB_R_Pin, 1);
 800064c:	23a0      	movs	r3, #160	@ 0xa0
 800064e:	05db      	lsls	r3, r3, #23
 8000650:	2201      	movs	r2, #1
 8000652:	2140      	movs	r1, #64	@ 0x40
 8000654:	0018      	movs	r0, r3
 8000656:	f000 fe6a 	bl	800132e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(RGB_G_GPIO_Port, RGB_G_Pin, 1);
 800065a:	2380      	movs	r3, #128	@ 0x80
 800065c:	0059      	lsls	r1, r3, #1
 800065e:	23a0      	movs	r3, #160	@ 0xa0
 8000660:	05db      	lsls	r3, r3, #23
 8000662:	2201      	movs	r2, #1
 8000664:	0018      	movs	r0, r3
 8000666:	f000 fe62 	bl	800132e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(RGB_B_GPIO_Port, RGB_B_Pin, 1);
 800066a:	4b13      	ldr	r3, [pc, #76]	@ (80006b8 <main+0x274>)
 800066c:	2201      	movs	r2, #1
 800066e:	2108      	movs	r1, #8
 8000670:	0018      	movs	r0, r3
 8000672:	f000 fe5c 	bl	800132e <HAL_GPIO_WritePin>
					break;
 8000676:	e015      	b.n	80006a4 <main+0x260>
				case 4:
					HAL_GPIO_WritePin(RGB_R_GPIO_Port, RGB_R_Pin, 0);
 8000678:	23a0      	movs	r3, #160	@ 0xa0
 800067a:	05db      	lsls	r3, r3, #23
 800067c:	2200      	movs	r2, #0
 800067e:	2140      	movs	r1, #64	@ 0x40
 8000680:	0018      	movs	r0, r3
 8000682:	f000 fe54 	bl	800132e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(RGB_G_GPIO_Port, RGB_G_Pin, 0);
 8000686:	2380      	movs	r3, #128	@ 0x80
 8000688:	0059      	lsls	r1, r3, #1
 800068a:	23a0      	movs	r3, #160	@ 0xa0
 800068c:	05db      	lsls	r3, r3, #23
 800068e:	2200      	movs	r2, #0
 8000690:	0018      	movs	r0, r3
 8000692:	f000 fe4c 	bl	800132e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(RGB_B_GPIO_Port, RGB_B_Pin, 0);
 8000696:	4b08      	ldr	r3, [pc, #32]	@ (80006b8 <main+0x274>)
 8000698:	2200      	movs	r2, #0
 800069a:	2108      	movs	r1, #8
 800069c:	0018      	movs	r0, r3
 800069e:	f000 fe46 	bl	800132e <HAL_GPIO_WritePin>
					break;
 80006a2:	46c0      	nop			@ (mov r8, r8)
				}

				rgbcounter++;
 80006a4:	4b07      	ldr	r3, [pc, #28]	@ (80006c4 <main+0x280>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	3301      	adds	r3, #1
 80006aa:	b2da      	uxtb	r2, r3
 80006ac:	4b05      	ldr	r3, [pc, #20]	@ (80006c4 <main+0x280>)
 80006ae:	701a      	strb	r2, [r3, #0]

				SysClkTim._1000sn = 0;
 80006b0:	4b03      	ldr	r3, [pc, #12]	@ (80006c0 <main+0x27c>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	719a      	strb	r2, [r3, #6]
		if (HAL_GPIO_ReadPin(BUTON_1_GPIO_Port, BUTON_1_Pin) == 1)
 80006b6:	e72c      	b.n	8000512 <main+0xce>
 80006b8:	50000400 	.word	0x50000400
 80006bc:	50000c00 	.word	0x50000c00
 80006c0:	20000068 	.word	0x20000068
 80006c4:	2000002c 	.word	0x2000002c
 80006c8:	08002274 	.word	0x08002274

080006cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006cc:	b590      	push	{r4, r7, lr}
 80006ce:	b093      	sub	sp, #76	@ 0x4c
 80006d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d2:	2414      	movs	r4, #20
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	0018      	movs	r0, r3
 80006d8:	2334      	movs	r3, #52	@ 0x34
 80006da:	001a      	movs	r2, r3
 80006dc:	2100      	movs	r1, #0
 80006de:	f001 fd91 	bl	8002204 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	0018      	movs	r0, r3
 80006e6:	2310      	movs	r3, #16
 80006e8:	001a      	movs	r2, r3
 80006ea:	2100      	movs	r1, #0
 80006ec:	f001 fd8a 	bl	8002204 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006f0:	2380      	movs	r3, #128	@ 0x80
 80006f2:	009b      	lsls	r3, r3, #2
 80006f4:	0018      	movs	r0, r3
 80006f6:	f000 fe37 	bl	8001368 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	220a      	movs	r2, #10
 80006fe:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000700:	193b      	adds	r3, r7, r4
 8000702:	2280      	movs	r2, #128	@ 0x80
 8000704:	0052      	lsls	r2, r2, #1
 8000706:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000708:	0021      	movs	r1, r4
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2200      	movs	r2, #0
 800070e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000710:	187b      	adds	r3, r7, r1
 8000712:	2240      	movs	r2, #64	@ 0x40
 8000714:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000716:	187b      	adds	r3, r7, r1
 8000718:	2201      	movs	r2, #1
 800071a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800071c:	187b      	adds	r3, r7, r1
 800071e:	2200      	movs	r2, #0
 8000720:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000722:	187b      	adds	r3, r7, r1
 8000724:	0018      	movs	r0, r3
 8000726:	f000 fe5f 	bl	80013e8 <HAL_RCC_OscConfig>
 800072a:	1e03      	subs	r3, r0, #0
 800072c:	d001      	beq.n	8000732 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800072e:	f000 f983 	bl	8000a38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000732:	1d3b      	adds	r3, r7, #4
 8000734:	2207      	movs	r2, #7
 8000736:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	2200      	movs	r2, #0
 800073c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800073e:	1d3b      	adds	r3, r7, #4
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800074a:	1d3b      	adds	r3, r7, #4
 800074c:	2100      	movs	r1, #0
 800074e:	0018      	movs	r0, r3
 8000750:	f001 f95a 	bl	8001a08 <HAL_RCC_ClockConfig>
 8000754:	1e03      	subs	r3, r0, #0
 8000756:	d001      	beq.n	800075c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000758:	f000 f96e 	bl	8000a38 <Error_Handler>
  }
}
 800075c:	46c0      	nop			@ (mov r8, r8)
 800075e:	46bd      	mov	sp, r7
 8000760:	b013      	add	sp, #76	@ 0x4c
 8000762:	bd90      	pop	{r4, r7, pc}

08000764 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000768:	4b13      	ldr	r3, [pc, #76]	@ (80007b8 <MX_RTC_Init+0x54>)
 800076a:	4a14      	ldr	r2, [pc, #80]	@ (80007bc <MX_RTC_Init+0x58>)
 800076c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800076e:	4b12      	ldr	r3, [pc, #72]	@ (80007b8 <MX_RTC_Init+0x54>)
 8000770:	2200      	movs	r2, #0
 8000772:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000774:	4b10      	ldr	r3, [pc, #64]	@ (80007b8 <MX_RTC_Init+0x54>)
 8000776:	227f      	movs	r2, #127	@ 0x7f
 8000778:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800077a:	4b0f      	ldr	r3, [pc, #60]	@ (80007b8 <MX_RTC_Init+0x54>)
 800077c:	22ff      	movs	r2, #255	@ 0xff
 800077e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000780:	4b0d      	ldr	r3, [pc, #52]	@ (80007b8 <MX_RTC_Init+0x54>)
 8000782:	2200      	movs	r2, #0
 8000784:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000786:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <MX_RTC_Init+0x54>)
 8000788:	2200      	movs	r2, #0
 800078a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800078c:	4b0a      	ldr	r3, [pc, #40]	@ (80007b8 <MX_RTC_Init+0x54>)
 800078e:	2200      	movs	r2, #0
 8000790:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000792:	4b09      	ldr	r3, [pc, #36]	@ (80007b8 <MX_RTC_Init+0x54>)
 8000794:	2280      	movs	r2, #128	@ 0x80
 8000796:	05d2      	lsls	r2, r2, #23
 8000798:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800079a:	4b07      	ldr	r3, [pc, #28]	@ (80007b8 <MX_RTC_Init+0x54>)
 800079c:	2200      	movs	r2, #0
 800079e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80007a0:	4b05      	ldr	r3, [pc, #20]	@ (80007b8 <MX_RTC_Init+0x54>)
 80007a2:	0018      	movs	r0, r3
 80007a4:	f001 fbe0 	bl	8001f68 <HAL_RTC_Init>
 80007a8:	1e03      	subs	r3, r0, #0
 80007aa:	d001      	beq.n	80007b0 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 80007ac:	f000 f944 	bl	8000a38 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007b0:	46c0      	nop			@ (mov r8, r8)
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	46c0      	nop			@ (mov r8, r8)
 80007b8:	20000030 	.word	0x20000030
 80007bc:	40002800 	.word	0x40002800

080007c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c0:	b590      	push	{r4, r7, lr}
 80007c2:	b08b      	sub	sp, #44	@ 0x2c
 80007c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c6:	2414      	movs	r4, #20
 80007c8:	193b      	adds	r3, r7, r4
 80007ca:	0018      	movs	r0, r3
 80007cc:	2314      	movs	r3, #20
 80007ce:	001a      	movs	r2, r3
 80007d0:	2100      	movs	r1, #0
 80007d2:	f001 fd17 	bl	8002204 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d6:	4b47      	ldr	r3, [pc, #284]	@ (80008f4 <MX_GPIO_Init+0x134>)
 80007d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007da:	4b46      	ldr	r3, [pc, #280]	@ (80008f4 <MX_GPIO_Init+0x134>)
 80007dc:	2104      	movs	r1, #4
 80007de:	430a      	orrs	r2, r1
 80007e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80007e2:	4b44      	ldr	r3, [pc, #272]	@ (80008f4 <MX_GPIO_Init+0x134>)
 80007e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007e6:	2204      	movs	r2, #4
 80007e8:	4013      	ands	r3, r2
 80007ea:	613b      	str	r3, [r7, #16]
 80007ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ee:	4b41      	ldr	r3, [pc, #260]	@ (80008f4 <MX_GPIO_Init+0x134>)
 80007f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007f2:	4b40      	ldr	r3, [pc, #256]	@ (80008f4 <MX_GPIO_Init+0x134>)
 80007f4:	2101      	movs	r1, #1
 80007f6:	430a      	orrs	r2, r1
 80007f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80007fa:	4b3e      	ldr	r3, [pc, #248]	@ (80008f4 <MX_GPIO_Init+0x134>)
 80007fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007fe:	2201      	movs	r2, #1
 8000800:	4013      	ands	r3, r2
 8000802:	60fb      	str	r3, [r7, #12]
 8000804:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000806:	4b3b      	ldr	r3, [pc, #236]	@ (80008f4 <MX_GPIO_Init+0x134>)
 8000808:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800080a:	4b3a      	ldr	r3, [pc, #232]	@ (80008f4 <MX_GPIO_Init+0x134>)
 800080c:	2102      	movs	r1, #2
 800080e:	430a      	orrs	r2, r1
 8000810:	635a      	str	r2, [r3, #52]	@ 0x34
 8000812:	4b38      	ldr	r3, [pc, #224]	@ (80008f4 <MX_GPIO_Init+0x134>)
 8000814:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000816:	2202      	movs	r2, #2
 8000818:	4013      	ands	r3, r2
 800081a:	60bb      	str	r3, [r7, #8]
 800081c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800081e:	4b35      	ldr	r3, [pc, #212]	@ (80008f4 <MX_GPIO_Init+0x134>)
 8000820:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000822:	4b34      	ldr	r3, [pc, #208]	@ (80008f4 <MX_GPIO_Init+0x134>)
 8000824:	2108      	movs	r1, #8
 8000826:	430a      	orrs	r2, r1
 8000828:	635a      	str	r2, [r3, #52]	@ 0x34
 800082a:	4b32      	ldr	r3, [pc, #200]	@ (80008f4 <MX_GPIO_Init+0x134>)
 800082c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800082e:	2208      	movs	r2, #8
 8000830:	4013      	ands	r3, r2
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RGB_R_Pin|RGB_G_Pin|LED1_RED_Pin, GPIO_PIN_RESET);
 8000836:	4930      	ldr	r1, [pc, #192]	@ (80008f8 <MX_GPIO_Init+0x138>)
 8000838:	23a0      	movs	r3, #160	@ 0xa0
 800083a:	05db      	lsls	r3, r3, #23
 800083c:	2200      	movs	r2, #0
 800083e:	0018      	movs	r0, r3
 8000840:	f000 fd75 	bl	800132e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|RGB_B_Pin, GPIO_PIN_RESET);
 8000844:	492d      	ldr	r1, [pc, #180]	@ (80008fc <MX_GPIO_Init+0x13c>)
 8000846:	4b2e      	ldr	r3, [pc, #184]	@ (8000900 <MX_GPIO_Init+0x140>)
 8000848:	2200      	movs	r2, #0
 800084a:	0018      	movs	r0, r3
 800084c:	f000 fd6f 	bl	800132e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED2_GREEN_Pin|LED3_BLUE_Pin|LED4_WHITE_Pin|LED5_YELLOW_Pin, GPIO_PIN_RESET);
 8000850:	4b2c      	ldr	r3, [pc, #176]	@ (8000904 <MX_GPIO_Init+0x144>)
 8000852:	2200      	movs	r2, #0
 8000854:	210f      	movs	r1, #15
 8000856:	0018      	movs	r0, r3
 8000858:	f000 fd69 	bl	800132e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RGB_R_Pin RGB_G_Pin LED1_RED_Pin */
  GPIO_InitStruct.Pin = RGB_R_Pin|RGB_G_Pin|LED1_RED_Pin;
 800085c:	193b      	adds	r3, r7, r4
 800085e:	4a26      	ldr	r2, [pc, #152]	@ (80008f8 <MX_GPIO_Init+0x138>)
 8000860:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000862:	193b      	adds	r3, r7, r4
 8000864:	2201      	movs	r2, #1
 8000866:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000868:	193b      	adds	r3, r7, r4
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086e:	193b      	adds	r3, r7, r4
 8000870:	2200      	movs	r2, #0
 8000872:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000874:	193a      	adds	r2, r7, r4
 8000876:	23a0      	movs	r3, #160	@ 0xa0
 8000878:	05db      	lsls	r3, r3, #23
 800087a:	0011      	movs	r1, r2
 800087c:	0018      	movs	r0, r3
 800087e:	f000 fbd5 	bl	800102c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTON_1_Pin BUTON_2_Pin BUTON_3_Pin */
  GPIO_InitStruct.Pin = BUTON_1_Pin|BUTON_2_Pin|BUTON_3_Pin;
 8000882:	193b      	adds	r3, r7, r4
 8000884:	4a20      	ldr	r2, [pc, #128]	@ (8000908 <MX_GPIO_Init+0x148>)
 8000886:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000888:	193b      	adds	r3, r7, r4
 800088a:	2200      	movs	r2, #0
 800088c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	193b      	adds	r3, r7, r4
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000894:	193b      	adds	r3, r7, r4
 8000896:	4a1a      	ldr	r2, [pc, #104]	@ (8000900 <MX_GPIO_Init+0x140>)
 8000898:	0019      	movs	r1, r3
 800089a:	0010      	movs	r0, r2
 800089c:	f000 fbc6 	bl	800102c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin RGB_B_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|RGB_B_Pin;
 80008a0:	193b      	adds	r3, r7, r4
 80008a2:	4a16      	ldr	r2, [pc, #88]	@ (80008fc <MX_GPIO_Init+0x13c>)
 80008a4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a6:	193b      	adds	r3, r7, r4
 80008a8:	2201      	movs	r2, #1
 80008aa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ac:	193b      	adds	r3, r7, r4
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b2:	193b      	adds	r3, r7, r4
 80008b4:	2200      	movs	r2, #0
 80008b6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b8:	193b      	adds	r3, r7, r4
 80008ba:	4a11      	ldr	r2, [pc, #68]	@ (8000900 <MX_GPIO_Init+0x140>)
 80008bc:	0019      	movs	r1, r3
 80008be:	0010      	movs	r0, r2
 80008c0:	f000 fbb4 	bl	800102c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_GREEN_Pin LED3_BLUE_Pin LED4_WHITE_Pin LED5_YELLOW_Pin */
  GPIO_InitStruct.Pin = LED2_GREEN_Pin|LED3_BLUE_Pin|LED4_WHITE_Pin|LED5_YELLOW_Pin;
 80008c4:	0021      	movs	r1, r4
 80008c6:	187b      	adds	r3, r7, r1
 80008c8:	220f      	movs	r2, #15
 80008ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	2201      	movs	r2, #1
 80008d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	187b      	adds	r3, r7, r1
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	2200      	movs	r2, #0
 80008dc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	4a08      	ldr	r2, [pc, #32]	@ (8000904 <MX_GPIO_Init+0x144>)
 80008e2:	0019      	movs	r1, r3
 80008e4:	0010      	movs	r0, r2
 80008e6:	f000 fba1 	bl	800102c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008ea:	46c0      	nop			@ (mov r8, r8)
 80008ec:	46bd      	mov	sp, r7
 80008ee:	b00b      	add	sp, #44	@ 0x2c
 80008f0:	bd90      	pop	{r4, r7, pc}
 80008f2:	46c0      	nop			@ (mov r8, r8)
 80008f4:	40021000 	.word	0x40021000
 80008f8:	00008140 	.word	0x00008140
 80008fc:	00001008 	.word	0x00001008
 8000900:	50000400 	.word	0x50000400
 8000904:	50000c00 	.word	0x50000c00
 8000908:	00000c04 	.word	0x00000c04

0800090c <HAL_SYSTICK_Callback>:

/* USER CODE BEGIN 4 */
void HAL_SYSTICK_Callback(void) {
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
SYSTickTimer++;
 8000910:	4b46      	ldr	r3, [pc, #280]	@ (8000a2c <HAL_SYSTICK_Callback+0x120>)
 8000912:	681a      	ldr	r2, [r3, #0]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	2001      	movs	r0, #1
 8000918:	2100      	movs	r1, #0
 800091a:	1812      	adds	r2, r2, r0
 800091c:	414b      	adcs	r3, r1
 800091e:	4943      	ldr	r1, [pc, #268]	@ (8000a2c <HAL_SYSTICK_Callback+0x120>)
 8000920:	600a      	str	r2, [r1, #0]
 8000922:	604b      	str	r3, [r1, #4]

if (SYSTickTimer % 1 == 0) {
 8000924:	4b41      	ldr	r3, [pc, #260]	@ (8000a2c <HAL_SYSTICK_Callback+0x120>)
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	685b      	ldr	r3, [r3, #4]
SysClkTim._1msn = 1;
 800092a:	4b41      	ldr	r3, [pc, #260]	@ (8000a30 <HAL_SYSTICK_Callback+0x124>)
 800092c:	2201      	movs	r2, #1
 800092e:	701a      	strb	r2, [r3, #0]
}
if (SYSTickTimer % 10 == 0) {
 8000930:	4b3e      	ldr	r3, [pc, #248]	@ (8000a2c <HAL_SYSTICK_Callback+0x120>)
 8000932:	6818      	ldr	r0, [r3, #0]
 8000934:	6859      	ldr	r1, [r3, #4]
 8000936:	220a      	movs	r2, #10
 8000938:	2300      	movs	r3, #0
 800093a:	f7ff fc6d 	bl	8000218 <__aeabi_uldivmod>
 800093e:	0010      	movs	r0, r2
 8000940:	0019      	movs	r1, r3
 8000942:	0003      	movs	r3, r0
 8000944:	430b      	orrs	r3, r1
 8000946:	d102      	bne.n	800094e <HAL_SYSTICK_Callback+0x42>
SysClkTim._10msn = 1;
 8000948:	4b39      	ldr	r3, [pc, #228]	@ (8000a30 <HAL_SYSTICK_Callback+0x124>)
 800094a:	2201      	movs	r2, #1
 800094c:	705a      	strb	r2, [r3, #1]
}
if (SYSTickTimer % 50 == 0) {
 800094e:	4b37      	ldr	r3, [pc, #220]	@ (8000a2c <HAL_SYSTICK_Callback+0x120>)
 8000950:	6818      	ldr	r0, [r3, #0]
 8000952:	6859      	ldr	r1, [r3, #4]
 8000954:	2232      	movs	r2, #50	@ 0x32
 8000956:	2300      	movs	r3, #0
 8000958:	f7ff fc5e 	bl	8000218 <__aeabi_uldivmod>
 800095c:	0010      	movs	r0, r2
 800095e:	0019      	movs	r1, r3
 8000960:	0003      	movs	r3, r0
 8000962:	430b      	orrs	r3, r1
 8000964:	d102      	bne.n	800096c <HAL_SYSTICK_Callback+0x60>
SysClkTim._50msn = 1;
 8000966:	4b32      	ldr	r3, [pc, #200]	@ (8000a30 <HAL_SYSTICK_Callback+0x124>)
 8000968:	2201      	movs	r2, #1
 800096a:	709a      	strb	r2, [r3, #2]
}
if (SYSTickTimer % 100 == 0) {
 800096c:	4b2f      	ldr	r3, [pc, #188]	@ (8000a2c <HAL_SYSTICK_Callback+0x120>)
 800096e:	6818      	ldr	r0, [r3, #0]
 8000970:	6859      	ldr	r1, [r3, #4]
 8000972:	2264      	movs	r2, #100	@ 0x64
 8000974:	2300      	movs	r3, #0
 8000976:	f7ff fc4f 	bl	8000218 <__aeabi_uldivmod>
 800097a:	0010      	movs	r0, r2
 800097c:	0019      	movs	r1, r3
 800097e:	0003      	movs	r3, r0
 8000980:	430b      	orrs	r3, r1
 8000982:	d102      	bne.n	800098a <HAL_SYSTICK_Callback+0x7e>
SysClkTim._100msn = 1;
 8000984:	4b2a      	ldr	r3, [pc, #168]	@ (8000a30 <HAL_SYSTICK_Callback+0x124>)
 8000986:	2201      	movs	r2, #1
 8000988:	70da      	strb	r2, [r3, #3]
}
if (SYSTickTimer % 250 == 0) {
 800098a:	4b28      	ldr	r3, [pc, #160]	@ (8000a2c <HAL_SYSTICK_Callback+0x120>)
 800098c:	6818      	ldr	r0, [r3, #0]
 800098e:	6859      	ldr	r1, [r3, #4]
 8000990:	22fa      	movs	r2, #250	@ 0xfa
 8000992:	2300      	movs	r3, #0
 8000994:	f7ff fc40 	bl	8000218 <__aeabi_uldivmod>
 8000998:	0010      	movs	r0, r2
 800099a:	0019      	movs	r1, r3
 800099c:	0003      	movs	r3, r0
 800099e:	430b      	orrs	r3, r1
 80009a0:	d102      	bne.n	80009a8 <HAL_SYSTICK_Callback+0x9c>
SysClkTim._250msn = 1;
 80009a2:	4b23      	ldr	r3, [pc, #140]	@ (8000a30 <HAL_SYSTICK_Callback+0x124>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	711a      	strb	r2, [r3, #4]
}
if (SYSTickTimer % 500 == 0) {
 80009a8:	4b20      	ldr	r3, [pc, #128]	@ (8000a2c <HAL_SYSTICK_Callback+0x120>)
 80009aa:	6818      	ldr	r0, [r3, #0]
 80009ac:	6859      	ldr	r1, [r3, #4]
 80009ae:	22fa      	movs	r2, #250	@ 0xfa
 80009b0:	0052      	lsls	r2, r2, #1
 80009b2:	2300      	movs	r3, #0
 80009b4:	f7ff fc30 	bl	8000218 <__aeabi_uldivmod>
 80009b8:	0010      	movs	r0, r2
 80009ba:	0019      	movs	r1, r3
 80009bc:	0003      	movs	r3, r0
 80009be:	430b      	orrs	r3, r1
 80009c0:	d102      	bne.n	80009c8 <HAL_SYSTICK_Callback+0xbc>
SysClkTim._500msn = 1;
 80009c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000a30 <HAL_SYSTICK_Callback+0x124>)
 80009c4:	2201      	movs	r2, #1
 80009c6:	715a      	strb	r2, [r3, #5]
}
if (SYSTickTimer % 1000 == 0) {
 80009c8:	4b18      	ldr	r3, [pc, #96]	@ (8000a2c <HAL_SYSTICK_Callback+0x120>)
 80009ca:	6818      	ldr	r0, [r3, #0]
 80009cc:	6859      	ldr	r1, [r3, #4]
 80009ce:	22fa      	movs	r2, #250	@ 0xfa
 80009d0:	0092      	lsls	r2, r2, #2
 80009d2:	2300      	movs	r3, #0
 80009d4:	f7ff fc20 	bl	8000218 <__aeabi_uldivmod>
 80009d8:	0010      	movs	r0, r2
 80009da:	0019      	movs	r1, r3
 80009dc:	0003      	movs	r3, r0
 80009de:	430b      	orrs	r3, r1
 80009e0:	d102      	bne.n	80009e8 <HAL_SYSTICK_Callback+0xdc>
SysClkTim._1000sn = 1;
 80009e2:	4b13      	ldr	r3, [pc, #76]	@ (8000a30 <HAL_SYSTICK_Callback+0x124>)
 80009e4:	2201      	movs	r2, #1
 80009e6:	719a      	strb	r2, [r3, #6]
}
if (SYSTickTimer % 2000 == 0) {
 80009e8:	4b10      	ldr	r3, [pc, #64]	@ (8000a2c <HAL_SYSTICK_Callback+0x120>)
 80009ea:	6818      	ldr	r0, [r3, #0]
 80009ec:	6859      	ldr	r1, [r3, #4]
 80009ee:	22fa      	movs	r2, #250	@ 0xfa
 80009f0:	00d2      	lsls	r2, r2, #3
 80009f2:	2300      	movs	r3, #0
 80009f4:	f7ff fc10 	bl	8000218 <__aeabi_uldivmod>
 80009f8:	0010      	movs	r0, r2
 80009fa:	0019      	movs	r1, r3
 80009fc:	0003      	movs	r3, r0
 80009fe:	430b      	orrs	r3, r1
 8000a00:	d102      	bne.n	8000a08 <HAL_SYSTICK_Callback+0xfc>
SysClkTim._2000sn = 1;
 8000a02:	4b0b      	ldr	r3, [pc, #44]	@ (8000a30 <HAL_SYSTICK_Callback+0x124>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	71da      	strb	r2, [r3, #7]
}
if (SYSTickTimer % 5000 == 0) {
 8000a08:	4b08      	ldr	r3, [pc, #32]	@ (8000a2c <HAL_SYSTICK_Callback+0x120>)
 8000a0a:	6818      	ldr	r0, [r3, #0]
 8000a0c:	6859      	ldr	r1, [r3, #4]
 8000a0e:	4a09      	ldr	r2, [pc, #36]	@ (8000a34 <HAL_SYSTICK_Callback+0x128>)
 8000a10:	2300      	movs	r3, #0
 8000a12:	f7ff fc01 	bl	8000218 <__aeabi_uldivmod>
 8000a16:	0010      	movs	r0, r2
 8000a18:	0019      	movs	r1, r3
 8000a1a:	0003      	movs	r3, r0
 8000a1c:	430b      	orrs	r3, r1
 8000a1e:	d102      	bne.n	8000a26 <HAL_SYSTICK_Callback+0x11a>
SysClkTim._5000sn = 1;
 8000a20:	4b03      	ldr	r3, [pc, #12]	@ (8000a30 <HAL_SYSTICK_Callback+0x124>)
 8000a22:	2201      	movs	r2, #1
 8000a24:	721a      	strb	r2, [r3, #8]
}
}
 8000a26:	46c0      	nop			@ (mov r8, r8)
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	20000060 	.word	0x20000060
 8000a30:	20000068 	.word	0x20000068
 8000a34:	00001388 	.word	0x00001388

08000a38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a3c:	b672      	cpsid	i
}
 8000a3e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a40:	46c0      	nop			@ (mov r8, r8)
 8000a42:	e7fd      	b.n	8000a40 <Error_Handler+0x8>

08000a44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a88 <HAL_MspInit+0x44>)
 8000a4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a88 <HAL_MspInit+0x44>)
 8000a50:	2101      	movs	r1, #1
 8000a52:	430a      	orrs	r2, r1
 8000a54:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a56:	4b0c      	ldr	r3, [pc, #48]	@ (8000a88 <HAL_MspInit+0x44>)
 8000a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	607b      	str	r3, [r7, #4]
 8000a60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a62:	4b09      	ldr	r3, [pc, #36]	@ (8000a88 <HAL_MspInit+0x44>)
 8000a64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a66:	4b08      	ldr	r3, [pc, #32]	@ (8000a88 <HAL_MspInit+0x44>)
 8000a68:	2180      	movs	r1, #128	@ 0x80
 8000a6a:	0549      	lsls	r1, r1, #21
 8000a6c:	430a      	orrs	r2, r1
 8000a6e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a70:	4b05      	ldr	r3, [pc, #20]	@ (8000a88 <HAL_MspInit+0x44>)
 8000a72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a74:	2380      	movs	r3, #128	@ 0x80
 8000a76:	055b      	lsls	r3, r3, #21
 8000a78:	4013      	ands	r3, r2
 8000a7a:	603b      	str	r3, [r7, #0]
 8000a7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a7e:	46c0      	nop			@ (mov r8, r8)
 8000a80:	46bd      	mov	sp, r7
 8000a82:	b002      	add	sp, #8
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	46c0      	nop			@ (mov r8, r8)
 8000a88:	40021000 	.word	0x40021000

08000a8c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000a8c:	b590      	push	{r4, r7, lr}
 8000a8e:	b08b      	sub	sp, #44	@ 0x2c
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a94:	2410      	movs	r4, #16
 8000a96:	193b      	adds	r3, r7, r4
 8000a98:	0018      	movs	r0, r3
 8000a9a:	2318      	movs	r3, #24
 8000a9c:	001a      	movs	r2, r3
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	f001 fbb0 	bl	8002204 <memset>
  if(hrtc->Instance==RTC)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a15      	ldr	r2, [pc, #84]	@ (8000b00 <HAL_RTC_MspInit+0x74>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d124      	bne.n	8000af8 <HAL_RTC_MspInit+0x6c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000aae:	193b      	adds	r3, r7, r4
 8000ab0:	2280      	movs	r2, #128	@ 0x80
 8000ab2:	0292      	lsls	r2, r2, #10
 8000ab4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000ab6:	193b      	adds	r3, r7, r4
 8000ab8:	2280      	movs	r2, #128	@ 0x80
 8000aba:	0092      	lsls	r2, r2, #2
 8000abc:	615a      	str	r2, [r3, #20]

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	f001 f92b 	bl	8001d1c <HAL_RCCEx_PeriphCLKConfig>
 8000ac6:	1e03      	subs	r3, r0, #0
 8000ac8:	d001      	beq.n	8000ace <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000aca:	f7ff ffb5 	bl	8000a38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000ace:	4b0d      	ldr	r3, [pc, #52]	@ (8000b04 <HAL_RTC_MspInit+0x78>)
 8000ad0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8000b04 <HAL_RTC_MspInit+0x78>)
 8000ad4:	2180      	movs	r1, #128	@ 0x80
 8000ad6:	0209      	lsls	r1, r1, #8
 8000ad8:	430a      	orrs	r2, r1
 8000ada:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000adc:	4b09      	ldr	r3, [pc, #36]	@ (8000b04 <HAL_RTC_MspInit+0x78>)
 8000ade:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ae0:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <HAL_RTC_MspInit+0x78>)
 8000ae2:	2180      	movs	r1, #128	@ 0x80
 8000ae4:	00c9      	lsls	r1, r1, #3
 8000ae6:	430a      	orrs	r2, r1
 8000ae8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000aea:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <HAL_RTC_MspInit+0x78>)
 8000aec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000aee:	2380      	movs	r3, #128	@ 0x80
 8000af0:	00db      	lsls	r3, r3, #3
 8000af2:	4013      	ands	r3, r2
 8000af4:	60fb      	str	r3, [r7, #12]
 8000af6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000af8:	46c0      	nop			@ (mov r8, r8)
 8000afa:	46bd      	mov	sp, r7
 8000afc:	b00b      	add	sp, #44	@ 0x2c
 8000afe:	bd90      	pop	{r4, r7, pc}
 8000b00:	40002800 	.word	0x40002800
 8000b04:	40021000 	.word	0x40021000

08000b08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b0c:	46c0      	nop			@ (mov r8, r8)
 8000b0e:	e7fd      	b.n	8000b0c <NMI_Handler+0x4>

08000b10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b14:	46c0      	nop			@ (mov r8, r8)
 8000b16:	e7fd      	b.n	8000b14 <HardFault_Handler+0x4>

08000b18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b1c:	46c0      	nop			@ (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}

08000b22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b22:	b580      	push	{r7, lr}
 8000b24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b26:	46c0      	nop			@ (mov r8, r8)
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b30:	f000 f980 	bl	8000e34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8000b34:	f000 fa72 	bl	800101c <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8000b38:	46c0      	nop			@ (mov r8, r8)
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b3e:	b580      	push	{r7, lr}
 8000b40:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b42:	46c0      	nop			@ (mov r8, r8)
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b48:	480d      	ldr	r0, [pc, #52]	@ (8000b80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b4a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b4c:	f7ff fff7 	bl	8000b3e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b50:	480c      	ldr	r0, [pc, #48]	@ (8000b84 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b52:	490d      	ldr	r1, [pc, #52]	@ (8000b88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b54:	4a0d      	ldr	r2, [pc, #52]	@ (8000b8c <LoopForever+0xe>)
  movs r3, #0
 8000b56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b58:	e002      	b.n	8000b60 <LoopCopyDataInit>

08000b5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b5e:	3304      	adds	r3, #4

08000b60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b64:	d3f9      	bcc.n	8000b5a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b66:	4a0a      	ldr	r2, [pc, #40]	@ (8000b90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b68:	4c0a      	ldr	r4, [pc, #40]	@ (8000b94 <LoopForever+0x16>)
  movs r3, #0
 8000b6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b6c:	e001      	b.n	8000b72 <LoopFillZerobss>

08000b6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b70:	3204      	adds	r2, #4

08000b72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b74:	d3fb      	bcc.n	8000b6e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b76:	f001 fb4d 	bl	8002214 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000b7a:	f7ff fc63 	bl	8000444 <main>

08000b7e <LoopForever>:

LoopForever:
  b LoopForever
 8000b7e:	e7fe      	b.n	8000b7e <LoopForever>
  ldr   r0, =_estack
 8000b80:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000b84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b88:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b8c:	080022d8 	.word	0x080022d8
  ldr r2, =_sbss
 8000b90:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000b94:	20000078 	.word	0x20000078

08000b98 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b98:	e7fe      	b.n	8000b98 <ADC1_IRQHandler>
	...

08000b9c <RGB_LED_Control>:
 *  Created on: 11 Eki 2023
 *      Author: Onur
 */
#include "DigitalInputOutputs.h"

void RGB_LED_Control(uint8_t LED_Red, uint8_t LED_Green, uint8_t LED_Blue) {
 8000b9c:	b590      	push	{r4, r7, lr}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	0004      	movs	r4, r0
 8000ba4:	0008      	movs	r0, r1
 8000ba6:	0011      	movs	r1, r2
 8000ba8:	1dfb      	adds	r3, r7, #7
 8000baa:	1c22      	adds	r2, r4, #0
 8000bac:	701a      	strb	r2, [r3, #0]
 8000bae:	1dbb      	adds	r3, r7, #6
 8000bb0:	1c02      	adds	r2, r0, #0
 8000bb2:	701a      	strb	r2, [r3, #0]
 8000bb4:	1d7b      	adds	r3, r7, #5
 8000bb6:	1c0a      	adds	r2, r1, #0
 8000bb8:	701a      	strb	r2, [r3, #0]
	if (LED_Red == 1)
 8000bba:	1dfb      	adds	r3, r7, #7
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d107      	bne.n	8000bd2 <RGB_LED_Control+0x36>
		HAL_GPIO_WritePin(RGB_R_GPIO_Port, RGB_R_Pin, 1);
 8000bc2:	23a0      	movs	r3, #160	@ 0xa0
 8000bc4:	05db      	lsls	r3, r3, #23
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	2140      	movs	r1, #64	@ 0x40
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f000 fbaf 	bl	800132e <HAL_GPIO_WritePin>
 8000bd0:	e006      	b.n	8000be0 <RGB_LED_Control+0x44>
	else
		HAL_GPIO_WritePin(RGB_R_GPIO_Port, RGB_R_Pin, 0);
 8000bd2:	23a0      	movs	r3, #160	@ 0xa0
 8000bd4:	05db      	lsls	r3, r3, #23
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2140      	movs	r1, #64	@ 0x40
 8000bda:	0018      	movs	r0, r3
 8000bdc:	f000 fba7 	bl	800132e <HAL_GPIO_WritePin>

	if (LED_Green == 1)
 8000be0:	1dbb      	adds	r3, r7, #6
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d108      	bne.n	8000bfa <RGB_LED_Control+0x5e>
		HAL_GPIO_WritePin(RGB_G_GPIO_Port, RGB_G_Pin, 1);
 8000be8:	2380      	movs	r3, #128	@ 0x80
 8000bea:	0059      	lsls	r1, r3, #1
 8000bec:	23a0      	movs	r3, #160	@ 0xa0
 8000bee:	05db      	lsls	r3, r3, #23
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	f000 fb9b 	bl	800132e <HAL_GPIO_WritePin>
 8000bf8:	e007      	b.n	8000c0a <RGB_LED_Control+0x6e>
	else
		HAL_GPIO_WritePin(RGB_G_GPIO_Port, RGB_G_Pin, 0);
 8000bfa:	2380      	movs	r3, #128	@ 0x80
 8000bfc:	0059      	lsls	r1, r3, #1
 8000bfe:	23a0      	movs	r3, #160	@ 0xa0
 8000c00:	05db      	lsls	r3, r3, #23
 8000c02:	2200      	movs	r2, #0
 8000c04:	0018      	movs	r0, r3
 8000c06:	f000 fb92 	bl	800132e <HAL_GPIO_WritePin>

	if (LED_Blue == 1)
 8000c0a:	1d7b      	adds	r3, r7, #5
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d106      	bne.n	8000c20 <RGB_LED_Control+0x84>
		HAL_GPIO_WritePin(RGB_B_GPIO_Port, RGB_B_Pin, 1);
 8000c12:	4b08      	ldr	r3, [pc, #32]	@ (8000c34 <RGB_LED_Control+0x98>)
 8000c14:	2201      	movs	r2, #1
 8000c16:	2108      	movs	r1, #8
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f000 fb88 	bl	800132e <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(RGB_B_GPIO_Port, RGB_B_Pin, 0);
}
 8000c1e:	e005      	b.n	8000c2c <RGB_LED_Control+0x90>
		HAL_GPIO_WritePin(RGB_B_GPIO_Port, RGB_B_Pin, 0);
 8000c20:	4b04      	ldr	r3, [pc, #16]	@ (8000c34 <RGB_LED_Control+0x98>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	2108      	movs	r1, #8
 8000c26:	0018      	movs	r0, r3
 8000c28:	f000 fb81 	bl	800132e <HAL_GPIO_WritePin>
}
 8000c2c:	46c0      	nop			@ (mov r8, r8)
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	b003      	add	sp, #12
 8000c32:	bd90      	pop	{r4, r7, pc}
 8000c34:	50000400 	.word	0x50000400

08000c38 <LED_Control>:

void LED_Control(uint8_t LED1_Red, uint8_t LED2_Green, uint8_t LED3_Blue,
		uint8_t LED4_White, uint8_t LED5_Yellow) {
 8000c38:	b5b0      	push	{r4, r5, r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	0005      	movs	r5, r0
 8000c40:	000c      	movs	r4, r1
 8000c42:	0010      	movs	r0, r2
 8000c44:	0019      	movs	r1, r3
 8000c46:	1dfb      	adds	r3, r7, #7
 8000c48:	1c2a      	adds	r2, r5, #0
 8000c4a:	701a      	strb	r2, [r3, #0]
 8000c4c:	1dbb      	adds	r3, r7, #6
 8000c4e:	1c22      	adds	r2, r4, #0
 8000c50:	701a      	strb	r2, [r3, #0]
 8000c52:	1d7b      	adds	r3, r7, #5
 8000c54:	1c02      	adds	r2, r0, #0
 8000c56:	701a      	strb	r2, [r3, #0]
 8000c58:	1d3b      	adds	r3, r7, #4
 8000c5a:	1c0a      	adds	r2, r1, #0
 8000c5c:	701a      	strb	r2, [r3, #0]

	if (LED1_Red == 1)
 8000c5e:	1dfb      	adds	r3, r7, #7
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d108      	bne.n	8000c78 <LED_Control+0x40>
		HAL_GPIO_WritePin(LED1_RED_GPIO_Port, LED1_RED_Pin, 1);
 8000c66:	2380      	movs	r3, #128	@ 0x80
 8000c68:	0219      	lsls	r1, r3, #8
 8000c6a:	23a0      	movs	r3, #160	@ 0xa0
 8000c6c:	05db      	lsls	r3, r3, #23
 8000c6e:	2201      	movs	r2, #1
 8000c70:	0018      	movs	r0, r3
 8000c72:	f000 fb5c 	bl	800132e <HAL_GPIO_WritePin>
 8000c76:	e007      	b.n	8000c88 <LED_Control+0x50>
	else
		HAL_GPIO_WritePin(LED1_RED_GPIO_Port, LED1_RED_Pin, 0);
 8000c78:	2380      	movs	r3, #128	@ 0x80
 8000c7a:	0219      	lsls	r1, r3, #8
 8000c7c:	23a0      	movs	r3, #160	@ 0xa0
 8000c7e:	05db      	lsls	r3, r3, #23
 8000c80:	2200      	movs	r2, #0
 8000c82:	0018      	movs	r0, r3
 8000c84:	f000 fb53 	bl	800132e <HAL_GPIO_WritePin>

	if (LED2_Green == 1)
 8000c88:	1dbb      	adds	r3, r7, #6
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d106      	bne.n	8000c9e <LED_Control+0x66>
		HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, 1);
 8000c90:	4b22      	ldr	r3, [pc, #136]	@ (8000d1c <LED_Control+0xe4>)
 8000c92:	2201      	movs	r2, #1
 8000c94:	2101      	movs	r1, #1
 8000c96:	0018      	movs	r0, r3
 8000c98:	f000 fb49 	bl	800132e <HAL_GPIO_WritePin>
 8000c9c:	e005      	b.n	8000caa <LED_Control+0x72>
	else
		HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, 0);
 8000c9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000d1c <LED_Control+0xe4>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	2101      	movs	r1, #1
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	f000 fb42 	bl	800132e <HAL_GPIO_WritePin>

	if (LED3_Blue == 1)
 8000caa:	1d7b      	adds	r3, r7, #5
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d106      	bne.n	8000cc0 <LED_Control+0x88>
		HAL_GPIO_WritePin(LED3_BLUE_GPIO_Port, LED3_BLUE_Pin, 1);
 8000cb2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d1c <LED_Control+0xe4>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	2102      	movs	r1, #2
 8000cb8:	0018      	movs	r0, r3
 8000cba:	f000 fb38 	bl	800132e <HAL_GPIO_WritePin>
 8000cbe:	e005      	b.n	8000ccc <LED_Control+0x94>
	else

		HAL_GPIO_WritePin(LED3_BLUE_GPIO_Port, LED3_BLUE_Pin, 0);
 8000cc0:	4b16      	ldr	r3, [pc, #88]	@ (8000d1c <LED_Control+0xe4>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2102      	movs	r1, #2
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	f000 fb31 	bl	800132e <HAL_GPIO_WritePin>

	if (LED4_White == 1)
 8000ccc:	1d3b      	adds	r3, r7, #4
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d106      	bne.n	8000ce2 <LED_Control+0xaa>
		HAL_GPIO_WritePin(LED4_WHITE_GPIO_Port, LED4_WHITE_Pin, 1);
 8000cd4:	4b11      	ldr	r3, [pc, #68]	@ (8000d1c <LED_Control+0xe4>)
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	2104      	movs	r1, #4
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f000 fb27 	bl	800132e <HAL_GPIO_WritePin>
 8000ce0:	e005      	b.n	8000cee <LED_Control+0xb6>
	else
		HAL_GPIO_WritePin(LED4_WHITE_GPIO_Port, LED4_WHITE_Pin, 0);
 8000ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <LED_Control+0xe4>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	2104      	movs	r1, #4
 8000ce8:	0018      	movs	r0, r3
 8000cea:	f000 fb20 	bl	800132e <HAL_GPIO_WritePin>

	if (LED5_Yellow == 1)
 8000cee:	2318      	movs	r3, #24
 8000cf0:	18fb      	adds	r3, r7, r3
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d106      	bne.n	8000d06 <LED_Control+0xce>
		HAL_GPIO_WritePin(LED5_YELLOW_GPIO_Port, LED5_YELLOW_Pin, 1);
 8000cf8:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <LED_Control+0xe4>)
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	2108      	movs	r1, #8
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f000 fb15 	bl	800132e <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LED5_YELLOW_GPIO_Port, LED5_YELLOW_Pin, 0);
}
 8000d04:	e005      	b.n	8000d12 <LED_Control+0xda>
		HAL_GPIO_WritePin(LED5_YELLOW_GPIO_Port, LED5_YELLOW_Pin, 0);
 8000d06:	4b05      	ldr	r3, [pc, #20]	@ (8000d1c <LED_Control+0xe4>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	2108      	movs	r1, #8
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f000 fb0e 	bl	800132e <HAL_GPIO_WritePin>
}
 8000d12:	46c0      	nop			@ (mov r8, r8)
 8000d14:	46bd      	mov	sp, r7
 8000d16:	b002      	add	sp, #8
 8000d18:	bdb0      	pop	{r4, r5, r7, pc}
 8000d1a:	46c0      	nop			@ (mov r8, r8)
 8000d1c:	50000c00 	.word	0x50000c00

08000d20 <Buzzer_Control>:

void Buzzer_Control(uint8_t BuzzerState) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	0002      	movs	r2, r0
 8000d28:	1dfb      	adds	r3, r7, #7
 8000d2a:	701a      	strb	r2, [r3, #0]
	if (BuzzerState == 1)
 8000d2c:	1dfb      	adds	r3, r7, #7
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d107      	bne.n	8000d44 <Buzzer_Control+0x24>
		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 1);
 8000d34:	2380      	movs	r3, #128	@ 0x80
 8000d36:	015b      	lsls	r3, r3, #5
 8000d38:	4808      	ldr	r0, [pc, #32]	@ (8000d5c <Buzzer_Control+0x3c>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	0019      	movs	r1, r3
 8000d3e:	f000 faf6 	bl	800132e <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 0);

}
 8000d42:	e006      	b.n	8000d52 <Buzzer_Control+0x32>
		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 0);
 8000d44:	2380      	movs	r3, #128	@ 0x80
 8000d46:	015b      	lsls	r3, r3, #5
 8000d48:	4804      	ldr	r0, [pc, #16]	@ (8000d5c <Buzzer_Control+0x3c>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	0019      	movs	r1, r3
 8000d4e:	f000 faee 	bl	800132e <HAL_GPIO_WritePin>
}
 8000d52:	46c0      	nop			@ (mov r8, r8)
 8000d54:	46bd      	mov	sp, r7
 8000d56:	b002      	add	sp, #8
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	46c0      	nop			@ (mov r8, r8)
 8000d5c:	50000400 	.word	0x50000400

08000d60 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d66:	1dfb      	adds	r3, r7, #7
 8000d68:	2200      	movs	r2, #0
 8000d6a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d9c <HAL_Init+0x3c>)
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	4b0a      	ldr	r3, [pc, #40]	@ (8000d9c <HAL_Init+0x3c>)
 8000d72:	2180      	movs	r1, #128	@ 0x80
 8000d74:	0049      	lsls	r1, r1, #1
 8000d76:	430a      	orrs	r2, r1
 8000d78:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d7a:	2003      	movs	r0, #3
 8000d7c:	f000 f810 	bl	8000da0 <HAL_InitTick>
 8000d80:	1e03      	subs	r3, r0, #0
 8000d82:	d003      	beq.n	8000d8c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000d84:	1dfb      	adds	r3, r7, #7
 8000d86:	2201      	movs	r2, #1
 8000d88:	701a      	strb	r2, [r3, #0]
 8000d8a:	e001      	b.n	8000d90 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000d8c:	f7ff fe5a 	bl	8000a44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d90:	1dfb      	adds	r3, r7, #7
 8000d92:	781b      	ldrb	r3, [r3, #0]
}
 8000d94:	0018      	movs	r0, r3
 8000d96:	46bd      	mov	sp, r7
 8000d98:	b002      	add	sp, #8
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40022000 	.word	0x40022000

08000da0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da0:	b590      	push	{r4, r7, lr}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000da8:	230f      	movs	r3, #15
 8000daa:	18fb      	adds	r3, r7, r3
 8000dac:	2200      	movs	r2, #0
 8000dae:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000db0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e28 <HAL_InitTick+0x88>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d02b      	beq.n	8000e10 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000db8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e2c <HAL_InitTick+0x8c>)
 8000dba:	681c      	ldr	r4, [r3, #0]
 8000dbc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e28 <HAL_InitTick+0x88>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	0019      	movs	r1, r3
 8000dc2:	23fa      	movs	r3, #250	@ 0xfa
 8000dc4:	0098      	lsls	r0, r3, #2
 8000dc6:	f7ff f99b 	bl	8000100 <__udivsi3>
 8000dca:	0003      	movs	r3, r0
 8000dcc:	0019      	movs	r1, r3
 8000dce:	0020      	movs	r0, r4
 8000dd0:	f7ff f996 	bl	8000100 <__udivsi3>
 8000dd4:	0003      	movs	r3, r0
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f000 f913 	bl	8001002 <HAL_SYSTICK_Config>
 8000ddc:	1e03      	subs	r3, r0, #0
 8000dde:	d112      	bne.n	8000e06 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2b03      	cmp	r3, #3
 8000de4:	d80a      	bhi.n	8000dfc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000de6:	6879      	ldr	r1, [r7, #4]
 8000de8:	2301      	movs	r3, #1
 8000dea:	425b      	negs	r3, r3
 8000dec:	2200      	movs	r2, #0
 8000dee:	0018      	movs	r0, r3
 8000df0:	f000 f8f2 	bl	8000fd8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000df4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <HAL_InitTick+0x90>)
 8000df6:	687a      	ldr	r2, [r7, #4]
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	e00d      	b.n	8000e18 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000dfc:	230f      	movs	r3, #15
 8000dfe:	18fb      	adds	r3, r7, r3
 8000e00:	2201      	movs	r2, #1
 8000e02:	701a      	strb	r2, [r3, #0]
 8000e04:	e008      	b.n	8000e18 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e06:	230f      	movs	r3, #15
 8000e08:	18fb      	adds	r3, r7, r3
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	701a      	strb	r2, [r3, #0]
 8000e0e:	e003      	b.n	8000e18 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e10:	230f      	movs	r3, #15
 8000e12:	18fb      	adds	r3, r7, r3
 8000e14:	2201      	movs	r2, #1
 8000e16:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000e18:	230f      	movs	r3, #15
 8000e1a:	18fb      	adds	r3, r7, r3
 8000e1c:	781b      	ldrb	r3, [r3, #0]
}
 8000e1e:	0018      	movs	r0, r3
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b005      	add	sp, #20
 8000e24:	bd90      	pop	{r4, r7, pc}
 8000e26:	46c0      	nop			@ (mov r8, r8)
 8000e28:	20000008 	.word	0x20000008
 8000e2c:	20000000 	.word	0x20000000
 8000e30:	20000004 	.word	0x20000004

08000e34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e38:	4b05      	ldr	r3, [pc, #20]	@ (8000e50 <HAL_IncTick+0x1c>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	001a      	movs	r2, r3
 8000e3e:	4b05      	ldr	r3, [pc, #20]	@ (8000e54 <HAL_IncTick+0x20>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	18d2      	adds	r2, r2, r3
 8000e44:	4b03      	ldr	r3, [pc, #12]	@ (8000e54 <HAL_IncTick+0x20>)
 8000e46:	601a      	str	r2, [r3, #0]
}
 8000e48:	46c0      	nop			@ (mov r8, r8)
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	46c0      	nop			@ (mov r8, r8)
 8000e50:	20000008 	.word	0x20000008
 8000e54:	20000074 	.word	0x20000074

08000e58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e5c:	4b02      	ldr	r3, [pc, #8]	@ (8000e68 <HAL_GetTick+0x10>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
}
 8000e60:	0018      	movs	r0, r3
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	46c0      	nop			@ (mov r8, r8)
 8000e68:	20000074 	.word	0x20000074

08000e6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e74:	f7ff fff0 	bl	8000e58 <HAL_GetTick>
 8000e78:	0003      	movs	r3, r0
 8000e7a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	3301      	adds	r3, #1
 8000e84:	d005      	beq.n	8000e92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e86:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb0 <HAL_Delay+0x44>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	001a      	movs	r2, r3
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	189b      	adds	r3, r3, r2
 8000e90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e92:	46c0      	nop			@ (mov r8, r8)
 8000e94:	f7ff ffe0 	bl	8000e58 <HAL_GetTick>
 8000e98:	0002      	movs	r2, r0
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	68fa      	ldr	r2, [r7, #12]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d8f7      	bhi.n	8000e94 <HAL_Delay+0x28>
  {
  }
}
 8000ea4:	46c0      	nop			@ (mov r8, r8)
 8000ea6:	46c0      	nop			@ (mov r8, r8)
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	b004      	add	sp, #16
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	46c0      	nop			@ (mov r8, r8)
 8000eb0:	20000008 	.word	0x20000008

08000eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb4:	b590      	push	{r4, r7, lr}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	0002      	movs	r2, r0
 8000ebc:	6039      	str	r1, [r7, #0]
 8000ebe:	1dfb      	adds	r3, r7, #7
 8000ec0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ec2:	1dfb      	adds	r3, r7, #7
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ec8:	d828      	bhi.n	8000f1c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000eca:	4a2f      	ldr	r2, [pc, #188]	@ (8000f88 <__NVIC_SetPriority+0xd4>)
 8000ecc:	1dfb      	adds	r3, r7, #7
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	b25b      	sxtb	r3, r3
 8000ed2:	089b      	lsrs	r3, r3, #2
 8000ed4:	33c0      	adds	r3, #192	@ 0xc0
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	589b      	ldr	r3, [r3, r2]
 8000eda:	1dfa      	adds	r2, r7, #7
 8000edc:	7812      	ldrb	r2, [r2, #0]
 8000ede:	0011      	movs	r1, r2
 8000ee0:	2203      	movs	r2, #3
 8000ee2:	400a      	ands	r2, r1
 8000ee4:	00d2      	lsls	r2, r2, #3
 8000ee6:	21ff      	movs	r1, #255	@ 0xff
 8000ee8:	4091      	lsls	r1, r2
 8000eea:	000a      	movs	r2, r1
 8000eec:	43d2      	mvns	r2, r2
 8000eee:	401a      	ands	r2, r3
 8000ef0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	019b      	lsls	r3, r3, #6
 8000ef6:	22ff      	movs	r2, #255	@ 0xff
 8000ef8:	401a      	ands	r2, r3
 8000efa:	1dfb      	adds	r3, r7, #7
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	0018      	movs	r0, r3
 8000f00:	2303      	movs	r3, #3
 8000f02:	4003      	ands	r3, r0
 8000f04:	00db      	lsls	r3, r3, #3
 8000f06:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f08:	481f      	ldr	r0, [pc, #124]	@ (8000f88 <__NVIC_SetPriority+0xd4>)
 8000f0a:	1dfb      	adds	r3, r7, #7
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	b25b      	sxtb	r3, r3
 8000f10:	089b      	lsrs	r3, r3, #2
 8000f12:	430a      	orrs	r2, r1
 8000f14:	33c0      	adds	r3, #192	@ 0xc0
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f1a:	e031      	b.n	8000f80 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f1c:	4a1b      	ldr	r2, [pc, #108]	@ (8000f8c <__NVIC_SetPriority+0xd8>)
 8000f1e:	1dfb      	adds	r3, r7, #7
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	0019      	movs	r1, r3
 8000f24:	230f      	movs	r3, #15
 8000f26:	400b      	ands	r3, r1
 8000f28:	3b08      	subs	r3, #8
 8000f2a:	089b      	lsrs	r3, r3, #2
 8000f2c:	3306      	adds	r3, #6
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	18d3      	adds	r3, r2, r3
 8000f32:	3304      	adds	r3, #4
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	1dfa      	adds	r2, r7, #7
 8000f38:	7812      	ldrb	r2, [r2, #0]
 8000f3a:	0011      	movs	r1, r2
 8000f3c:	2203      	movs	r2, #3
 8000f3e:	400a      	ands	r2, r1
 8000f40:	00d2      	lsls	r2, r2, #3
 8000f42:	21ff      	movs	r1, #255	@ 0xff
 8000f44:	4091      	lsls	r1, r2
 8000f46:	000a      	movs	r2, r1
 8000f48:	43d2      	mvns	r2, r2
 8000f4a:	401a      	ands	r2, r3
 8000f4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	019b      	lsls	r3, r3, #6
 8000f52:	22ff      	movs	r2, #255	@ 0xff
 8000f54:	401a      	ands	r2, r3
 8000f56:	1dfb      	adds	r3, r7, #7
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	4003      	ands	r3, r0
 8000f60:	00db      	lsls	r3, r3, #3
 8000f62:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f64:	4809      	ldr	r0, [pc, #36]	@ (8000f8c <__NVIC_SetPriority+0xd8>)
 8000f66:	1dfb      	adds	r3, r7, #7
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	001c      	movs	r4, r3
 8000f6c:	230f      	movs	r3, #15
 8000f6e:	4023      	ands	r3, r4
 8000f70:	3b08      	subs	r3, #8
 8000f72:	089b      	lsrs	r3, r3, #2
 8000f74:	430a      	orrs	r2, r1
 8000f76:	3306      	adds	r3, #6
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	18c3      	adds	r3, r0, r3
 8000f7c:	3304      	adds	r3, #4
 8000f7e:	601a      	str	r2, [r3, #0]
}
 8000f80:	46c0      	nop			@ (mov r8, r8)
 8000f82:	46bd      	mov	sp, r7
 8000f84:	b003      	add	sp, #12
 8000f86:	bd90      	pop	{r4, r7, pc}
 8000f88:	e000e100 	.word	0xe000e100
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	1e5a      	subs	r2, r3, #1
 8000f9c:	2380      	movs	r3, #128	@ 0x80
 8000f9e:	045b      	lsls	r3, r3, #17
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d301      	bcc.n	8000fa8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	e010      	b.n	8000fca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd4 <SysTick_Config+0x44>)
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	3a01      	subs	r2, #1
 8000fae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	425b      	negs	r3, r3
 8000fb4:	2103      	movs	r1, #3
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f7ff ff7c 	bl	8000eb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fbc:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <SysTick_Config+0x44>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fc2:	4b04      	ldr	r3, [pc, #16]	@ (8000fd4 <SysTick_Config+0x44>)
 8000fc4:	2207      	movs	r2, #7
 8000fc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fc8:	2300      	movs	r3, #0
}
 8000fca:	0018      	movs	r0, r3
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	b002      	add	sp, #8
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	46c0      	nop			@ (mov r8, r8)
 8000fd4:	e000e010 	.word	0xe000e010

08000fd8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60b9      	str	r1, [r7, #8]
 8000fe0:	607a      	str	r2, [r7, #4]
 8000fe2:	210f      	movs	r1, #15
 8000fe4:	187b      	adds	r3, r7, r1
 8000fe6:	1c02      	adds	r2, r0, #0
 8000fe8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000fea:	68ba      	ldr	r2, [r7, #8]
 8000fec:	187b      	adds	r3, r7, r1
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	b25b      	sxtb	r3, r3
 8000ff2:	0011      	movs	r1, r2
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	f7ff ff5d 	bl	8000eb4 <__NVIC_SetPriority>
}
 8000ffa:	46c0      	nop			@ (mov r8, r8)
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	b004      	add	sp, #16
 8001000:	bd80      	pop	{r7, pc}

08001002 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	0018      	movs	r0, r3
 800100e:	f7ff ffbf 	bl	8000f90 <SysTick_Config>
 8001012:	0003      	movs	r3, r0
}
 8001014:	0018      	movs	r0, r3
 8001016:	46bd      	mov	sp, r7
 8001018:	b002      	add	sp, #8
 800101a:	bd80      	pop	{r7, pc}

0800101c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001020:	f7ff fc74 	bl	800090c <HAL_SYSTICK_Callback>
}
 8001024:	46c0      	nop			@ (mov r8, r8)
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
	...

0800102c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800103a:	e147      	b.n	80012cc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2101      	movs	r1, #1
 8001042:	697a      	ldr	r2, [r7, #20]
 8001044:	4091      	lsls	r1, r2
 8001046:	000a      	movs	r2, r1
 8001048:	4013      	ands	r3, r2
 800104a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d100      	bne.n	8001054 <HAL_GPIO_Init+0x28>
 8001052:	e138      	b.n	80012c6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	2203      	movs	r2, #3
 800105a:	4013      	ands	r3, r2
 800105c:	2b01      	cmp	r3, #1
 800105e:	d005      	beq.n	800106c <HAL_GPIO_Init+0x40>
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	2203      	movs	r2, #3
 8001066:	4013      	ands	r3, r2
 8001068:	2b02      	cmp	r3, #2
 800106a:	d130      	bne.n	80010ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	2203      	movs	r2, #3
 8001078:	409a      	lsls	r2, r3
 800107a:	0013      	movs	r3, r2
 800107c:	43da      	mvns	r2, r3
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	4013      	ands	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	68da      	ldr	r2, [r3, #12]
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	409a      	lsls	r2, r3
 800108e:	0013      	movs	r3, r2
 8001090:	693a      	ldr	r2, [r7, #16]
 8001092:	4313      	orrs	r3, r2
 8001094:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	693a      	ldr	r2, [r7, #16]
 800109a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010a2:	2201      	movs	r2, #1
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	409a      	lsls	r2, r3
 80010a8:	0013      	movs	r3, r2
 80010aa:	43da      	mvns	r2, r3
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	4013      	ands	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	091b      	lsrs	r3, r3, #4
 80010b8:	2201      	movs	r2, #1
 80010ba:	401a      	ands	r2, r3
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	409a      	lsls	r2, r3
 80010c0:	0013      	movs	r3, r2
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	693a      	ldr	r2, [r7, #16]
 80010cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	2203      	movs	r2, #3
 80010d4:	4013      	ands	r3, r2
 80010d6:	2b03      	cmp	r3, #3
 80010d8:	d017      	beq.n	800110a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	68db      	ldr	r3, [r3, #12]
 80010de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	2203      	movs	r2, #3
 80010e6:	409a      	lsls	r2, r3
 80010e8:	0013      	movs	r3, r2
 80010ea:	43da      	mvns	r2, r3
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	4013      	ands	r3, r2
 80010f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	689a      	ldr	r2, [r3, #8]
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	409a      	lsls	r2, r3
 80010fc:	0013      	movs	r3, r2
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	4313      	orrs	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	2203      	movs	r2, #3
 8001110:	4013      	ands	r3, r2
 8001112:	2b02      	cmp	r3, #2
 8001114:	d123      	bne.n	800115e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	08da      	lsrs	r2, r3, #3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	3208      	adds	r2, #8
 800111e:	0092      	lsls	r2, r2, #2
 8001120:	58d3      	ldr	r3, [r2, r3]
 8001122:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	2207      	movs	r2, #7
 8001128:	4013      	ands	r3, r2
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	220f      	movs	r2, #15
 800112e:	409a      	lsls	r2, r3
 8001130:	0013      	movs	r3, r2
 8001132:	43da      	mvns	r2, r3
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	4013      	ands	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	691a      	ldr	r2, [r3, #16]
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	2107      	movs	r1, #7
 8001142:	400b      	ands	r3, r1
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	409a      	lsls	r2, r3
 8001148:	0013      	movs	r3, r2
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	4313      	orrs	r3, r2
 800114e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	08da      	lsrs	r2, r3, #3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	3208      	adds	r2, #8
 8001158:	0092      	lsls	r2, r2, #2
 800115a:	6939      	ldr	r1, [r7, #16]
 800115c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	2203      	movs	r2, #3
 800116a:	409a      	lsls	r2, r3
 800116c:	0013      	movs	r3, r2
 800116e:	43da      	mvns	r2, r3
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	4013      	ands	r3, r2
 8001174:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	2203      	movs	r2, #3
 800117c:	401a      	ands	r2, r3
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	409a      	lsls	r2, r3
 8001184:	0013      	movs	r3, r2
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	4313      	orrs	r3, r2
 800118a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685a      	ldr	r2, [r3, #4]
 8001196:	23c0      	movs	r3, #192	@ 0xc0
 8001198:	029b      	lsls	r3, r3, #10
 800119a:	4013      	ands	r3, r2
 800119c:	d100      	bne.n	80011a0 <HAL_GPIO_Init+0x174>
 800119e:	e092      	b.n	80012c6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80011a0:	4a50      	ldr	r2, [pc, #320]	@ (80012e4 <HAL_GPIO_Init+0x2b8>)
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	089b      	lsrs	r3, r3, #2
 80011a6:	3318      	adds	r3, #24
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	589b      	ldr	r3, [r3, r2]
 80011ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	2203      	movs	r2, #3
 80011b2:	4013      	ands	r3, r2
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	220f      	movs	r2, #15
 80011b8:	409a      	lsls	r2, r3
 80011ba:	0013      	movs	r3, r2
 80011bc:	43da      	mvns	r2, r3
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	4013      	ands	r3, r2
 80011c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80011c4:	687a      	ldr	r2, [r7, #4]
 80011c6:	23a0      	movs	r3, #160	@ 0xa0
 80011c8:	05db      	lsls	r3, r3, #23
 80011ca:	429a      	cmp	r2, r3
 80011cc:	d013      	beq.n	80011f6 <HAL_GPIO_Init+0x1ca>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a45      	ldr	r2, [pc, #276]	@ (80012e8 <HAL_GPIO_Init+0x2bc>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d00d      	beq.n	80011f2 <HAL_GPIO_Init+0x1c6>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a44      	ldr	r2, [pc, #272]	@ (80012ec <HAL_GPIO_Init+0x2c0>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d007      	beq.n	80011ee <HAL_GPIO_Init+0x1c2>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a43      	ldr	r2, [pc, #268]	@ (80012f0 <HAL_GPIO_Init+0x2c4>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d101      	bne.n	80011ea <HAL_GPIO_Init+0x1be>
 80011e6:	2303      	movs	r3, #3
 80011e8:	e006      	b.n	80011f8 <HAL_GPIO_Init+0x1cc>
 80011ea:	2305      	movs	r3, #5
 80011ec:	e004      	b.n	80011f8 <HAL_GPIO_Init+0x1cc>
 80011ee:	2302      	movs	r3, #2
 80011f0:	e002      	b.n	80011f8 <HAL_GPIO_Init+0x1cc>
 80011f2:	2301      	movs	r3, #1
 80011f4:	e000      	b.n	80011f8 <HAL_GPIO_Init+0x1cc>
 80011f6:	2300      	movs	r3, #0
 80011f8:	697a      	ldr	r2, [r7, #20]
 80011fa:	2103      	movs	r1, #3
 80011fc:	400a      	ands	r2, r1
 80011fe:	00d2      	lsls	r2, r2, #3
 8001200:	4093      	lsls	r3, r2
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	4313      	orrs	r3, r2
 8001206:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001208:	4936      	ldr	r1, [pc, #216]	@ (80012e4 <HAL_GPIO_Init+0x2b8>)
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	089b      	lsrs	r3, r3, #2
 800120e:	3318      	adds	r3, #24
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001216:	4b33      	ldr	r3, [pc, #204]	@ (80012e4 <HAL_GPIO_Init+0x2b8>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	43da      	mvns	r2, r3
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4013      	ands	r3, r2
 8001224:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685a      	ldr	r2, [r3, #4]
 800122a:	2380      	movs	r3, #128	@ 0x80
 800122c:	035b      	lsls	r3, r3, #13
 800122e:	4013      	ands	r3, r2
 8001230:	d003      	beq.n	800123a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4313      	orrs	r3, r2
 8001238:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800123a:	4b2a      	ldr	r3, [pc, #168]	@ (80012e4 <HAL_GPIO_Init+0x2b8>)
 800123c:	693a      	ldr	r2, [r7, #16]
 800123e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001240:	4b28      	ldr	r3, [pc, #160]	@ (80012e4 <HAL_GPIO_Init+0x2b8>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	43da      	mvns	r2, r3
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	4013      	ands	r3, r2
 800124e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685a      	ldr	r2, [r3, #4]
 8001254:	2380      	movs	r3, #128	@ 0x80
 8001256:	039b      	lsls	r3, r3, #14
 8001258:	4013      	ands	r3, r2
 800125a:	d003      	beq.n	8001264 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800125c:	693a      	ldr	r2, [r7, #16]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	4313      	orrs	r3, r2
 8001262:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001264:	4b1f      	ldr	r3, [pc, #124]	@ (80012e4 <HAL_GPIO_Init+0x2b8>)
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800126a:	4a1e      	ldr	r2, [pc, #120]	@ (80012e4 <HAL_GPIO_Init+0x2b8>)
 800126c:	2384      	movs	r3, #132	@ 0x84
 800126e:	58d3      	ldr	r3, [r2, r3]
 8001270:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	43da      	mvns	r2, r3
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	4013      	ands	r3, r2
 800127a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685a      	ldr	r2, [r3, #4]
 8001280:	2380      	movs	r3, #128	@ 0x80
 8001282:	029b      	lsls	r3, r3, #10
 8001284:	4013      	ands	r3, r2
 8001286:	d003      	beq.n	8001290 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	4313      	orrs	r3, r2
 800128e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001290:	4914      	ldr	r1, [pc, #80]	@ (80012e4 <HAL_GPIO_Init+0x2b8>)
 8001292:	2284      	movs	r2, #132	@ 0x84
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001298:	4a12      	ldr	r2, [pc, #72]	@ (80012e4 <HAL_GPIO_Init+0x2b8>)
 800129a:	2380      	movs	r3, #128	@ 0x80
 800129c:	58d3      	ldr	r3, [r2, r3]
 800129e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	43da      	mvns	r2, r3
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	4013      	ands	r3, r2
 80012a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685a      	ldr	r2, [r3, #4]
 80012ae:	2380      	movs	r3, #128	@ 0x80
 80012b0:	025b      	lsls	r3, r3, #9
 80012b2:	4013      	ands	r3, r2
 80012b4:	d003      	beq.n	80012be <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80012be:	4909      	ldr	r1, [pc, #36]	@ (80012e4 <HAL_GPIO_Init+0x2b8>)
 80012c0:	2280      	movs	r2, #128	@ 0x80
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	3301      	adds	r3, #1
 80012ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	40da      	lsrs	r2, r3
 80012d4:	1e13      	subs	r3, r2, #0
 80012d6:	d000      	beq.n	80012da <HAL_GPIO_Init+0x2ae>
 80012d8:	e6b0      	b.n	800103c <HAL_GPIO_Init+0x10>
  }
}
 80012da:	46c0      	nop			@ (mov r8, r8)
 80012dc:	46c0      	nop			@ (mov r8, r8)
 80012de:	46bd      	mov	sp, r7
 80012e0:	b006      	add	sp, #24
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40021800 	.word	0x40021800
 80012e8:	50000400 	.word	0x50000400
 80012ec:	50000800 	.word	0x50000800
 80012f0:	50000c00 	.word	0x50000c00

080012f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	000a      	movs	r2, r1
 80012fe:	1cbb      	adds	r3, r7, #2
 8001300:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	691b      	ldr	r3, [r3, #16]
 8001306:	1cba      	adds	r2, r7, #2
 8001308:	8812      	ldrh	r2, [r2, #0]
 800130a:	4013      	ands	r3, r2
 800130c:	d004      	beq.n	8001318 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800130e:	230f      	movs	r3, #15
 8001310:	18fb      	adds	r3, r7, r3
 8001312:	2201      	movs	r2, #1
 8001314:	701a      	strb	r2, [r3, #0]
 8001316:	e003      	b.n	8001320 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001318:	230f      	movs	r3, #15
 800131a:	18fb      	adds	r3, r7, r3
 800131c:	2200      	movs	r2, #0
 800131e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001320:	230f      	movs	r3, #15
 8001322:	18fb      	adds	r3, r7, r3
 8001324:	781b      	ldrb	r3, [r3, #0]
}
 8001326:	0018      	movs	r0, r3
 8001328:	46bd      	mov	sp, r7
 800132a:	b004      	add	sp, #16
 800132c:	bd80      	pop	{r7, pc}

0800132e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b082      	sub	sp, #8
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
 8001336:	0008      	movs	r0, r1
 8001338:	0011      	movs	r1, r2
 800133a:	1cbb      	adds	r3, r7, #2
 800133c:	1c02      	adds	r2, r0, #0
 800133e:	801a      	strh	r2, [r3, #0]
 8001340:	1c7b      	adds	r3, r7, #1
 8001342:	1c0a      	adds	r2, r1, #0
 8001344:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001346:	1c7b      	adds	r3, r7, #1
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d004      	beq.n	8001358 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800134e:	1cbb      	adds	r3, r7, #2
 8001350:	881a      	ldrh	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001356:	e003      	b.n	8001360 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001358:	1cbb      	adds	r3, r7, #2
 800135a:	881a      	ldrh	r2, [r3, #0]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001360:	46c0      	nop			@ (mov r8, r8)
 8001362:	46bd      	mov	sp, r7
 8001364:	b002      	add	sp, #8
 8001366:	bd80      	pop	{r7, pc}

08001368 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001370:	4b19      	ldr	r3, [pc, #100]	@ (80013d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a19      	ldr	r2, [pc, #100]	@ (80013dc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001376:	4013      	ands	r3, r2
 8001378:	0019      	movs	r1, r3
 800137a:	4b17      	ldr	r3, [pc, #92]	@ (80013d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	430a      	orrs	r2, r1
 8001380:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	2380      	movs	r3, #128	@ 0x80
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	429a      	cmp	r2, r3
 800138a:	d11f      	bne.n	80013cc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800138c:	4b14      	ldr	r3, [pc, #80]	@ (80013e0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	0013      	movs	r3, r2
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	189b      	adds	r3, r3, r2
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	4912      	ldr	r1, [pc, #72]	@ (80013e4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800139a:	0018      	movs	r0, r3
 800139c:	f7fe feb0 	bl	8000100 <__udivsi3>
 80013a0:	0003      	movs	r3, r0
 80013a2:	3301      	adds	r3, #1
 80013a4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013a6:	e008      	b.n	80013ba <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d003      	beq.n	80013b6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	3b01      	subs	r3, #1
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	e001      	b.n	80013ba <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80013b6:	2303      	movs	r3, #3
 80013b8:	e009      	b.n	80013ce <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013ba:	4b07      	ldr	r3, [pc, #28]	@ (80013d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80013bc:	695a      	ldr	r2, [r3, #20]
 80013be:	2380      	movs	r3, #128	@ 0x80
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	401a      	ands	r2, r3
 80013c4:	2380      	movs	r3, #128	@ 0x80
 80013c6:	00db      	lsls	r3, r3, #3
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d0ed      	beq.n	80013a8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	0018      	movs	r0, r3
 80013d0:	46bd      	mov	sp, r7
 80013d2:	b004      	add	sp, #16
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	46c0      	nop			@ (mov r8, r8)
 80013d8:	40007000 	.word	0x40007000
 80013dc:	fffff9ff 	.word	0xfffff9ff
 80013e0:	20000000 	.word	0x20000000
 80013e4:	000f4240 	.word	0x000f4240

080013e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b088      	sub	sp, #32
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e2f3      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2201      	movs	r2, #1
 8001400:	4013      	ands	r3, r2
 8001402:	d100      	bne.n	8001406 <HAL_RCC_OscConfig+0x1e>
 8001404:	e07c      	b.n	8001500 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001406:	4bc3      	ldr	r3, [pc, #780]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	2238      	movs	r2, #56	@ 0x38
 800140c:	4013      	ands	r3, r2
 800140e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001410:	4bc0      	ldr	r3, [pc, #768]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	2203      	movs	r2, #3
 8001416:	4013      	ands	r3, r2
 8001418:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800141a:	69bb      	ldr	r3, [r7, #24]
 800141c:	2b10      	cmp	r3, #16
 800141e:	d102      	bne.n	8001426 <HAL_RCC_OscConfig+0x3e>
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	2b03      	cmp	r3, #3
 8001424:	d002      	beq.n	800142c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	2b08      	cmp	r3, #8
 800142a:	d10b      	bne.n	8001444 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800142c:	4bb9      	ldr	r3, [pc, #740]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	2380      	movs	r3, #128	@ 0x80
 8001432:	029b      	lsls	r3, r3, #10
 8001434:	4013      	ands	r3, r2
 8001436:	d062      	beq.n	80014fe <HAL_RCC_OscConfig+0x116>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d15e      	bne.n	80014fe <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	e2ce      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685a      	ldr	r2, [r3, #4]
 8001448:	2380      	movs	r3, #128	@ 0x80
 800144a:	025b      	lsls	r3, r3, #9
 800144c:	429a      	cmp	r2, r3
 800144e:	d107      	bne.n	8001460 <HAL_RCC_OscConfig+0x78>
 8001450:	4bb0      	ldr	r3, [pc, #704]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	4baf      	ldr	r3, [pc, #700]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001456:	2180      	movs	r1, #128	@ 0x80
 8001458:	0249      	lsls	r1, r1, #9
 800145a:	430a      	orrs	r2, r1
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	e020      	b.n	80014a2 <HAL_RCC_OscConfig+0xba>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685a      	ldr	r2, [r3, #4]
 8001464:	23a0      	movs	r3, #160	@ 0xa0
 8001466:	02db      	lsls	r3, r3, #11
 8001468:	429a      	cmp	r2, r3
 800146a:	d10e      	bne.n	800148a <HAL_RCC_OscConfig+0xa2>
 800146c:	4ba9      	ldr	r3, [pc, #676]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	4ba8      	ldr	r3, [pc, #672]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001472:	2180      	movs	r1, #128	@ 0x80
 8001474:	02c9      	lsls	r1, r1, #11
 8001476:	430a      	orrs	r2, r1
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	4ba6      	ldr	r3, [pc, #664]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	4ba5      	ldr	r3, [pc, #660]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001480:	2180      	movs	r1, #128	@ 0x80
 8001482:	0249      	lsls	r1, r1, #9
 8001484:	430a      	orrs	r2, r1
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	e00b      	b.n	80014a2 <HAL_RCC_OscConfig+0xba>
 800148a:	4ba2      	ldr	r3, [pc, #648]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	4ba1      	ldr	r3, [pc, #644]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001490:	49a1      	ldr	r1, [pc, #644]	@ (8001718 <HAL_RCC_OscConfig+0x330>)
 8001492:	400a      	ands	r2, r1
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	4b9f      	ldr	r3, [pc, #636]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001498:	681a      	ldr	r2, [r3, #0]
 800149a:	4b9e      	ldr	r3, [pc, #632]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800149c:	499f      	ldr	r1, [pc, #636]	@ (800171c <HAL_RCC_OscConfig+0x334>)
 800149e:	400a      	ands	r2, r1
 80014a0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d014      	beq.n	80014d4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014aa:	f7ff fcd5 	bl	8000e58 <HAL_GetTick>
 80014ae:	0003      	movs	r3, r0
 80014b0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014b2:	e008      	b.n	80014c6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014b4:	f7ff fcd0 	bl	8000e58 <HAL_GetTick>
 80014b8:	0002      	movs	r2, r0
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	2b64      	cmp	r3, #100	@ 0x64
 80014c0:	d901      	bls.n	80014c6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e28d      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014c6:	4b93      	ldr	r3, [pc, #588]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	2380      	movs	r3, #128	@ 0x80
 80014cc:	029b      	lsls	r3, r3, #10
 80014ce:	4013      	ands	r3, r2
 80014d0:	d0f0      	beq.n	80014b4 <HAL_RCC_OscConfig+0xcc>
 80014d2:	e015      	b.n	8001500 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d4:	f7ff fcc0 	bl	8000e58 <HAL_GetTick>
 80014d8:	0003      	movs	r3, r0
 80014da:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014dc:	e008      	b.n	80014f0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014de:	f7ff fcbb 	bl	8000e58 <HAL_GetTick>
 80014e2:	0002      	movs	r2, r0
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	2b64      	cmp	r3, #100	@ 0x64
 80014ea:	d901      	bls.n	80014f0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e278      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014f0:	4b88      	ldr	r3, [pc, #544]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	2380      	movs	r3, #128	@ 0x80
 80014f6:	029b      	lsls	r3, r3, #10
 80014f8:	4013      	ands	r3, r2
 80014fa:	d1f0      	bne.n	80014de <HAL_RCC_OscConfig+0xf6>
 80014fc:	e000      	b.n	8001500 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014fe:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2202      	movs	r2, #2
 8001506:	4013      	ands	r3, r2
 8001508:	d100      	bne.n	800150c <HAL_RCC_OscConfig+0x124>
 800150a:	e099      	b.n	8001640 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800150c:	4b81      	ldr	r3, [pc, #516]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	2238      	movs	r2, #56	@ 0x38
 8001512:	4013      	ands	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001516:	4b7f      	ldr	r3, [pc, #508]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	2203      	movs	r2, #3
 800151c:	4013      	ands	r3, r2
 800151e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001520:	69bb      	ldr	r3, [r7, #24]
 8001522:	2b10      	cmp	r3, #16
 8001524:	d102      	bne.n	800152c <HAL_RCC_OscConfig+0x144>
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	2b02      	cmp	r3, #2
 800152a:	d002      	beq.n	8001532 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d135      	bne.n	800159e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001532:	4b78      	ldr	r3, [pc, #480]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	2380      	movs	r3, #128	@ 0x80
 8001538:	00db      	lsls	r3, r3, #3
 800153a:	4013      	ands	r3, r2
 800153c:	d005      	beq.n	800154a <HAL_RCC_OscConfig+0x162>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	68db      	ldr	r3, [r3, #12]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d101      	bne.n	800154a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e24b      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800154a:	4b72      	ldr	r3, [pc, #456]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	4a74      	ldr	r2, [pc, #464]	@ (8001720 <HAL_RCC_OscConfig+0x338>)
 8001550:	4013      	ands	r3, r2
 8001552:	0019      	movs	r1, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	695b      	ldr	r3, [r3, #20]
 8001558:	021a      	lsls	r2, r3, #8
 800155a:	4b6e      	ldr	r3, [pc, #440]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800155c:	430a      	orrs	r2, r1
 800155e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d112      	bne.n	800158c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001566:	4b6b      	ldr	r3, [pc, #428]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a6e      	ldr	r2, [pc, #440]	@ (8001724 <HAL_RCC_OscConfig+0x33c>)
 800156c:	4013      	ands	r3, r2
 800156e:	0019      	movs	r1, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	691a      	ldr	r2, [r3, #16]
 8001574:	4b67      	ldr	r3, [pc, #412]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001576:	430a      	orrs	r2, r1
 8001578:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800157a:	4b66      	ldr	r3, [pc, #408]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	0adb      	lsrs	r3, r3, #11
 8001580:	2207      	movs	r2, #7
 8001582:	4013      	ands	r3, r2
 8001584:	4a68      	ldr	r2, [pc, #416]	@ (8001728 <HAL_RCC_OscConfig+0x340>)
 8001586:	40da      	lsrs	r2, r3
 8001588:	4b68      	ldr	r3, [pc, #416]	@ (800172c <HAL_RCC_OscConfig+0x344>)
 800158a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800158c:	4b68      	ldr	r3, [pc, #416]	@ (8001730 <HAL_RCC_OscConfig+0x348>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	0018      	movs	r0, r3
 8001592:	f7ff fc05 	bl	8000da0 <HAL_InitTick>
 8001596:	1e03      	subs	r3, r0, #0
 8001598:	d051      	beq.n	800163e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e221      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d030      	beq.n	8001608 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80015a6:	4b5b      	ldr	r3, [pc, #364]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a5e      	ldr	r2, [pc, #376]	@ (8001724 <HAL_RCC_OscConfig+0x33c>)
 80015ac:	4013      	ands	r3, r2
 80015ae:	0019      	movs	r1, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	691a      	ldr	r2, [r3, #16]
 80015b4:	4b57      	ldr	r3, [pc, #348]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 80015b6:	430a      	orrs	r2, r1
 80015b8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80015ba:	4b56      	ldr	r3, [pc, #344]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	4b55      	ldr	r3, [pc, #340]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 80015c0:	2180      	movs	r1, #128	@ 0x80
 80015c2:	0049      	lsls	r1, r1, #1
 80015c4:	430a      	orrs	r2, r1
 80015c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c8:	f7ff fc46 	bl	8000e58 <HAL_GetTick>
 80015cc:	0003      	movs	r3, r0
 80015ce:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015d0:	e008      	b.n	80015e4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015d2:	f7ff fc41 	bl	8000e58 <HAL_GetTick>
 80015d6:	0002      	movs	r2, r0
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e1fe      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015e4:	4b4b      	ldr	r3, [pc, #300]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	2380      	movs	r3, #128	@ 0x80
 80015ea:	00db      	lsls	r3, r3, #3
 80015ec:	4013      	ands	r3, r2
 80015ee:	d0f0      	beq.n	80015d2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f0:	4b48      	ldr	r3, [pc, #288]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	4a4a      	ldr	r2, [pc, #296]	@ (8001720 <HAL_RCC_OscConfig+0x338>)
 80015f6:	4013      	ands	r3, r2
 80015f8:	0019      	movs	r1, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	695b      	ldr	r3, [r3, #20]
 80015fe:	021a      	lsls	r2, r3, #8
 8001600:	4b44      	ldr	r3, [pc, #272]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001602:	430a      	orrs	r2, r1
 8001604:	605a      	str	r2, [r3, #4]
 8001606:	e01b      	b.n	8001640 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001608:	4b42      	ldr	r3, [pc, #264]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4b41      	ldr	r3, [pc, #260]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800160e:	4949      	ldr	r1, [pc, #292]	@ (8001734 <HAL_RCC_OscConfig+0x34c>)
 8001610:	400a      	ands	r2, r1
 8001612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001614:	f7ff fc20 	bl	8000e58 <HAL_GetTick>
 8001618:	0003      	movs	r3, r0
 800161a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800161c:	e008      	b.n	8001630 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800161e:	f7ff fc1b 	bl	8000e58 <HAL_GetTick>
 8001622:	0002      	movs	r2, r0
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d901      	bls.n	8001630 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e1d8      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001630:	4b38      	ldr	r3, [pc, #224]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	2380      	movs	r3, #128	@ 0x80
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	4013      	ands	r3, r2
 800163a:	d1f0      	bne.n	800161e <HAL_RCC_OscConfig+0x236>
 800163c:	e000      	b.n	8001640 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800163e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2208      	movs	r2, #8
 8001646:	4013      	ands	r3, r2
 8001648:	d047      	beq.n	80016da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800164a:	4b32      	ldr	r3, [pc, #200]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	2238      	movs	r2, #56	@ 0x38
 8001650:	4013      	ands	r3, r2
 8001652:	2b18      	cmp	r3, #24
 8001654:	d10a      	bne.n	800166c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001656:	4b2f      	ldr	r3, [pc, #188]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001658:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800165a:	2202      	movs	r2, #2
 800165c:	4013      	ands	r3, r2
 800165e:	d03c      	beq.n	80016da <HAL_RCC_OscConfig+0x2f2>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d138      	bne.n	80016da <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e1ba      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	699b      	ldr	r3, [r3, #24]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d019      	beq.n	80016a8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001674:	4b27      	ldr	r3, [pc, #156]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 8001676:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001678:	4b26      	ldr	r3, [pc, #152]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800167a:	2101      	movs	r1, #1
 800167c:	430a      	orrs	r2, r1
 800167e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001680:	f7ff fbea 	bl	8000e58 <HAL_GetTick>
 8001684:	0003      	movs	r3, r0
 8001686:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001688:	e008      	b.n	800169c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800168a:	f7ff fbe5 	bl	8000e58 <HAL_GetTick>
 800168e:	0002      	movs	r2, r0
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	2b02      	cmp	r3, #2
 8001696:	d901      	bls.n	800169c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001698:	2303      	movs	r3, #3
 800169a:	e1a2      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800169c:	4b1d      	ldr	r3, [pc, #116]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 800169e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016a0:	2202      	movs	r2, #2
 80016a2:	4013      	ands	r3, r2
 80016a4:	d0f1      	beq.n	800168a <HAL_RCC_OscConfig+0x2a2>
 80016a6:	e018      	b.n	80016da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80016a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 80016aa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80016ac:	4b19      	ldr	r3, [pc, #100]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 80016ae:	2101      	movs	r1, #1
 80016b0:	438a      	bics	r2, r1
 80016b2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b4:	f7ff fbd0 	bl	8000e58 <HAL_GetTick>
 80016b8:	0003      	movs	r3, r0
 80016ba:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016be:	f7ff fbcb 	bl	8000e58 <HAL_GetTick>
 80016c2:	0002      	movs	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e188      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016d0:	4b10      	ldr	r3, [pc, #64]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 80016d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016d4:	2202      	movs	r2, #2
 80016d6:	4013      	ands	r3, r2
 80016d8:	d1f1      	bne.n	80016be <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2204      	movs	r2, #4
 80016e0:	4013      	ands	r3, r2
 80016e2:	d100      	bne.n	80016e6 <HAL_RCC_OscConfig+0x2fe>
 80016e4:	e0c6      	b.n	8001874 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016e6:	231f      	movs	r3, #31
 80016e8:	18fb      	adds	r3, r7, r3
 80016ea:	2200      	movs	r2, #0
 80016ec:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80016ee:	4b09      	ldr	r3, [pc, #36]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	2238      	movs	r2, #56	@ 0x38
 80016f4:	4013      	ands	r3, r2
 80016f6:	2b20      	cmp	r3, #32
 80016f8:	d11e      	bne.n	8001738 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80016fa:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <HAL_RCC_OscConfig+0x32c>)
 80016fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016fe:	2202      	movs	r2, #2
 8001700:	4013      	ands	r3, r2
 8001702:	d100      	bne.n	8001706 <HAL_RCC_OscConfig+0x31e>
 8001704:	e0b6      	b.n	8001874 <HAL_RCC_OscConfig+0x48c>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d000      	beq.n	8001710 <HAL_RCC_OscConfig+0x328>
 800170e:	e0b1      	b.n	8001874 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	e166      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
 8001714:	40021000 	.word	0x40021000
 8001718:	fffeffff 	.word	0xfffeffff
 800171c:	fffbffff 	.word	0xfffbffff
 8001720:	ffff80ff 	.word	0xffff80ff
 8001724:	ffffc7ff 	.word	0xffffc7ff
 8001728:	00f42400 	.word	0x00f42400
 800172c:	20000000 	.word	0x20000000
 8001730:	20000004 	.word	0x20000004
 8001734:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001738:	4bac      	ldr	r3, [pc, #688]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 800173a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800173c:	2380      	movs	r3, #128	@ 0x80
 800173e:	055b      	lsls	r3, r3, #21
 8001740:	4013      	ands	r3, r2
 8001742:	d101      	bne.n	8001748 <HAL_RCC_OscConfig+0x360>
 8001744:	2301      	movs	r3, #1
 8001746:	e000      	b.n	800174a <HAL_RCC_OscConfig+0x362>
 8001748:	2300      	movs	r3, #0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d011      	beq.n	8001772 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800174e:	4ba7      	ldr	r3, [pc, #668]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 8001750:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001752:	4ba6      	ldr	r3, [pc, #664]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 8001754:	2180      	movs	r1, #128	@ 0x80
 8001756:	0549      	lsls	r1, r1, #21
 8001758:	430a      	orrs	r2, r1
 800175a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800175c:	4ba3      	ldr	r3, [pc, #652]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 800175e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001760:	2380      	movs	r3, #128	@ 0x80
 8001762:	055b      	lsls	r3, r3, #21
 8001764:	4013      	ands	r3, r2
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800176a:	231f      	movs	r3, #31
 800176c:	18fb      	adds	r3, r7, r3
 800176e:	2201      	movs	r2, #1
 8001770:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001772:	4b9f      	ldr	r3, [pc, #636]	@ (80019f0 <HAL_RCC_OscConfig+0x608>)
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	2380      	movs	r3, #128	@ 0x80
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	4013      	ands	r3, r2
 800177c:	d11a      	bne.n	80017b4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800177e:	4b9c      	ldr	r3, [pc, #624]	@ (80019f0 <HAL_RCC_OscConfig+0x608>)
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	4b9b      	ldr	r3, [pc, #620]	@ (80019f0 <HAL_RCC_OscConfig+0x608>)
 8001784:	2180      	movs	r1, #128	@ 0x80
 8001786:	0049      	lsls	r1, r1, #1
 8001788:	430a      	orrs	r2, r1
 800178a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800178c:	f7ff fb64 	bl	8000e58 <HAL_GetTick>
 8001790:	0003      	movs	r3, r0
 8001792:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001794:	e008      	b.n	80017a8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001796:	f7ff fb5f 	bl	8000e58 <HAL_GetTick>
 800179a:	0002      	movs	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e11c      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017a8:	4b91      	ldr	r3, [pc, #580]	@ (80019f0 <HAL_RCC_OscConfig+0x608>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	2380      	movs	r3, #128	@ 0x80
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	4013      	ands	r3, r2
 80017b2:	d0f0      	beq.n	8001796 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d106      	bne.n	80017ca <HAL_RCC_OscConfig+0x3e2>
 80017bc:	4b8b      	ldr	r3, [pc, #556]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80017be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80017c0:	4b8a      	ldr	r3, [pc, #552]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80017c2:	2101      	movs	r1, #1
 80017c4:	430a      	orrs	r2, r1
 80017c6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80017c8:	e01c      	b.n	8001804 <HAL_RCC_OscConfig+0x41c>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	2b05      	cmp	r3, #5
 80017d0:	d10c      	bne.n	80017ec <HAL_RCC_OscConfig+0x404>
 80017d2:	4b86      	ldr	r3, [pc, #536]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80017d4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80017d6:	4b85      	ldr	r3, [pc, #532]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80017d8:	2104      	movs	r1, #4
 80017da:	430a      	orrs	r2, r1
 80017dc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80017de:	4b83      	ldr	r3, [pc, #524]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80017e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80017e2:	4b82      	ldr	r3, [pc, #520]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80017e4:	2101      	movs	r1, #1
 80017e6:	430a      	orrs	r2, r1
 80017e8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80017ea:	e00b      	b.n	8001804 <HAL_RCC_OscConfig+0x41c>
 80017ec:	4b7f      	ldr	r3, [pc, #508]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80017ee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80017f0:	4b7e      	ldr	r3, [pc, #504]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80017f2:	2101      	movs	r1, #1
 80017f4:	438a      	bics	r2, r1
 80017f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80017f8:	4b7c      	ldr	r3, [pc, #496]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80017fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80017fc:	4b7b      	ldr	r3, [pc, #492]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80017fe:	2104      	movs	r1, #4
 8001800:	438a      	bics	r2, r1
 8001802:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d014      	beq.n	8001836 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800180c:	f7ff fb24 	bl	8000e58 <HAL_GetTick>
 8001810:	0003      	movs	r3, r0
 8001812:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001814:	e009      	b.n	800182a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001816:	f7ff fb1f 	bl	8000e58 <HAL_GetTick>
 800181a:	0002      	movs	r2, r0
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	4a74      	ldr	r2, [pc, #464]	@ (80019f4 <HAL_RCC_OscConfig+0x60c>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e0db      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800182a:	4b70      	ldr	r3, [pc, #448]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 800182c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800182e:	2202      	movs	r2, #2
 8001830:	4013      	ands	r3, r2
 8001832:	d0f0      	beq.n	8001816 <HAL_RCC_OscConfig+0x42e>
 8001834:	e013      	b.n	800185e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001836:	f7ff fb0f 	bl	8000e58 <HAL_GetTick>
 800183a:	0003      	movs	r3, r0
 800183c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800183e:	e009      	b.n	8001854 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001840:	f7ff fb0a 	bl	8000e58 <HAL_GetTick>
 8001844:	0002      	movs	r2, r0
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	4a6a      	ldr	r2, [pc, #424]	@ (80019f4 <HAL_RCC_OscConfig+0x60c>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d901      	bls.n	8001854 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e0c6      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001854:	4b65      	ldr	r3, [pc, #404]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 8001856:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001858:	2202      	movs	r2, #2
 800185a:	4013      	ands	r3, r2
 800185c:	d1f0      	bne.n	8001840 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800185e:	231f      	movs	r3, #31
 8001860:	18fb      	adds	r3, r7, r3
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d105      	bne.n	8001874 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001868:	4b60      	ldr	r3, [pc, #384]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 800186a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800186c:	4b5f      	ldr	r3, [pc, #380]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 800186e:	4962      	ldr	r1, [pc, #392]	@ (80019f8 <HAL_RCC_OscConfig+0x610>)
 8001870:	400a      	ands	r2, r1
 8001872:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	69db      	ldr	r3, [r3, #28]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d100      	bne.n	800187e <HAL_RCC_OscConfig+0x496>
 800187c:	e0b0      	b.n	80019e0 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800187e:	4b5b      	ldr	r3, [pc, #364]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	2238      	movs	r2, #56	@ 0x38
 8001884:	4013      	ands	r3, r2
 8001886:	2b10      	cmp	r3, #16
 8001888:	d100      	bne.n	800188c <HAL_RCC_OscConfig+0x4a4>
 800188a:	e078      	b.n	800197e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	69db      	ldr	r3, [r3, #28]
 8001890:	2b02      	cmp	r3, #2
 8001892:	d153      	bne.n	800193c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001894:	4b55      	ldr	r3, [pc, #340]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	4b54      	ldr	r3, [pc, #336]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 800189a:	4958      	ldr	r1, [pc, #352]	@ (80019fc <HAL_RCC_OscConfig+0x614>)
 800189c:	400a      	ands	r2, r1
 800189e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018a0:	f7ff fada 	bl	8000e58 <HAL_GetTick>
 80018a4:	0003      	movs	r3, r0
 80018a6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018a8:	e008      	b.n	80018bc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018aa:	f7ff fad5 	bl	8000e58 <HAL_GetTick>
 80018ae:	0002      	movs	r2, r0
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	2b02      	cmp	r3, #2
 80018b6:	d901      	bls.n	80018bc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80018b8:	2303      	movs	r3, #3
 80018ba:	e092      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018bc:	4b4b      	ldr	r3, [pc, #300]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	2380      	movs	r3, #128	@ 0x80
 80018c2:	049b      	lsls	r3, r3, #18
 80018c4:	4013      	ands	r3, r2
 80018c6:	d1f0      	bne.n	80018aa <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018c8:	4b48      	ldr	r3, [pc, #288]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	4a4c      	ldr	r2, [pc, #304]	@ (8001a00 <HAL_RCC_OscConfig+0x618>)
 80018ce:	4013      	ands	r3, r2
 80018d0:	0019      	movs	r1, r3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a1a      	ldr	r2, [r3, #32]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018da:	431a      	orrs	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e0:	021b      	lsls	r3, r3, #8
 80018e2:	431a      	orrs	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018e8:	431a      	orrs	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	431a      	orrs	r2, r3
 80018f0:	4b3e      	ldr	r3, [pc, #248]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80018f2:	430a      	orrs	r2, r1
 80018f4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018f6:	4b3d      	ldr	r3, [pc, #244]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	4b3c      	ldr	r3, [pc, #240]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 80018fc:	2180      	movs	r1, #128	@ 0x80
 80018fe:	0449      	lsls	r1, r1, #17
 8001900:	430a      	orrs	r2, r1
 8001902:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001904:	4b39      	ldr	r3, [pc, #228]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 8001906:	68da      	ldr	r2, [r3, #12]
 8001908:	4b38      	ldr	r3, [pc, #224]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 800190a:	2180      	movs	r1, #128	@ 0x80
 800190c:	0549      	lsls	r1, r1, #21
 800190e:	430a      	orrs	r2, r1
 8001910:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001912:	f7ff faa1 	bl	8000e58 <HAL_GetTick>
 8001916:	0003      	movs	r3, r0
 8001918:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800191a:	e008      	b.n	800192e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800191c:	f7ff fa9c 	bl	8000e58 <HAL_GetTick>
 8001920:	0002      	movs	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	2b02      	cmp	r3, #2
 8001928:	d901      	bls.n	800192e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e059      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800192e:	4b2f      	ldr	r3, [pc, #188]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	2380      	movs	r3, #128	@ 0x80
 8001934:	049b      	lsls	r3, r3, #18
 8001936:	4013      	ands	r3, r2
 8001938:	d0f0      	beq.n	800191c <HAL_RCC_OscConfig+0x534>
 800193a:	e051      	b.n	80019e0 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800193c:	4b2b      	ldr	r3, [pc, #172]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4b2a      	ldr	r3, [pc, #168]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 8001942:	492e      	ldr	r1, [pc, #184]	@ (80019fc <HAL_RCC_OscConfig+0x614>)
 8001944:	400a      	ands	r2, r1
 8001946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001948:	f7ff fa86 	bl	8000e58 <HAL_GetTick>
 800194c:	0003      	movs	r3, r0
 800194e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001952:	f7ff fa81 	bl	8000e58 <HAL_GetTick>
 8001956:	0002      	movs	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e03e      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001964:	4b21      	ldr	r3, [pc, #132]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	2380      	movs	r3, #128	@ 0x80
 800196a:	049b      	lsls	r3, r3, #18
 800196c:	4013      	ands	r3, r2
 800196e:	d1f0      	bne.n	8001952 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001970:	4b1e      	ldr	r3, [pc, #120]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 8001972:	68da      	ldr	r2, [r3, #12]
 8001974:	4b1d      	ldr	r3, [pc, #116]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 8001976:	4923      	ldr	r1, [pc, #140]	@ (8001a04 <HAL_RCC_OscConfig+0x61c>)
 8001978:	400a      	ands	r2, r1
 800197a:	60da      	str	r2, [r3, #12]
 800197c:	e030      	b.n	80019e0 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d101      	bne.n	800198a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e02b      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800198a:	4b18      	ldr	r3, [pc, #96]	@ (80019ec <HAL_RCC_OscConfig+0x604>)
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	2203      	movs	r2, #3
 8001994:	401a      	ands	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6a1b      	ldr	r3, [r3, #32]
 800199a:	429a      	cmp	r2, r3
 800199c:	d11e      	bne.n	80019dc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	2270      	movs	r2, #112	@ 0x70
 80019a2:	401a      	ands	r2, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d117      	bne.n	80019dc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019ac:	697a      	ldr	r2, [r7, #20]
 80019ae:	23fe      	movs	r3, #254	@ 0xfe
 80019b0:	01db      	lsls	r3, r3, #7
 80019b2:	401a      	ands	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019b8:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d10e      	bne.n	80019dc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80019be:	697a      	ldr	r2, [r7, #20]
 80019c0:	23f8      	movs	r3, #248	@ 0xf8
 80019c2:	039b      	lsls	r3, r3, #14
 80019c4:	401a      	ands	r2, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d106      	bne.n	80019dc <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	0f5b      	lsrs	r3, r3, #29
 80019d2:	075a      	lsls	r2, r3, #29
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80019d8:	429a      	cmp	r2, r3
 80019da:	d001      	beq.n	80019e0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e000      	b.n	80019e2 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	0018      	movs	r0, r3
 80019e4:	46bd      	mov	sp, r7
 80019e6:	b008      	add	sp, #32
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	46c0      	nop			@ (mov r8, r8)
 80019ec:	40021000 	.word	0x40021000
 80019f0:	40007000 	.word	0x40007000
 80019f4:	00001388 	.word	0x00001388
 80019f8:	efffffff 	.word	0xefffffff
 80019fc:	feffffff 	.word	0xfeffffff
 8001a00:	1fc1808c 	.word	0x1fc1808c
 8001a04:	effefffc 	.word	0xeffefffc

08001a08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d101      	bne.n	8001a1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e0e9      	b.n	8001bf0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a1c:	4b76      	ldr	r3, [pc, #472]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2207      	movs	r2, #7
 8001a22:	4013      	ands	r3, r2
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d91e      	bls.n	8001a68 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a2a:	4b73      	ldr	r3, [pc, #460]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2207      	movs	r2, #7
 8001a30:	4393      	bics	r3, r2
 8001a32:	0019      	movs	r1, r3
 8001a34:	4b70      	ldr	r3, [pc, #448]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001a36:	683a      	ldr	r2, [r7, #0]
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001a3c:	f7ff fa0c 	bl	8000e58 <HAL_GetTick>
 8001a40:	0003      	movs	r3, r0
 8001a42:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a44:	e009      	b.n	8001a5a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a46:	f7ff fa07 	bl	8000e58 <HAL_GetTick>
 8001a4a:	0002      	movs	r2, r0
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	4a6a      	ldr	r2, [pc, #424]	@ (8001bfc <HAL_RCC_ClockConfig+0x1f4>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e0ca      	b.n	8001bf0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a5a:	4b67      	ldr	r3, [pc, #412]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2207      	movs	r2, #7
 8001a60:	4013      	ands	r3, r2
 8001a62:	683a      	ldr	r2, [r7, #0]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d1ee      	bne.n	8001a46 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2202      	movs	r2, #2
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d015      	beq.n	8001a9e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2204      	movs	r2, #4
 8001a78:	4013      	ands	r3, r2
 8001a7a:	d006      	beq.n	8001a8a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001a7c:	4b60      	ldr	r3, [pc, #384]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	4b5f      	ldr	r3, [pc, #380]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001a82:	21e0      	movs	r1, #224	@ 0xe0
 8001a84:	01c9      	lsls	r1, r1, #7
 8001a86:	430a      	orrs	r2, r1
 8001a88:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a8a:	4b5d      	ldr	r3, [pc, #372]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	4a5d      	ldr	r2, [pc, #372]	@ (8001c04 <HAL_RCC_ClockConfig+0x1fc>)
 8001a90:	4013      	ands	r3, r2
 8001a92:	0019      	movs	r1, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	689a      	ldr	r2, [r3, #8]
 8001a98:	4b59      	ldr	r3, [pc, #356]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	d057      	beq.n	8001b58 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d107      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ab0:	4b53      	ldr	r3, [pc, #332]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	2380      	movs	r3, #128	@ 0x80
 8001ab6:	029b      	lsls	r3, r3, #10
 8001ab8:	4013      	ands	r3, r2
 8001aba:	d12b      	bne.n	8001b14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e097      	b.n	8001bf0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d107      	bne.n	8001ad8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ac8:	4b4d      	ldr	r3, [pc, #308]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	2380      	movs	r3, #128	@ 0x80
 8001ace:	049b      	lsls	r3, r3, #18
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	d11f      	bne.n	8001b14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e08b      	b.n	8001bf0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d107      	bne.n	8001af0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ae0:	4b47      	ldr	r3, [pc, #284]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	2380      	movs	r3, #128	@ 0x80
 8001ae6:	00db      	lsls	r3, r3, #3
 8001ae8:	4013      	ands	r3, r2
 8001aea:	d113      	bne.n	8001b14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e07f      	b.n	8001bf0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b03      	cmp	r3, #3
 8001af6:	d106      	bne.n	8001b06 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001af8:	4b41      	ldr	r3, [pc, #260]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001afa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001afc:	2202      	movs	r2, #2
 8001afe:	4013      	ands	r3, r2
 8001b00:	d108      	bne.n	8001b14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e074      	b.n	8001bf0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b06:	4b3e      	ldr	r3, [pc, #248]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001b08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	d101      	bne.n	8001b14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e06d      	b.n	8001bf0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b14:	4b3a      	ldr	r3, [pc, #232]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	2207      	movs	r2, #7
 8001b1a:	4393      	bics	r3, r2
 8001b1c:	0019      	movs	r1, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685a      	ldr	r2, [r3, #4]
 8001b22:	4b37      	ldr	r3, [pc, #220]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001b24:	430a      	orrs	r2, r1
 8001b26:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b28:	f7ff f996 	bl	8000e58 <HAL_GetTick>
 8001b2c:	0003      	movs	r3, r0
 8001b2e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b30:	e009      	b.n	8001b46 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b32:	f7ff f991 	bl	8000e58 <HAL_GetTick>
 8001b36:	0002      	movs	r2, r0
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	4a2f      	ldr	r2, [pc, #188]	@ (8001bfc <HAL_RCC_ClockConfig+0x1f4>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e054      	b.n	8001bf0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b46:	4b2e      	ldr	r3, [pc, #184]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	2238      	movs	r2, #56	@ 0x38
 8001b4c:	401a      	ands	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	00db      	lsls	r3, r3, #3
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d1ec      	bne.n	8001b32 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b58:	4b27      	ldr	r3, [pc, #156]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2207      	movs	r2, #7
 8001b5e:	4013      	ands	r3, r2
 8001b60:	683a      	ldr	r2, [r7, #0]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d21e      	bcs.n	8001ba4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b66:	4b24      	ldr	r3, [pc, #144]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2207      	movs	r2, #7
 8001b6c:	4393      	bics	r3, r2
 8001b6e:	0019      	movs	r1, r3
 8001b70:	4b21      	ldr	r3, [pc, #132]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b72:	683a      	ldr	r2, [r7, #0]
 8001b74:	430a      	orrs	r2, r1
 8001b76:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b78:	f7ff f96e 	bl	8000e58 <HAL_GetTick>
 8001b7c:	0003      	movs	r3, r0
 8001b7e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b80:	e009      	b.n	8001b96 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b82:	f7ff f969 	bl	8000e58 <HAL_GetTick>
 8001b86:	0002      	movs	r2, r0
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	4a1b      	ldr	r2, [pc, #108]	@ (8001bfc <HAL_RCC_ClockConfig+0x1f4>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d901      	bls.n	8001b96 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e02c      	b.n	8001bf0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b96:	4b18      	ldr	r3, [pc, #96]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2207      	movs	r2, #7
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	683a      	ldr	r2, [r7, #0]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d1ee      	bne.n	8001b82 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2204      	movs	r2, #4
 8001baa:	4013      	ands	r3, r2
 8001bac:	d009      	beq.n	8001bc2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001bae:	4b14      	ldr	r3, [pc, #80]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	4a15      	ldr	r2, [pc, #84]	@ (8001c08 <HAL_RCC_ClockConfig+0x200>)
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	0019      	movs	r1, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	68da      	ldr	r2, [r3, #12]
 8001bbc:	4b10      	ldr	r3, [pc, #64]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001bc2:	f000 f829 	bl	8001c18 <HAL_RCC_GetSysClockFreq>
 8001bc6:	0001      	movs	r1, r0
 8001bc8:	4b0d      	ldr	r3, [pc, #52]	@ (8001c00 <HAL_RCC_ClockConfig+0x1f8>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	0a1b      	lsrs	r3, r3, #8
 8001bce:	220f      	movs	r2, #15
 8001bd0:	401a      	ands	r2, r3
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c0c <HAL_RCC_ClockConfig+0x204>)
 8001bd4:	0092      	lsls	r2, r2, #2
 8001bd6:	58d3      	ldr	r3, [r2, r3]
 8001bd8:	221f      	movs	r2, #31
 8001bda:	4013      	ands	r3, r2
 8001bdc:	000a      	movs	r2, r1
 8001bde:	40da      	lsrs	r2, r3
 8001be0:	4b0b      	ldr	r3, [pc, #44]	@ (8001c10 <HAL_RCC_ClockConfig+0x208>)
 8001be2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001be4:	4b0b      	ldr	r3, [pc, #44]	@ (8001c14 <HAL_RCC_ClockConfig+0x20c>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	0018      	movs	r0, r3
 8001bea:	f7ff f8d9 	bl	8000da0 <HAL_InitTick>
 8001bee:	0003      	movs	r3, r0
}
 8001bf0:	0018      	movs	r0, r3
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	b004      	add	sp, #16
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40022000 	.word	0x40022000
 8001bfc:	00001388 	.word	0x00001388
 8001c00:	40021000 	.word	0x40021000
 8001c04:	fffff0ff 	.word	0xfffff0ff
 8001c08:	ffff8fff 	.word	0xffff8fff
 8001c0c:	08002288 	.word	0x08002288
 8001c10:	20000000 	.word	0x20000000
 8001c14:	20000004 	.word	0x20000004

08001c18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b086      	sub	sp, #24
 8001c1c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c1e:	4b3c      	ldr	r3, [pc, #240]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	2238      	movs	r2, #56	@ 0x38
 8001c24:	4013      	ands	r3, r2
 8001c26:	d10f      	bne.n	8001c48 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001c28:	4b39      	ldr	r3, [pc, #228]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	0adb      	lsrs	r3, r3, #11
 8001c2e:	2207      	movs	r2, #7
 8001c30:	4013      	ands	r3, r2
 8001c32:	2201      	movs	r2, #1
 8001c34:	409a      	lsls	r2, r3
 8001c36:	0013      	movs	r3, r2
 8001c38:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001c3a:	6839      	ldr	r1, [r7, #0]
 8001c3c:	4835      	ldr	r0, [pc, #212]	@ (8001d14 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001c3e:	f7fe fa5f 	bl	8000100 <__udivsi3>
 8001c42:	0003      	movs	r3, r0
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	e05d      	b.n	8001d04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c48:	4b31      	ldr	r3, [pc, #196]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	2238      	movs	r2, #56	@ 0x38
 8001c4e:	4013      	ands	r3, r2
 8001c50:	2b08      	cmp	r3, #8
 8001c52:	d102      	bne.n	8001c5a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001c54:	4b30      	ldr	r3, [pc, #192]	@ (8001d18 <HAL_RCC_GetSysClockFreq+0x100>)
 8001c56:	613b      	str	r3, [r7, #16]
 8001c58:	e054      	b.n	8001d04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c5a:	4b2d      	ldr	r3, [pc, #180]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	2238      	movs	r2, #56	@ 0x38
 8001c60:	4013      	ands	r3, r2
 8001c62:	2b10      	cmp	r3, #16
 8001c64:	d138      	bne.n	8001cd8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001c66:	4b2a      	ldr	r3, [pc, #168]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	2203      	movs	r2, #3
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c70:	4b27      	ldr	r3, [pc, #156]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	091b      	lsrs	r3, r3, #4
 8001c76:	2207      	movs	r2, #7
 8001c78:	4013      	ands	r3, r2
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2b03      	cmp	r3, #3
 8001c82:	d10d      	bne.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c84:	68b9      	ldr	r1, [r7, #8]
 8001c86:	4824      	ldr	r0, [pc, #144]	@ (8001d18 <HAL_RCC_GetSysClockFreq+0x100>)
 8001c88:	f7fe fa3a 	bl	8000100 <__udivsi3>
 8001c8c:	0003      	movs	r3, r0
 8001c8e:	0019      	movs	r1, r3
 8001c90:	4b1f      	ldr	r3, [pc, #124]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	0a1b      	lsrs	r3, r3, #8
 8001c96:	227f      	movs	r2, #127	@ 0x7f
 8001c98:	4013      	ands	r3, r2
 8001c9a:	434b      	muls	r3, r1
 8001c9c:	617b      	str	r3, [r7, #20]
        break;
 8001c9e:	e00d      	b.n	8001cbc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001ca0:	68b9      	ldr	r1, [r7, #8]
 8001ca2:	481c      	ldr	r0, [pc, #112]	@ (8001d14 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ca4:	f7fe fa2c 	bl	8000100 <__udivsi3>
 8001ca8:	0003      	movs	r3, r0
 8001caa:	0019      	movs	r1, r3
 8001cac:	4b18      	ldr	r3, [pc, #96]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	0a1b      	lsrs	r3, r3, #8
 8001cb2:	227f      	movs	r2, #127	@ 0x7f
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	434b      	muls	r3, r1
 8001cb8:	617b      	str	r3, [r7, #20]
        break;
 8001cba:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001cbc:	4b14      	ldr	r3, [pc, #80]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	0f5b      	lsrs	r3, r3, #29
 8001cc2:	2207      	movs	r2, #7
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	6978      	ldr	r0, [r7, #20]
 8001cce:	f7fe fa17 	bl	8000100 <__udivsi3>
 8001cd2:	0003      	movs	r3, r0
 8001cd4:	613b      	str	r3, [r7, #16]
 8001cd6:	e015      	b.n	8001d04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001cd8:	4b0d      	ldr	r3, [pc, #52]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	2238      	movs	r2, #56	@ 0x38
 8001cde:	4013      	ands	r3, r2
 8001ce0:	2b20      	cmp	r3, #32
 8001ce2:	d103      	bne.n	8001cec <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001ce4:	2380      	movs	r3, #128	@ 0x80
 8001ce6:	021b      	lsls	r3, r3, #8
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	e00b      	b.n	8001d04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001cec:	4b08      	ldr	r3, [pc, #32]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	2238      	movs	r2, #56	@ 0x38
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	2b18      	cmp	r3, #24
 8001cf6:	d103      	bne.n	8001d00 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001cf8:	23fa      	movs	r3, #250	@ 0xfa
 8001cfa:	01db      	lsls	r3, r3, #7
 8001cfc:	613b      	str	r3, [r7, #16]
 8001cfe:	e001      	b.n	8001d04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001d00:	2300      	movs	r3, #0
 8001d02:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001d04:	693b      	ldr	r3, [r7, #16]
}
 8001d06:	0018      	movs	r0, r3
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	b006      	add	sp, #24
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	46c0      	nop			@ (mov r8, r8)
 8001d10:	40021000 	.word	0x40021000
 8001d14:	00f42400 	.word	0x00f42400
 8001d18:	007a1200 	.word	0x007a1200

08001d1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001d24:	2313      	movs	r3, #19
 8001d26:	18fb      	adds	r3, r7, r3
 8001d28:	2200      	movs	r2, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001d2c:	2312      	movs	r3, #18
 8001d2e:	18fb      	adds	r3, r7, r3
 8001d30:	2200      	movs	r2, #0
 8001d32:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	2380      	movs	r3, #128	@ 0x80
 8001d3a:	029b      	lsls	r3, r3, #10
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	d100      	bne.n	8001d42 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001d40:	e0a3      	b.n	8001e8a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d42:	2011      	movs	r0, #17
 8001d44:	183b      	adds	r3, r7, r0
 8001d46:	2200      	movs	r2, #0
 8001d48:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d4a:	4b7f      	ldr	r3, [pc, #508]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001d4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d4e:	2380      	movs	r3, #128	@ 0x80
 8001d50:	055b      	lsls	r3, r3, #21
 8001d52:	4013      	ands	r3, r2
 8001d54:	d110      	bne.n	8001d78 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d56:	4b7c      	ldr	r3, [pc, #496]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001d58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d5a:	4b7b      	ldr	r3, [pc, #492]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001d5c:	2180      	movs	r1, #128	@ 0x80
 8001d5e:	0549      	lsls	r1, r1, #21
 8001d60:	430a      	orrs	r2, r1
 8001d62:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d64:	4b78      	ldr	r3, [pc, #480]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001d66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d68:	2380      	movs	r3, #128	@ 0x80
 8001d6a:	055b      	lsls	r3, r3, #21
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	60bb      	str	r3, [r7, #8]
 8001d70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d72:	183b      	adds	r3, r7, r0
 8001d74:	2201      	movs	r2, #1
 8001d76:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d78:	4b74      	ldr	r3, [pc, #464]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	4b73      	ldr	r3, [pc, #460]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001d7e:	2180      	movs	r1, #128	@ 0x80
 8001d80:	0049      	lsls	r1, r1, #1
 8001d82:	430a      	orrs	r2, r1
 8001d84:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d86:	f7ff f867 	bl	8000e58 <HAL_GetTick>
 8001d8a:	0003      	movs	r3, r0
 8001d8c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d8e:	e00b      	b.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d90:	f7ff f862 	bl	8000e58 <HAL_GetTick>
 8001d94:	0002      	movs	r2, r0
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d904      	bls.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001d9e:	2313      	movs	r3, #19
 8001da0:	18fb      	adds	r3, r7, r3
 8001da2:	2203      	movs	r2, #3
 8001da4:	701a      	strb	r2, [r3, #0]
        break;
 8001da6:	e005      	b.n	8001db4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001da8:	4b68      	ldr	r3, [pc, #416]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	2380      	movs	r3, #128	@ 0x80
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	4013      	ands	r3, r2
 8001db2:	d0ed      	beq.n	8001d90 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001db4:	2313      	movs	r3, #19
 8001db6:	18fb      	adds	r3, r7, r3
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d154      	bne.n	8001e68 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001dbe:	4b62      	ldr	r3, [pc, #392]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001dc0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001dc2:	23c0      	movs	r3, #192	@ 0xc0
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d019      	beq.n	8001e04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	695b      	ldr	r3, [r3, #20]
 8001dd4:	697a      	ldr	r2, [r7, #20]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d014      	beq.n	8001e04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001dda:	4b5b      	ldr	r3, [pc, #364]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dde:	4a5c      	ldr	r2, [pc, #368]	@ (8001f50 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001de0:	4013      	ands	r3, r2
 8001de2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001de4:	4b58      	ldr	r3, [pc, #352]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001de6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001de8:	4b57      	ldr	r3, [pc, #348]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001dea:	2180      	movs	r1, #128	@ 0x80
 8001dec:	0249      	lsls	r1, r1, #9
 8001dee:	430a      	orrs	r2, r1
 8001df0:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001df2:	4b55      	ldr	r3, [pc, #340]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001df4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001df6:	4b54      	ldr	r3, [pc, #336]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001df8:	4956      	ldr	r1, [pc, #344]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8001dfa:	400a      	ands	r2, r1
 8001dfc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001dfe:	4b52      	ldr	r3, [pc, #328]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001e00:	697a      	ldr	r2, [r7, #20]
 8001e02:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	2201      	movs	r2, #1
 8001e08:	4013      	ands	r3, r2
 8001e0a:	d016      	beq.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e0c:	f7ff f824 	bl	8000e58 <HAL_GetTick>
 8001e10:	0003      	movs	r3, r0
 8001e12:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e14:	e00c      	b.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e16:	f7ff f81f 	bl	8000e58 <HAL_GetTick>
 8001e1a:	0002      	movs	r2, r0
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	4a4d      	ldr	r2, [pc, #308]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d904      	bls.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001e26:	2313      	movs	r3, #19
 8001e28:	18fb      	adds	r3, r7, r3
 8001e2a:	2203      	movs	r2, #3
 8001e2c:	701a      	strb	r2, [r3, #0]
            break;
 8001e2e:	e004      	b.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e30:	4b45      	ldr	r3, [pc, #276]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e34:	2202      	movs	r2, #2
 8001e36:	4013      	ands	r3, r2
 8001e38:	d0ed      	beq.n	8001e16 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001e3a:	2313      	movs	r3, #19
 8001e3c:	18fb      	adds	r3, r7, r3
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d10a      	bne.n	8001e5a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e44:	4b40      	ldr	r3, [pc, #256]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001e46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e48:	4a41      	ldr	r2, [pc, #260]	@ (8001f50 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	0019      	movs	r1, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	695a      	ldr	r2, [r3, #20]
 8001e52:	4b3d      	ldr	r3, [pc, #244]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001e54:	430a      	orrs	r2, r1
 8001e56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e58:	e00c      	b.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001e5a:	2312      	movs	r3, #18
 8001e5c:	18fb      	adds	r3, r7, r3
 8001e5e:	2213      	movs	r2, #19
 8001e60:	18ba      	adds	r2, r7, r2
 8001e62:	7812      	ldrb	r2, [r2, #0]
 8001e64:	701a      	strb	r2, [r3, #0]
 8001e66:	e005      	b.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e68:	2312      	movs	r3, #18
 8001e6a:	18fb      	adds	r3, r7, r3
 8001e6c:	2213      	movs	r2, #19
 8001e6e:	18ba      	adds	r2, r7, r2
 8001e70:	7812      	ldrb	r2, [r2, #0]
 8001e72:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e74:	2311      	movs	r3, #17
 8001e76:	18fb      	adds	r3, r7, r3
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d105      	bne.n	8001e8a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e7e:	4b32      	ldr	r3, [pc, #200]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001e80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e82:	4b31      	ldr	r3, [pc, #196]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001e84:	4935      	ldr	r1, [pc, #212]	@ (8001f5c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001e86:	400a      	ands	r2, r1
 8001e88:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	4013      	ands	r3, r2
 8001e92:	d009      	beq.n	8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001e94:	4b2c      	ldr	r3, [pc, #176]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e98:	2203      	movs	r2, #3
 8001e9a:	4393      	bics	r3, r2
 8001e9c:	0019      	movs	r1, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685a      	ldr	r2, [r3, #4]
 8001ea2:	4b29      	ldr	r3, [pc, #164]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2220      	movs	r2, #32
 8001eae:	4013      	ands	r3, r2
 8001eb0:	d009      	beq.n	8001ec6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001eb2:	4b25      	ldr	r3, [pc, #148]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001eb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eb6:	4a2a      	ldr	r2, [pc, #168]	@ (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001eb8:	4013      	ands	r3, r2
 8001eba:	0019      	movs	r1, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	4b21      	ldr	r3, [pc, #132]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	2380      	movs	r3, #128	@ 0x80
 8001ecc:	01db      	lsls	r3, r3, #7
 8001ece:	4013      	ands	r3, r2
 8001ed0:	d015      	beq.n	8001efe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001ed2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001ed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	0899      	lsrs	r1, r3, #2
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	691a      	ldr	r2, [r3, #16]
 8001ede:	4b1a      	ldr	r3, [pc, #104]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	691a      	ldr	r2, [r3, #16]
 8001ee8:	2380      	movs	r3, #128	@ 0x80
 8001eea:	05db      	lsls	r3, r3, #23
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d106      	bne.n	8001efe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001ef0:	4b15      	ldr	r3, [pc, #84]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001ef2:	68da      	ldr	r2, [r3, #12]
 8001ef4:	4b14      	ldr	r3, [pc, #80]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001ef6:	2180      	movs	r1, #128	@ 0x80
 8001ef8:	0249      	lsls	r1, r1, #9
 8001efa:	430a      	orrs	r2, r1
 8001efc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	2380      	movs	r3, #128	@ 0x80
 8001f04:	011b      	lsls	r3, r3, #4
 8001f06:	4013      	ands	r3, r2
 8001f08:	d016      	beq.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f0e:	4a15      	ldr	r2, [pc, #84]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001f10:	4013      	ands	r3, r2
 8001f12:	0019      	movs	r1, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	68da      	ldr	r2, [r3, #12]
 8001f18:	4b0b      	ldr	r3, [pc, #44]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	68da      	ldr	r2, [r3, #12]
 8001f22:	2380      	movs	r3, #128	@ 0x80
 8001f24:	01db      	lsls	r3, r3, #7
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d106      	bne.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001f2a:	4b07      	ldr	r3, [pc, #28]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001f2c:	68da      	ldr	r2, [r3, #12]
 8001f2e:	4b06      	ldr	r3, [pc, #24]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001f30:	2180      	movs	r1, #128	@ 0x80
 8001f32:	0249      	lsls	r1, r1, #9
 8001f34:	430a      	orrs	r2, r1
 8001f36:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001f38:	2312      	movs	r3, #18
 8001f3a:	18fb      	adds	r3, r7, r3
 8001f3c:	781b      	ldrb	r3, [r3, #0]
}
 8001f3e:	0018      	movs	r0, r3
 8001f40:	46bd      	mov	sp, r7
 8001f42:	b006      	add	sp, #24
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	46c0      	nop			@ (mov r8, r8)
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	40007000 	.word	0x40007000
 8001f50:	fffffcff 	.word	0xfffffcff
 8001f54:	fffeffff 	.word	0xfffeffff
 8001f58:	00001388 	.word	0x00001388
 8001f5c:	efffffff 	.word	0xefffffff
 8001f60:	ffffcfff 	.word	0xffffcfff
 8001f64:	ffff3fff 	.word	0xffff3fff

08001f68 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001f68:	b5b0      	push	{r4, r5, r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001f70:	230f      	movs	r3, #15
 8001f72:	18fb      	adds	r3, r7, r3
 8001f74:	2201      	movs	r2, #1
 8001f76:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d100      	bne.n	8001f80 <HAL_RTC_Init+0x18>
 8001f7e:	e08c      	b.n	800209a <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2229      	movs	r2, #41	@ 0x29
 8001f84:	5c9b      	ldrb	r3, [r3, r2]
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d10b      	bne.n	8001fa4 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2228      	movs	r2, #40	@ 0x28
 8001f90:	2100      	movs	r1, #0
 8001f92:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2288      	movs	r2, #136	@ 0x88
 8001f98:	0212      	lsls	r2, r2, #8
 8001f9a:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	0018      	movs	r0, r3
 8001fa0:	f7fe fd74 	bl	8000a8c <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2229      	movs	r2, #41	@ 0x29
 8001fa8:	2102      	movs	r1, #2
 8001faa:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	2210      	movs	r2, #16
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	2b10      	cmp	r3, #16
 8001fb8:	d062      	beq.n	8002080 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	22ca      	movs	r2, #202	@ 0xca
 8001fc0:	625a      	str	r2, [r3, #36]	@ 0x24
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2253      	movs	r2, #83	@ 0x53
 8001fc8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8001fca:	250f      	movs	r5, #15
 8001fcc:	197c      	adds	r4, r7, r5
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	0018      	movs	r0, r3
 8001fd2:	f000 f891 	bl	80020f8 <RTC_EnterInitMode>
 8001fd6:	0003      	movs	r3, r0
 8001fd8:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8001fda:	0028      	movs	r0, r5
 8001fdc:	183b      	adds	r3, r7, r0
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d12c      	bne.n	800203e <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	699a      	ldr	r2, [r3, #24]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	492e      	ldr	r1, [pc, #184]	@ (80020a8 <HAL_RTC_Init+0x140>)
 8001ff0:	400a      	ands	r2, r1
 8001ff2:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6999      	ldr	r1, [r3, #24]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	689a      	ldr	r2, [r3, #8]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	695b      	ldr	r3, [r3, #20]
 8002002:	431a      	orrs	r2, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	69db      	ldr	r3, [r3, #28]
 8002008:	431a      	orrs	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	430a      	orrs	r2, r1
 8002010:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	6912      	ldr	r2, [r2, #16]
 800201a:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	6919      	ldr	r1, [r3, #16]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	041a      	lsls	r2, r3, #16
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	430a      	orrs	r2, r1
 800202e:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002030:	183c      	adds	r4, r7, r0
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	0018      	movs	r0, r3
 8002036:	f000 f8a1 	bl	800217c <RTC_ExitInitMode>
 800203a:	0003      	movs	r3, r0
 800203c:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800203e:	230f      	movs	r3, #15
 8002040:	18fb      	adds	r3, r7, r3
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d116      	bne.n	8002076 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	699a      	ldr	r2, [r3, #24]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	00d2      	lsls	r2, r2, #3
 8002054:	08d2      	lsrs	r2, r2, #3
 8002056:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	6999      	ldr	r1, [r3, #24]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a1b      	ldr	r3, [r3, #32]
 8002066:	431a      	orrs	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	699b      	ldr	r3, [r3, #24]
 800206c:	431a      	orrs	r2, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	430a      	orrs	r2, r1
 8002074:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	22ff      	movs	r2, #255	@ 0xff
 800207c:	625a      	str	r2, [r3, #36]	@ 0x24
 800207e:	e003      	b.n	8002088 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8002080:	230f      	movs	r3, #15
 8002082:	18fb      	adds	r3, r7, r3
 8002084:	2200      	movs	r2, #0
 8002086:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8002088:	230f      	movs	r3, #15
 800208a:	18fb      	adds	r3, r7, r3
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d103      	bne.n	800209a <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2229      	movs	r2, #41	@ 0x29
 8002096:	2101      	movs	r1, #1
 8002098:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800209a:	230f      	movs	r3, #15
 800209c:	18fb      	adds	r3, r7, r3
 800209e:	781b      	ldrb	r3, [r3, #0]
}
 80020a0:	0018      	movs	r0, r3
 80020a2:	46bd      	mov	sp, r7
 80020a4:	b004      	add	sp, #16
 80020a6:	bdb0      	pop	{r4, r5, r7, pc}
 80020a8:	fb8fffbf 	.word	0xfb8fffbf

080020ac <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a0e      	ldr	r2, [pc, #56]	@ (80020f4 <HAL_RTC_WaitForSynchro+0x48>)
 80020ba:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80020bc:	f7fe fecc 	bl	8000e58 <HAL_GetTick>
 80020c0:	0003      	movs	r3, r0
 80020c2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80020c4:	e00a      	b.n	80020dc <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80020c6:	f7fe fec7 	bl	8000e58 <HAL_GetTick>
 80020ca:	0002      	movs	r2, r0
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	1ad2      	subs	r2, r2, r3
 80020d0:	23fa      	movs	r3, #250	@ 0xfa
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d901      	bls.n	80020dc <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e006      	b.n	80020ea <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	2220      	movs	r2, #32
 80020e4:	4013      	ands	r3, r2
 80020e6:	d0ee      	beq.n	80020c6 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	0018      	movs	r0, r3
 80020ec:	46bd      	mov	sp, r7
 80020ee:	b004      	add	sp, #16
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	46c0      	nop			@ (mov r8, r8)
 80020f4:	0001005f 	.word	0x0001005f

080020f8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8002100:	230f      	movs	r3, #15
 8002102:	18fb      	adds	r3, r7, r3
 8002104:	2200      	movs	r2, #0
 8002106:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	2240      	movs	r2, #64	@ 0x40
 8002110:	4013      	ands	r3, r2
 8002112:	d12c      	bne.n	800216e <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68da      	ldr	r2, [r3, #12]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2180      	movs	r1, #128	@ 0x80
 8002120:	430a      	orrs	r2, r1
 8002122:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002124:	f7fe fe98 	bl	8000e58 <HAL_GetTick>
 8002128:	0003      	movs	r3, r0
 800212a:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800212c:	e014      	b.n	8002158 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800212e:	f7fe fe93 	bl	8000e58 <HAL_GetTick>
 8002132:	0002      	movs	r2, r0
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	1ad2      	subs	r2, r2, r3
 8002138:	200f      	movs	r0, #15
 800213a:	183b      	adds	r3, r7, r0
 800213c:	1839      	adds	r1, r7, r0
 800213e:	7809      	ldrb	r1, [r1, #0]
 8002140:	7019      	strb	r1, [r3, #0]
 8002142:	23fa      	movs	r3, #250	@ 0xfa
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	429a      	cmp	r2, r3
 8002148:	d906      	bls.n	8002158 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800214a:	183b      	adds	r3, r7, r0
 800214c:	2203      	movs	r2, #3
 800214e:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2229      	movs	r2, #41	@ 0x29
 8002154:	2103      	movs	r1, #3
 8002156:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	2240      	movs	r2, #64	@ 0x40
 8002160:	4013      	ands	r3, r2
 8002162:	d104      	bne.n	800216e <RTC_EnterInitMode+0x76>
 8002164:	230f      	movs	r3, #15
 8002166:	18fb      	adds	r3, r7, r3
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	2b03      	cmp	r3, #3
 800216c:	d1df      	bne.n	800212e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800216e:	230f      	movs	r3, #15
 8002170:	18fb      	adds	r3, r7, r3
 8002172:	781b      	ldrb	r3, [r3, #0]
}
 8002174:	0018      	movs	r0, r3
 8002176:	46bd      	mov	sp, r7
 8002178:	b004      	add	sp, #16
 800217a:	bd80      	pop	{r7, pc}

0800217c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800217c:	b590      	push	{r4, r7, lr}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002184:	240f      	movs	r4, #15
 8002186:	193b      	adds	r3, r7, r4
 8002188:	2200      	movs	r2, #0
 800218a:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800218c:	4b1c      	ldr	r3, [pc, #112]	@ (8002200 <RTC_ExitInitMode+0x84>)
 800218e:	68da      	ldr	r2, [r3, #12]
 8002190:	4b1b      	ldr	r3, [pc, #108]	@ (8002200 <RTC_ExitInitMode+0x84>)
 8002192:	2180      	movs	r1, #128	@ 0x80
 8002194:	438a      	bics	r2, r1
 8002196:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002198:	4b19      	ldr	r3, [pc, #100]	@ (8002200 <RTC_ExitInitMode+0x84>)
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	2220      	movs	r2, #32
 800219e:	4013      	ands	r3, r2
 80021a0:	d10d      	bne.n	80021be <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	0018      	movs	r0, r3
 80021a6:	f7ff ff81 	bl	80020ac <HAL_RTC_WaitForSynchro>
 80021aa:	1e03      	subs	r3, r0, #0
 80021ac:	d021      	beq.n	80021f2 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2229      	movs	r2, #41	@ 0x29
 80021b2:	2103      	movs	r1, #3
 80021b4:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80021b6:	193b      	adds	r3, r7, r4
 80021b8:	2203      	movs	r2, #3
 80021ba:	701a      	strb	r2, [r3, #0]
 80021bc:	e019      	b.n	80021f2 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80021be:	4b10      	ldr	r3, [pc, #64]	@ (8002200 <RTC_ExitInitMode+0x84>)
 80021c0:	699a      	ldr	r2, [r3, #24]
 80021c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002200 <RTC_ExitInitMode+0x84>)
 80021c4:	2120      	movs	r1, #32
 80021c6:	438a      	bics	r2, r1
 80021c8:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	0018      	movs	r0, r3
 80021ce:	f7ff ff6d 	bl	80020ac <HAL_RTC_WaitForSynchro>
 80021d2:	1e03      	subs	r3, r0, #0
 80021d4:	d007      	beq.n	80021e6 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2229      	movs	r2, #41	@ 0x29
 80021da:	2103      	movs	r1, #3
 80021dc:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80021de:	230f      	movs	r3, #15
 80021e0:	18fb      	adds	r3, r7, r3
 80021e2:	2203      	movs	r2, #3
 80021e4:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80021e6:	4b06      	ldr	r3, [pc, #24]	@ (8002200 <RTC_ExitInitMode+0x84>)
 80021e8:	699a      	ldr	r2, [r3, #24]
 80021ea:	4b05      	ldr	r3, [pc, #20]	@ (8002200 <RTC_ExitInitMode+0x84>)
 80021ec:	2120      	movs	r1, #32
 80021ee:	430a      	orrs	r2, r1
 80021f0:	619a      	str	r2, [r3, #24]
  }

  return status;
 80021f2:	230f      	movs	r3, #15
 80021f4:	18fb      	adds	r3, r7, r3
 80021f6:	781b      	ldrb	r3, [r3, #0]
}
 80021f8:	0018      	movs	r0, r3
 80021fa:	46bd      	mov	sp, r7
 80021fc:	b005      	add	sp, #20
 80021fe:	bd90      	pop	{r4, r7, pc}
 8002200:	40002800 	.word	0x40002800

08002204 <memset>:
 8002204:	0003      	movs	r3, r0
 8002206:	1882      	adds	r2, r0, r2
 8002208:	4293      	cmp	r3, r2
 800220a:	d100      	bne.n	800220e <memset+0xa>
 800220c:	4770      	bx	lr
 800220e:	7019      	strb	r1, [r3, #0]
 8002210:	3301      	adds	r3, #1
 8002212:	e7f9      	b.n	8002208 <memset+0x4>

08002214 <__libc_init_array>:
 8002214:	b570      	push	{r4, r5, r6, lr}
 8002216:	2600      	movs	r6, #0
 8002218:	4c0c      	ldr	r4, [pc, #48]	@ (800224c <__libc_init_array+0x38>)
 800221a:	4d0d      	ldr	r5, [pc, #52]	@ (8002250 <__libc_init_array+0x3c>)
 800221c:	1b64      	subs	r4, r4, r5
 800221e:	10a4      	asrs	r4, r4, #2
 8002220:	42a6      	cmp	r6, r4
 8002222:	d109      	bne.n	8002238 <__libc_init_array+0x24>
 8002224:	2600      	movs	r6, #0
 8002226:	f000 f819 	bl	800225c <_init>
 800222a:	4c0a      	ldr	r4, [pc, #40]	@ (8002254 <__libc_init_array+0x40>)
 800222c:	4d0a      	ldr	r5, [pc, #40]	@ (8002258 <__libc_init_array+0x44>)
 800222e:	1b64      	subs	r4, r4, r5
 8002230:	10a4      	asrs	r4, r4, #2
 8002232:	42a6      	cmp	r6, r4
 8002234:	d105      	bne.n	8002242 <__libc_init_array+0x2e>
 8002236:	bd70      	pop	{r4, r5, r6, pc}
 8002238:	00b3      	lsls	r3, r6, #2
 800223a:	58eb      	ldr	r3, [r5, r3]
 800223c:	4798      	blx	r3
 800223e:	3601      	adds	r6, #1
 8002240:	e7ee      	b.n	8002220 <__libc_init_array+0xc>
 8002242:	00b3      	lsls	r3, r6, #2
 8002244:	58eb      	ldr	r3, [r5, r3]
 8002246:	4798      	blx	r3
 8002248:	3601      	adds	r6, #1
 800224a:	e7f2      	b.n	8002232 <__libc_init_array+0x1e>
 800224c:	080022d0 	.word	0x080022d0
 8002250:	080022d0 	.word	0x080022d0
 8002254:	080022d4 	.word	0x080022d4
 8002258:	080022d0 	.word	0x080022d0

0800225c <_init>:
 800225c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800225e:	46c0      	nop			@ (mov r8, r8)
 8002260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002262:	bc08      	pop	{r3}
 8002264:	469e      	mov	lr, r3
 8002266:	4770      	bx	lr

08002268 <_fini>:
 8002268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800226a:	46c0      	nop			@ (mov r8, r8)
 800226c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800226e:	bc08      	pop	{r3}
 8002270:	469e      	mov	lr, r3
 8002272:	4770      	bx	lr
