

================================================================
== Vitis HLS Report for 'node0'
================================================================
* Date:           Thu Jun 13 11:27:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.806 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50179|    50179|  0.167 ms|  0.167 ms|  50179|  50179|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop0_loop1_loop2  |    50177|    50177|         3|          1|          1|  50176|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      252|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|      105|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      105|      369|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_1_fu_139_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln21_fu_230_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln22_1_fu_195_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln22_fu_250_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln23_fu_189_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln26_1_fu_335_p2       |         +|   0|  0|  16|          16|          16|
    |add_ln26_fu_303_p2         |         +|   0|  0|  20|          13|          13|
    |sub_ln26_1_fu_329_p2       |         -|   0|  0|  16|          16|          16|
    |sub_ln26_fu_293_p2         |         -|   0|  0|  19|          12|          12|
    |and_ln21_fu_169_p2         |       and|   0|  0|   2|           1|           1|
    |ap_condition_106           |       and|   0|  0|   2|           1|           1|
    |ap_condition_123           |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_133_p2        |      icmp|   0|  0|  23|          16|          15|
    |icmp_ln22_fu_151_p2        |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln23_fu_163_p2        |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln22_fu_175_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln21_1_fu_243_p3    |    select|   0|  0|   6|           1|           6|
    |select_ln21_fu_236_p3      |    select|   0|  0|   6|           1|           1|
    |select_ln22_1_fu_256_p3    |    select|   0|  0|   6|           1|           6|
    |select_ln22_2_fu_201_p3    |    select|   0|  0|  11|           1|           1|
    |select_ln22_fu_181_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln21_fu_157_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 252|         145|         117|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   11|         22|
    |ap_sig_allocacmp_v2_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_v3_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_v4_load                |   9|          2|    5|         10|
    |indvar_flatten12_fu_82                  |   9|          2|   16|         32|
    |indvar_flatten_fu_74                    |   9|          2|   11|         22|
    |v107_blk_n                              |   9|          2|    1|          2|
    |v2_fu_78                                |   9|          2|    6|         12|
    |v3_fu_70                                |   9|          2|    6|         12|
    |v4_fu_66                                |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   91|        182|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln26_1_reg_411                |  16|   0|   16|          0|
    |and_ln21_reg_400                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |icmp_ln22_reg_394                 |   1|   0|    1|          0|
    |indvar_flatten12_fu_82            |  16|   0|   16|          0|
    |indvar_flatten_fu_74              |  11|   0|   11|          0|
    |select_ln22_reg_405               |   5|   0|    5|          0|
    |v2_fu_78                          |   6|   0|    6|          0|
    |v3_fu_70                          |   6|   0|    6|          0|
    |v4_fu_66                          |   5|   0|    5|          0|
    |v5_reg_416                        |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 105|   0|  105|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node0|  return value|
|v107_dout            |   in|   32|     ap_fifo|          v107|       pointer|
|v107_num_data_valid  |   in|   17|     ap_fifo|          v107|       pointer|
|v107_fifo_cap        |   in|   17|     ap_fifo|          v107|       pointer|
|v107_empty_n         |   in|    1|     ap_fifo|          v107|       pointer|
|v107_read            |  out|    1|     ap_fifo|          v107|       pointer|
|v106_address0        |  out|   16|   ap_memory|          v106|         array|
|v106_ce0             |  out|    1|   ap_memory|          v106|         array|
|v106_we0             |  out|    1|   ap_memory|          v106|         array|
|v106_d0              |  out|   32|   ap_memory|          v106|         array|
+---------------------+-----+-----+------------+--------------+--------------+

