Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cdc1d9196b96405b9fc84e686d8c9133 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_2 -L microblaze_v10_0_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_1 -L iomodule_v3_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddr4_example_test_behav xil_defaultlib.ddr4_example_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
WARNING: [XSIM 43-4127] File "D:/Code_Programmed/Vivado_file/FPGA_CNN/DDR_Project/PL_DDR_Project/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "D:/Code_Programmed/Vivado_file/FPGA_CNN/DDR_Project/PL_DDR_Project/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1753 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME4_ADV(CLKIN1_PERIOD=3.332,C...
Compiling module xil_defaultlib.ddr4_v2_2_5_infrastructure(CLKIN...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(CLKIN_PERIOD...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=4,IOBT...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_group(ABITS=17,AL...
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_act_rank(tFAW=37,...
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_act_timer(tFAW=37...
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_arb_a
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_wtr(tWTR_L=10,tWT...
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_rd_wr(tWTR_L=10,t...
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_arb_c_default
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_arb_p
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_cmd_mux_ap(ABITS=...
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_arb_mux_p(ABITS=1...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_ctl(ABITS=17,BGBI...
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_cmd_mux_c
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_ref(LR_WIDTH=1,S_...
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_periodic
Compiling module xil_defaultlib.ddr4_v2_2_5_mc_ecc(TCQ=0.1,PAYLO...
Compiling module xil_defaultlib.ddr4_v2_2_5_mc(ABITS=17,BGBITS=1...
Compiling module xil_defaultlib.ddr4_v2_2_5_ui_cmd(TCQ=100.0,ADD...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.ddr4_v2_2_5_ui_wr_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_5_ui_rd_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_5_ui(TCQ=100.0,ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_debug_microblaze...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_cplx_data(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_cplx(DBYTES=2,AB...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_addr_decode(DRAM...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_config_rom(MEM0=...
Compiling module xil_defaultlib.ddr4_v2_2_5_chipscope_xsdb_slave...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_sync(WIDTH=9,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_5_bram_tdp(INIT=2304'b...
Compiling module xil_defaultlib.ddr4_v2_2_5_cfg_mem_mod(SIZE=368...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_xsdb_bram(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal(ABITS=17,BGBITS=...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_rd_en(RL=32'b010...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_read(DBYTES=2,RL...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_write(DBYTES=2,W...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_pi(DBYTES=2,DBYT...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_top(ABITS=17,BGB...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110000001111010...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100010000111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1000011101111000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100010001000100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001111100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001011110...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_sync(WIDTH=32,MA...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_sync(WIDTH=20,MA...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_sync(WIDTH=32,TC...
Compiling module xil_defaultlib.ddr4_v2_2_5_cal_sync(WIDTH=1,TCQ...
Compiling module xil_defaultlib.ddr4_0_ddr4_mem_intfc(ADDR_WIDTH...
Compiling module xil_defaultlib.ddr4_v2_2_5_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_5_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_5_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_5_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_wr_cmd_fsm
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_aw_channel(C_AXI...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_w_channel(C_DATA...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_fifo(C_WIDTH=4,C...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_b_channel_defaul...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_cmd_fsm(C_MC_RD_...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_ar_channel(C_AXI...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_fifo(C_WIDTH=129...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_fifo(C_WIDTH=7,C...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_r_channel(C_DATA...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi_cmd_arbiter(C_MC...
Compiling module xil_defaultlib.ddr4_v2_2_5_axi(C_S_AXI_ADDR_WID...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.data_write2ddr4_default
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.data_readfddr4_default
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=24.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.ddr_example
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.StateTable
Compiling module xil_defaultlib.ddr4_model(CONFIGURED_DQ_BITS=16...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.sdrmddr4_default
Compiling module xil_defaultlib.ddr4_example_test
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Built simulation snapshot ddr4_example_test_behav
