Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct  3 15:04:29 2025
| Host         : PC-1000-times running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_util_vector_logic_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_util_vector_logic_0_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct  3 15:04:29 2025
| Host         : PC-1000-times running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_smartconnect_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_smartconnect_0_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 11)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_smartconnect_0_0'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_smartconnect_0_0'. These changes may impact your design.








Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct  3 15:04:29 2025
| Host         : PC-1000-times running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mig_7series_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_mig_7series_0_0 (xilinx.com:ip:mig_7series:4.2 (Rev. 1)) to Vivado generation flows.

