// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Conv2d_b3_HH_
#define _Conv2d_b3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "forw_back_fadd_32bkb.h"
#include "forw_back_fmul_32cud.h"

namespace ap_rtl {

struct Conv2d_b3 : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<32> > kernel_q0;
    sc_out< sc_lv<10> > kernel_address1;
    sc_out< sc_logic > kernel_ce1;
    sc_in< sc_lv<32> > kernel_q1;
    sc_out< sc_lv<4> > out_matrix_address0;
    sc_out< sc_logic > out_matrix_ce0;
    sc_out< sc_logic > out_matrix_we0;
    sc_out< sc_lv<32> > out_matrix_d0;
    sc_out< sc_lv<10> > first_conv1_address0;
    sc_out< sc_logic > first_conv1_ce0;
    sc_in< sc_lv<32> > first_conv1_q0;
    sc_out< sc_lv<10> > first_conv1_address1;
    sc_out< sc_logic > first_conv1_ce1;
    sc_in< sc_lv<32> > first_conv1_q1;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Conv2d_b3(sc_module_name name);
    SC_HAS_PROCESS(Conv2d_b3);

    ~Conv2d_b3();

    sc_trace_file* mVcdFile;

    forw_back_fadd_32bkb<1,4,32,32,32>* forw_back_fadd_32bkb_U67;
    forw_back_fmul_32cud<1,3,32,32,32>* forw_back_fmul_32cud_U68;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > empty_reg_216;
    sc_signal< sc_lv<3> > row_0_reg_228;
    sc_signal< sc_lv<32> > grp_fu_238_p2;
    sc_signal< sc_lv<32> > reg_248;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<1> > icmp_ln123_reg_624;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln120_fu_275_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > add_ln120_1_fu_281_p2;
    sc_signal< sc_lv<4> > add_ln120_1_reg_572;
    sc_signal< sc_lv<1> > icmp_ln121_fu_299_p2;
    sc_signal< sc_lv<1> > icmp_ln121_reg_577;
    sc_signal< sc_lv<2> > select_ln120_fu_305_p3;
    sc_signal< sc_lv<2> > select_ln120_reg_582;
    sc_signal< sc_lv<2> > select_ln120_1_fu_313_p3;
    sc_signal< sc_lv<2> > select_ln120_1_reg_587;
    sc_signal< sc_lv<3> > zext_ln120_1_fu_321_p1;
    sc_signal< sc_lv<4> > zext_ln120_3_fu_329_p1;
    sc_signal< sc_lv<4> > zext_ln120_3_reg_597;
    sc_signal< sc_lv<3> > select_ln120_3_fu_359_p3;
    sc_signal< sc_lv<3> > select_ln120_3_reg_602;
    sc_signal< sc_lv<10> > zext_ln121_fu_367_p1;
    sc_signal< sc_lv<10> > zext_ln121_reg_608;
    sc_signal< sc_lv<4> > out_matrix_addr_reg_613;
    sc_signal< sc_lv<2> > j_fu_390_p2;
    sc_signal< sc_lv<2> > j_reg_618;
    sc_signal< sc_lv<1> > icmp_ln123_fu_396_p2;
    sc_signal< sc_lv<1> > icmp_ln123_reg_624_pp0_iter1_reg;
    sc_signal< sc_lv<8> > trunc_ln125_fu_454_p1;
    sc_signal< sc_lv<8> > trunc_ln125_reg_628;
    sc_signal< sc_lv<10> > add_ln125_fu_526_p2;
    sc_signal< sc_lv<10> > add_ln125_reg_653;
    sc_signal< sc_lv<32> > first_conv1_load_reg_658;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > kernel_load_reg_663;
    sc_signal< sc_lv<32> > first_conv1_load_1_reg_668;
    sc_signal< sc_lv<32> > kernel_load_1_reg_673;
    sc_signal< sc_lv<32> > first_conv1_load_2_reg_688;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > kernel_load_2_reg_693;
    sc_signal< sc_lv<32> > grp_fu_244_p2;
    sc_signal< sc_lv<32> > tmp3_reg_698;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > tmp_1_reg_703;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state8_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > tmp_2_reg_708;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state9_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<3> > row_4_fu_549_p2;
    sc_signal< sc_lv<3> > row_4_reg_713;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state14_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<3> > select_ln121_fu_561_p3;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<4> > indvar_flatten_reg_160;
    sc_signal< sc_lv<3> > indvars_iv1_reg_171;
    sc_signal< sc_lv<2> > row_reg_182;
    sc_signal< sc_lv<3> > indvars_iv_reg_193;
    sc_signal< sc_lv<2> > col_reg_205;
    sc_signal< sc_lv<3> > ap_phi_mux_row_0_phi_fu_231_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln122_fu_385_p1;
    sc_signal< sc_lv<64> > zext_ln125_fu_479_p1;
    sc_signal< sc_lv<64> > sext_ln125_fu_484_p1;
    sc_signal< sc_lv<64> > zext_ln125_1_fu_500_p1;
    sc_signal< sc_lv<64> > sext_ln125_1_fu_511_p1;
    sc_signal< sc_lv<64> > zext_ln125_2_fu_534_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > sext_ln125_2_fu_544_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<32> > grp_fu_238_p0;
    sc_signal< sc_lv<32> > grp_fu_238_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<32> > grp_fu_244_p0;
    sc_signal< sc_lv<32> > grp_fu_244_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<4> > shl_ln_fu_257_p3;
    sc_signal< sc_lv<5> > zext_ln122_1_fu_265_p1;
    sc_signal< sc_lv<5> > zext_ln120_fu_253_p1;
    sc_signal< sc_lv<2> > i_fu_287_p2;
    sc_signal< sc_lv<4> > shl_ln122_mid1_fu_333_p3;
    sc_signal< sc_lv<5> > zext_ln122_2_fu_341_p1;
    sc_signal< sc_lv<5> > zext_ln120_2_fu_325_p1;
    sc_signal< sc_lv<5> > sub_ln122_1_fu_345_p2;
    sc_signal< sc_lv<5> > sub_ln122_fu_269_p2;
    sc_signal< sc_lv<3> > add_ln120_fu_293_p2;
    sc_signal< sc_lv<5> > select_ln120_2_fu_351_p3;
    sc_signal< sc_lv<5> > zext_ln121_1_fu_371_p1;
    sc_signal< sc_lv<5> > add_ln122_fu_375_p2;
    sc_signal< sc_lv<32> > sext_ln122_fu_381_p1;
    sc_signal< sc_lv<8> > shl_ln8_fu_405_p3;
    sc_signal< sc_lv<5> > shl_ln125_1_fu_417_p3;
    sc_signal< sc_lv<9> > zext_ln125_3_fu_413_p1;
    sc_signal< sc_lv<9> > zext_ln125_4_fu_425_p1;
    sc_signal< sc_lv<4> > zext_ln123_fu_401_p1;
    sc_signal< sc_lv<4> > sub_ln125_fu_435_p2;
    sc_signal< sc_lv<4> > mul_ln125_fu_444_p1;
    sc_signal< sc_lv<10> > mul_ln125_fu_444_p2;
    sc_signal< sc_lv<9> > sub_ln125_1_fu_429_p2;
    sc_signal< sc_lv<7> > tmp_16_fu_458_p4;
    sc_signal< sc_lv<9> > add_ln_fu_468_p3;
    sc_signal< sc_lv<32> > sext_ln125_5_fu_475_p1;
    sc_signal< sc_lv<9> > add_ln125_1_fu_489_p3;
    sc_signal< sc_lv<32> > sext_ln125_6_fu_496_p1;
    sc_signal< sc_lv<32> > sext_ln125_4_fu_450_p1;
    sc_signal< sc_lv<32> > or_ln125_fu_505_p2;
    sc_signal< sc_lv<9> > or_ln125_1_fu_516_p2;
    sc_signal< sc_lv<10> > sext_ln125_7_fu_522_p1;
    sc_signal< sc_lv<32> > sext_ln125_8_fu_531_p1;
    sc_signal< sc_lv<8> > add_ln125_2_fu_539_p2;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_lv<3> > add_ln121_fu_555_p2;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_state10_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_state12_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_state13_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_fsm_state1;
    static const sc_lv<15> ap_ST_fsm_state2;
    static const sc_lv<15> ap_ST_fsm_pp0_stage0;
    static const sc_lv<15> ap_ST_fsm_pp0_stage1;
    static const sc_lv<15> ap_ST_fsm_pp0_stage2;
    static const sc_lv<15> ap_ST_fsm_pp0_stage3;
    static const sc_lv<15> ap_ST_fsm_pp0_stage4;
    static const sc_lv<15> ap_ST_fsm_pp0_stage5;
    static const sc_lv<15> ap_ST_fsm_pp0_stage6;
    static const sc_lv<15> ap_ST_fsm_pp0_stage7;
    static const sc_lv<15> ap_ST_fsm_pp0_stage8;
    static const sc_lv<15> ap_ST_fsm_pp0_stage9;
    static const sc_lv<15> ap_ST_fsm_pp0_stage10;
    static const sc_lv<15> ap_ST_fsm_pp0_stage11;
    static const sc_lv<15> ap_ST_fsm_state20;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<3> ap_const_lv3_4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln120_1_fu_281_p2();
    void thread_add_ln120_fu_293_p2();
    void thread_add_ln121_fu_555_p2();
    void thread_add_ln122_fu_375_p2();
    void thread_add_ln125_1_fu_489_p3();
    void thread_add_ln125_2_fu_539_p2();
    void thread_add_ln125_fu_526_p2();
    void thread_add_ln_fu_468_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage7_iter0();
    void thread_ap_block_state11_pp0_stage8_iter0();
    void thread_ap_block_state12_pp0_stage9_iter0();
    void thread_ap_block_state13_pp0_stage10_iter0();
    void thread_ap_block_state14_pp0_stage11_iter0();
    void thread_ap_block_state15_pp0_stage0_iter1();
    void thread_ap_block_state16_pp0_stage1_iter1();
    void thread_ap_block_state17_pp0_stage2_iter1();
    void thread_ap_block_state18_pp0_stage3_iter1();
    void thread_ap_block_state19_pp0_stage4_iter1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage6_iter0();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_row_0_phi_fu_231_p4();
    void thread_ap_ready();
    void thread_first_conv1_address0();
    void thread_first_conv1_address1();
    void thread_first_conv1_ce0();
    void thread_first_conv1_ce1();
    void thread_grp_fu_238_p0();
    void thread_grp_fu_238_p1();
    void thread_grp_fu_244_p0();
    void thread_grp_fu_244_p1();
    void thread_i_fu_287_p2();
    void thread_icmp_ln120_fu_275_p2();
    void thread_icmp_ln121_fu_299_p2();
    void thread_icmp_ln123_fu_396_p2();
    void thread_j_fu_390_p2();
    void thread_kernel_address0();
    void thread_kernel_address1();
    void thread_kernel_ce0();
    void thread_kernel_ce1();
    void thread_mul_ln125_fu_444_p1();
    void thread_mul_ln125_fu_444_p2();
    void thread_or_ln125_1_fu_516_p2();
    void thread_or_ln125_fu_505_p2();
    void thread_out_matrix_address0();
    void thread_out_matrix_ce0();
    void thread_out_matrix_d0();
    void thread_out_matrix_we0();
    void thread_row_4_fu_549_p2();
    void thread_select_ln120_1_fu_313_p3();
    void thread_select_ln120_2_fu_351_p3();
    void thread_select_ln120_3_fu_359_p3();
    void thread_select_ln120_fu_305_p3();
    void thread_select_ln121_fu_561_p3();
    void thread_sext_ln122_fu_381_p1();
    void thread_sext_ln125_1_fu_511_p1();
    void thread_sext_ln125_2_fu_544_p1();
    void thread_sext_ln125_4_fu_450_p1();
    void thread_sext_ln125_5_fu_475_p1();
    void thread_sext_ln125_6_fu_496_p1();
    void thread_sext_ln125_7_fu_522_p1();
    void thread_sext_ln125_8_fu_531_p1();
    void thread_sext_ln125_fu_484_p1();
    void thread_shl_ln122_mid1_fu_333_p3();
    void thread_shl_ln125_1_fu_417_p3();
    void thread_shl_ln8_fu_405_p3();
    void thread_shl_ln_fu_257_p3();
    void thread_sub_ln122_1_fu_345_p2();
    void thread_sub_ln122_fu_269_p2();
    void thread_sub_ln125_1_fu_429_p2();
    void thread_sub_ln125_fu_435_p2();
    void thread_tmp_16_fu_458_p4();
    void thread_trunc_ln125_fu_454_p1();
    void thread_zext_ln120_1_fu_321_p1();
    void thread_zext_ln120_2_fu_325_p1();
    void thread_zext_ln120_3_fu_329_p1();
    void thread_zext_ln120_fu_253_p1();
    void thread_zext_ln121_1_fu_371_p1();
    void thread_zext_ln121_fu_367_p1();
    void thread_zext_ln122_1_fu_265_p1();
    void thread_zext_ln122_2_fu_341_p1();
    void thread_zext_ln122_fu_385_p1();
    void thread_zext_ln123_fu_401_p1();
    void thread_zext_ln125_1_fu_500_p1();
    void thread_zext_ln125_2_fu_534_p1();
    void thread_zext_ln125_3_fu_413_p1();
    void thread_zext_ln125_4_fu_425_p1();
    void thread_zext_ln125_fu_479_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
