

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Fri Mar  1 09:43:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  2.458 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       3|    119|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done                    |   9|          2|    1|          2|
    |boxColorB_val31_c_blk_n    |   9|          2|    1|          2|
    |boxColorG_val30_c_blk_n    |   9|          2|    1|          2|
    |boxColorR_val29_c_blk_n    |   9|          2|    1|          2|
    |boxSize_val28_c_blk_n      |   9|          2|    1|          2|
    |colorFormat_val_c25_blk_n  |   9|          2|    1|          2|
    |crossHairX_val22_c_blk_n   |   9|          2|    1|          2|
    |crossHairY_val23_c_blk_n   |   9|          2|    1|          2|
    |fid_in_val14_c_blk_n       |   9|          2|    1|          2|
    |field_id_val13_c_blk_n     |   9|          2|    1|          2|
    |maskId_val17_c_blk_n       |   9|          2|    1|          2|
    |ovrlayId_val16_c_blk_n     |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 117|         26|   13|         26|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|start_full_n                        |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|start_out                           |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|start_write                         |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|field_id_val13                      |   in|   16|     ap_none|       field_id_val13|        scalar|
|field_id_val13_c_din                |  out|   16|     ap_fifo|     field_id_val13_c|       pointer|
|field_id_val13_c_num_data_valid     |   in|    4|     ap_fifo|     field_id_val13_c|       pointer|
|field_id_val13_c_fifo_cap           |   in|    4|     ap_fifo|     field_id_val13_c|       pointer|
|field_id_val13_c_full_n             |   in|    1|     ap_fifo|     field_id_val13_c|       pointer|
|field_id_val13_c_write              |  out|    1|     ap_fifo|     field_id_val13_c|       pointer|
|fid_in_val14                        |   in|    1|   ap_stable|         fid_in_val14|        scalar|
|fid_in_val14_c_din                  |  out|    1|     ap_fifo|       fid_in_val14_c|       pointer|
|fid_in_val14_c_num_data_valid       |   in|    4|     ap_fifo|       fid_in_val14_c|       pointer|
|fid_in_val14_c_fifo_cap             |   in|    4|     ap_fifo|       fid_in_val14_c|       pointer|
|fid_in_val14_c_full_n               |   in|    1|     ap_fifo|       fid_in_val14_c|       pointer|
|fid_in_val14_c_write                |  out|    1|     ap_fifo|       fid_in_val14_c|       pointer|
|ovrlayId_val16                      |   in|    8|     ap_none|       ovrlayId_val16|        scalar|
|ovrlayId_val16_c_din                |  out|    8|     ap_fifo|     ovrlayId_val16_c|       pointer|
|ovrlayId_val16_c_num_data_valid     |   in|    3|     ap_fifo|     ovrlayId_val16_c|       pointer|
|ovrlayId_val16_c_fifo_cap           |   in|    3|     ap_fifo|     ovrlayId_val16_c|       pointer|
|ovrlayId_val16_c_full_n             |   in|    1|     ap_fifo|     ovrlayId_val16_c|       pointer|
|ovrlayId_val16_c_write              |  out|    1|     ap_fifo|     ovrlayId_val16_c|       pointer|
|maskId_val17                        |   in|    8|     ap_none|         maskId_val17|        scalar|
|maskId_val17_c_din                  |  out|    8|     ap_fifo|       maskId_val17_c|       pointer|
|maskId_val17_c_num_data_valid       |   in|    3|     ap_fifo|       maskId_val17_c|       pointer|
|maskId_val17_c_fifo_cap             |   in|    3|     ap_fifo|       maskId_val17_c|       pointer|
|maskId_val17_c_full_n               |   in|    1|     ap_fifo|       maskId_val17_c|       pointer|
|maskId_val17_c_write                |  out|    1|     ap_fifo|       maskId_val17_c|       pointer|
|colorFormat_val                     |   in|    8|     ap_none|      colorFormat_val|        scalar|
|colorFormat_val_c25_din             |  out|    8|     ap_fifo|  colorFormat_val_c25|       pointer|
|colorFormat_val_c25_num_data_valid  |   in|    3|     ap_fifo|  colorFormat_val_c25|       pointer|
|colorFormat_val_c25_fifo_cap        |   in|    3|     ap_fifo|  colorFormat_val_c25|       pointer|
|colorFormat_val_c25_full_n          |   in|    1|     ap_fifo|  colorFormat_val_c25|       pointer|
|colorFormat_val_c25_write           |  out|    1|     ap_fifo|  colorFormat_val_c25|       pointer|
|crossHairX_val22                    |   in|   16|     ap_none|     crossHairX_val22|        scalar|
|crossHairX_val22_c_din              |  out|   16|     ap_fifo|   crossHairX_val22_c|       pointer|
|crossHairX_val22_c_num_data_valid   |   in|    3|     ap_fifo|   crossHairX_val22_c|       pointer|
|crossHairX_val22_c_fifo_cap         |   in|    3|     ap_fifo|   crossHairX_val22_c|       pointer|
|crossHairX_val22_c_full_n           |   in|    1|     ap_fifo|   crossHairX_val22_c|       pointer|
|crossHairX_val22_c_write            |  out|    1|     ap_fifo|   crossHairX_val22_c|       pointer|
|crossHairY_val23                    |   in|   16|     ap_none|     crossHairY_val23|        scalar|
|crossHairY_val23_c_din              |  out|   16|     ap_fifo|   crossHairY_val23_c|       pointer|
|crossHairY_val23_c_num_data_valid   |   in|    3|     ap_fifo|   crossHairY_val23_c|       pointer|
|crossHairY_val23_c_fifo_cap         |   in|    3|     ap_fifo|   crossHairY_val23_c|       pointer|
|crossHairY_val23_c_full_n           |   in|    1|     ap_fifo|   crossHairY_val23_c|       pointer|
|crossHairY_val23_c_write            |  out|    1|     ap_fifo|   crossHairY_val23_c|       pointer|
|boxSize_val28                       |   in|   16|     ap_none|        boxSize_val28|        scalar|
|boxSize_val28_c_din                 |  out|   16|     ap_fifo|      boxSize_val28_c|       pointer|
|boxSize_val28_c_num_data_valid      |   in|    3|     ap_fifo|      boxSize_val28_c|       pointer|
|boxSize_val28_c_fifo_cap            |   in|    3|     ap_fifo|      boxSize_val28_c|       pointer|
|boxSize_val28_c_full_n              |   in|    1|     ap_fifo|      boxSize_val28_c|       pointer|
|boxSize_val28_c_write               |  out|    1|     ap_fifo|      boxSize_val28_c|       pointer|
|boxColorR_val29                     |   in|    8|     ap_none|      boxColorR_val29|        scalar|
|boxColorR_val29_c_din               |  out|    8|     ap_fifo|    boxColorR_val29_c|       pointer|
|boxColorR_val29_c_num_data_valid    |   in|    3|     ap_fifo|    boxColorR_val29_c|       pointer|
|boxColorR_val29_c_fifo_cap          |   in|    3|     ap_fifo|    boxColorR_val29_c|       pointer|
|boxColorR_val29_c_full_n            |   in|    1|     ap_fifo|    boxColorR_val29_c|       pointer|
|boxColorR_val29_c_write             |  out|    1|     ap_fifo|    boxColorR_val29_c|       pointer|
|boxColorG_val30                     |   in|    8|     ap_none|      boxColorG_val30|        scalar|
|boxColorG_val30_c_din               |  out|    8|     ap_fifo|    boxColorG_val30_c|       pointer|
|boxColorG_val30_c_num_data_valid    |   in|    3|     ap_fifo|    boxColorG_val30_c|       pointer|
|boxColorG_val30_c_fifo_cap          |   in|    3|     ap_fifo|    boxColorG_val30_c|       pointer|
|boxColorG_val30_c_full_n            |   in|    1|     ap_fifo|    boxColorG_val30_c|       pointer|
|boxColorG_val30_c_write             |  out|    1|     ap_fifo|    boxColorG_val30_c|       pointer|
|boxColorB_val31                     |   in|    8|     ap_none|      boxColorB_val31|        scalar|
|boxColorB_val31_c_din               |  out|    8|     ap_fifo|    boxColorB_val31_c|       pointer|
|boxColorB_val31_c_num_data_valid    |   in|    3|     ap_fifo|    boxColorB_val31_c|       pointer|
|boxColorB_val31_c_fifo_cap          |   in|    3|     ap_fifo|    boxColorB_val31_c|       pointer|
|boxColorB_val31_c_full_n            |   in|    1|     ap_fifo|    boxColorB_val31_c|       pointer|
|boxColorB_val31_c_write             |  out|    1|     ap_fifo|    boxColorB_val31_c|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %boxColorB_val31_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%boxColorB_val31_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorB_val31"   --->   Operation 3 'read' 'boxColorB_val31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%boxColorG_val30_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorG_val30"   --->   Operation 4 'read' 'boxColorG_val30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%boxColorR_val29_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorR_val29"   --->   Operation 5 'read' 'boxColorR_val29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%boxSize_val28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxSize_val28"   --->   Operation 6 'read' 'boxSize_val28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%crossHairY_val23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairY_val23"   --->   Operation 7 'read' 'crossHairY_val23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%crossHairX_val22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairX_val22"   --->   Operation 8 'read' 'crossHairX_val22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%colorFormat_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormat_val"   --->   Operation 9 'read' 'colorFormat_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%maskId_val17_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %maskId_val17"   --->   Operation 10 'read' 'maskId_val17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ovrlayId_val16_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ovrlayId_val16"   --->   Operation 11 'read' 'ovrlayId_val16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fid_in_val14_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %fid_in_val14"   --->   Operation 12 'read' 'fid_in_val14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%field_id_val13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %field_id_val13"   --->   Operation 13 'read' 'field_id_val13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %boxColorB_val31_c, i8 %boxColorB_val31_read"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %boxColorG_val30_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %boxColorG_val30_c, i8 %boxColorG_val30_read"   --->   Operation 16 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %boxColorR_val29_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %boxColorR_val29_c, i8 %boxColorR_val29_read"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxSize_val28_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %boxSize_val28_c, i16 %boxSize_val28_read"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairY_val23_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %crossHairY_val23_c, i16 %crossHairY_val23_read"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairX_val22_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %crossHairX_val22_c, i16 %crossHairX_val22_read"   --->   Operation 24 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val_c25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %colorFormat_val_c25, i8 %colorFormat_val_read"   --->   Operation 26 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %maskId_val17_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %maskId_val17_c, i8 %maskId_val17_read"   --->   Operation 28 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ovrlayId_val16_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %ovrlayId_val16_c, i8 %ovrlayId_val16_read"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fid_in_val14_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %fid_in_val14_c, i1 %fid_in_val14_read"   --->   Operation 32 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 6> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %field_id_val13_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %field_id_val13_c, i16 %field_id_val13_read"   --->   Operation 34 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 6> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ field_id_val13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ field_id_val13_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fid_in_val14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ fid_in_val14_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ovrlayId_val16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ovrlayId_val16_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ maskId_val17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ maskId_val17_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colorFormat_val_c25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crossHairX_val22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crossHairX_val22_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crossHairY_val23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crossHairY_val23_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxSize_val28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxSize_val28_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorR_val29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorR_val29_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorG_val30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorG_val30_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorB_val31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorB_val31_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface) [ 00]
boxColorB_val31_read  (read         ) [ 00]
boxColorG_val30_read  (read         ) [ 00]
boxColorR_val29_read  (read         ) [ 00]
boxSize_val28_read    (read         ) [ 00]
crossHairY_val23_read (read         ) [ 00]
crossHairX_val22_read (read         ) [ 00]
colorFormat_val_read  (read         ) [ 00]
maskId_val17_read     (read         ) [ 00]
ovrlayId_val16_read   (read         ) [ 00]
fid_in_val14_read     (read         ) [ 00]
field_id_val13_read   (read         ) [ 00]
write_ln0             (write        ) [ 00]
specinterface_ln0     (specinterface) [ 00]
write_ln0             (write        ) [ 00]
specinterface_ln0     (specinterface) [ 00]
write_ln0             (write        ) [ 00]
specinterface_ln0     (specinterface) [ 00]
write_ln0             (write        ) [ 00]
specinterface_ln0     (specinterface) [ 00]
write_ln0             (write        ) [ 00]
specinterface_ln0     (specinterface) [ 00]
write_ln0             (write        ) [ 00]
specinterface_ln0     (specinterface) [ 00]
write_ln0             (write        ) [ 00]
specinterface_ln0     (specinterface) [ 00]
write_ln0             (write        ) [ 00]
specinterface_ln0     (specinterface) [ 00]
write_ln0             (write        ) [ 00]
specinterface_ln0     (specinterface) [ 00]
write_ln0             (write        ) [ 00]
specinterface_ln0     (specinterface) [ 00]
write_ln0             (write        ) [ 00]
ret_ln0               (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="field_id_val13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="field_id_val13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="field_id_val13_c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="field_id_val13_c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fid_in_val14">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid_in_val14"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fid_in_val14_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid_in_val14_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ovrlayId_val16">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayId_val16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ovrlayId_val16_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayId_val16_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="maskId_val17">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maskId_val17"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="maskId_val17_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maskId_val17_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="colorFormat_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="colorFormat_val_c25">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val_c25"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="crossHairX_val22">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX_val22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="crossHairX_val22_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX_val22_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="crossHairY_val23">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairY_val23"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="crossHairY_val23_c">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairY_val23_c"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="boxSize_val28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize_val28"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="boxSize_val28_c">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize_val28_c"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="boxColorR_val29">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorR_val29"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="boxColorR_val29_c">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorR_val29_c"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="boxColorG_val30">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG_val30"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="boxColorG_val30_c">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG_val30_c"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="boxColorB_val31">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorB_val31"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="boxColorB_val31_c">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorB_val31_c"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="boxColorB_val31_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorB_val31_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="boxColorG_val30_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorG_val30_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="boxColorR_val29_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorR_val29_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="boxSize_val28_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxSize_val28_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="crossHairY_val23_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairY_val23_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="crossHairX_val22_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairX_val22_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="colorFormat_val_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormat_val_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="maskId_val17_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maskId_val17_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ovrlayId_val16_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ovrlayId_val16_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="fid_in_val14_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fid_in_val14_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="field_id_val13_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="field_id_val13_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln0_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln0_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="16" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln0_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln0_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="0" index="2" bw="16" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln0_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln0_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln0_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln0_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln0_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="0" index="2" bw="16" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="60" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="60" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="60" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="62" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="62" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="60" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="62" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="72" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="66" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="78" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="84" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="90" pin="2"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="68" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="96" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="102" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="66" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="108" pin="2"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="66" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="114" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="66" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="120" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="70" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="126" pin="2"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="132" pin="2"/><net_sink comp="218" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: field_id_val13_c | {1 }
	Port: fid_in_val14_c | {1 }
	Port: ovrlayId_val16_c | {1 }
	Port: maskId_val17_c | {1 }
	Port: colorFormat_val_c25 | {1 }
	Port: crossHairX_val22_c | {1 }
	Port: crossHairY_val23_c | {1 }
	Port: boxSize_val28_c | {1 }
	Port: boxColorR_val29_c | {1 }
	Port: boxColorG_val30_c | {1 }
	Port: boxColorB_val31_c | {1 }
 - Input state : 
	Port: entry_proc : field_id_val13 | {1 }
	Port: entry_proc : field_id_val13_c | {}
	Port: entry_proc : fid_in_val14 | {1 }
	Port: entry_proc : fid_in_val14_c | {}
	Port: entry_proc : ovrlayId_val16 | {1 }
	Port: entry_proc : ovrlayId_val16_c | {}
	Port: entry_proc : maskId_val17 | {1 }
	Port: entry_proc : maskId_val17_c | {}
	Port: entry_proc : colorFormat_val | {1 }
	Port: entry_proc : colorFormat_val_c25 | {}
	Port: entry_proc : crossHairX_val22 | {1 }
	Port: entry_proc : crossHairX_val22_c | {}
	Port: entry_proc : crossHairY_val23 | {1 }
	Port: entry_proc : crossHairY_val23_c | {}
	Port: entry_proc : boxSize_val28 | {1 }
	Port: entry_proc : boxSize_val28_c | {}
	Port: entry_proc : boxColorR_val29 | {1 }
	Port: entry_proc : boxColorR_val29_c | {}
	Port: entry_proc : boxColorG_val30 | {1 }
	Port: entry_proc : boxColorG_val30_c | {}
	Port: entry_proc : boxColorB_val31 | {1 }
	Port: entry_proc : boxColorB_val31_c | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|
| Operation|          Functional Unit          |
|----------|-----------------------------------|
|          |  boxColorB_val31_read_read_fu_72  |
|          |  boxColorG_val30_read_read_fu_78  |
|          |  boxColorR_val29_read_read_fu_84  |
|          |   boxSize_val28_read_read_fu_90   |
|          |  crossHairY_val23_read_read_fu_96 |
|   read   | crossHairX_val22_read_read_fu_102 |
|          |  colorFormat_val_read_read_fu_108 |
|          |   maskId_val17_read_read_fu_114   |
|          |  ovrlayId_val16_read_read_fu_120  |
|          |   fid_in_val14_read_read_fu_126   |
|          |  field_id_val13_read_read_fu_132  |
|----------|-----------------------------------|
|          |       write_ln0_write_fu_138      |
|          |       write_ln0_write_fu_146      |
|          |       write_ln0_write_fu_154      |
|          |       write_ln0_write_fu_162      |
|          |       write_ln0_write_fu_170      |
|   write  |       write_ln0_write_fu_178      |
|          |       write_ln0_write_fu_186      |
|          |       write_ln0_write_fu_194      |
|          |       write_ln0_write_fu_202      |
|          |       write_ln0_write_fu_210      |
|          |       write_ln0_write_fu_218      |
|----------|-----------------------------------|
|   Total  |                                   |
|----------|-----------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
