Oh no...

Cycle: 36
Incorrect Write to Register File
MARS instruction number: 32	Instruction: add $1,$0,$0
MARS: Register Write to Reg: 0x01 Val: 0x00000000
Student: Register Write to Reg: 0x02 Val: 0x00000000

Cycle: 37
Incorrect Write to Register File
MARS instruction number: 33	Instruction: add $2,$0,$0
MARS: Register Write to Reg: 0x02 Val: 0x00000000
Student: Register Write to Reg: 0x03 Val: 0x00000000

Cycle: 38
Incorrect Write to Register File
MARS instruction number: 34	Instruction: add $3,$0,$0
MARS: Register Write to Reg: 0x03 Val: 0x00000000
Student: Register Write to Reg: 0x04 Val: 0x00000000

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
temp/modelsim_dump.txt : output from the VHDL testbench during program execution on your processor
temp/mars_dump.txt : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


