--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml s6base.twx s6base.ncd -o s6base.twr s6base.pcf

Design file:              s6base.ncd
Physical constraint file: s6base.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock_freq = PERIOD TIMEGRP "clock_freq" 81.38 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_freq = PERIOD TIMEGRP "clock_freq" 81.38 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.416ns (period - min period limit)
  Period: 5.086ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clock_bit2x_1/dcm_sp_inst/CLKFX
  Logical resource: clock_bit2x_1/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clock_bit2x_1/clkfx
--------------------------------------------------------------------------------
Slack: 49.380ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.380ns
  Low pulse: 40.690ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clock_bit2x_1/dcm_sp_inst/CLKIN
  Logical resource: clock_bit2x_1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clock_bit2x_1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 49.380ns (period - (min high pulse limit / (high pulse / period)))
  Period: 81.380ns
  High pulse: 40.690ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clock_bit2x_1/dcm_sp_inst/CLKIN
  Logical resource: clock_bit2x_1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clock_bit2x_1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_freq_98 = PERIOD TIMEGRP "clock_freq_98" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 100809 paths analyzed, 6570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.360ns.
--------------------------------------------------------------------------------

Paths for end point FMout_r_6 (OLOGIC_X10Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          FMout_r_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.742ns (Levels of Logic = 0)
  Clock Path Skew:      0.417ns (1.015 - 0.598)
  Source Clock:         clock98MHz rising at 0.000ns
  Destination Clock:    clock98MHz rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to FMout_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y73.DMUX    Tshcko                0.455   reset_d
                                                       reset
    OLOGIC_X10Y2.SR      net (fanout=383)      7.592   reset
    OLOGIC_X10Y2.CLK0    Tosrck                0.695   FMout_r<6>
                                                       FMout_r_6
    -------------------------------------------------  ---------------------------
    Total                                      8.742ns (1.150ns logic, 7.592ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point FMout_r_7 (OLOGIC_X10Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          FMout_r_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.742ns (Levels of Logic = 0)
  Clock Path Skew:      0.417ns (1.015 - 0.598)
  Source Clock:         clock98MHz rising at 0.000ns
  Destination Clock:    clock98MHz rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to FMout_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y73.DMUX    Tshcko                0.455   reset_d
                                                       reset
    OLOGIC_X10Y3.SR      net (fanout=383)      7.592   reset
    OLOGIC_X10Y3.CLK0    Tosrck                0.695   FMout_r<7>
                                                       FMout_r_7
    -------------------------------------------------  ---------------------------
    Total                                      8.742ns (1.150ns logic, 7.592ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point PMOD3 (OLOGIC_X1Y0.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          PMOD3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.736ns (Levels of Logic = 0)
  Clock Path Skew:      0.416ns (1.014 - 0.598)
  Source Clock:         clock98MHz rising at 0.000ns
  Destination Clock:    clock98MHz rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to PMOD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y73.DMUX    Tshcko                0.455   reset_d
                                                       reset
    OLOGIC_X1Y0.SR       net (fanout=383)      7.586   reset
    OLOGIC_X1Y0.CLK0     Tosrck                0.695   PMOD3_OBUF
                                                       PMOD3
    -------------------------------------------------  ---------------------------
    Total                                      8.736ns (1.150ns logic, 7.586ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_freq_98 = PERIOD TIMEGRP "clock_freq_98" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DUV/interpol4x_LmR/accum_3 (SLICE_X26Y52.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clken192kHz_1 (FF)
  Destination:          DUV/interpol4x_LmR/accum_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         clock98MHz rising at 10.000ns
  Destination Clock:    clock98MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clken192kHz_1 to DUV/interpol4x_LmR/accum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y53.AQ      Tcko                  0.198   clken48kHz_1
                                                       clken192kHz_1
    SLICE_X26Y52.CE      net (fanout=25)       0.133   clken192kHz_1
    SLICE_X26Y52.CLK     Tckce       (-Th)     0.108   DUV/interpol4x_LmR/accum<3>
                                                       DUV/interpol4x_LmR/accum_3
    -------------------------------------------------  ---------------------------
    Total                                      0.223ns (0.090ns logic, 0.133ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point DUV/interpol4x_LmR/accum_2 (SLICE_X26Y52.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clken192kHz_1 (FF)
  Destination:          DUV/interpol4x_LmR/accum_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         clock98MHz rising at 10.000ns
  Destination Clock:    clock98MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clken192kHz_1 to DUV/interpol4x_LmR/accum_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y53.AQ      Tcko                  0.198   clken48kHz_1
                                                       clken192kHz_1
    SLICE_X26Y52.CE      net (fanout=25)       0.133   clken192kHz_1
    SLICE_X26Y52.CLK     Tckce       (-Th)     0.104   DUV/interpol4x_LmR/accum<3>
                                                       DUV/interpol4x_LmR/accum_2
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.094ns logic, 0.133ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point DUV/interpol4x_LmR/accum_1 (SLICE_X26Y52.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clken192kHz_1 (FF)
  Destination:          DUV/interpol4x_LmR/accum_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         clock98MHz rising at 10.000ns
  Destination Clock:    clock98MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clken192kHz_1 to DUV/interpol4x_LmR/accum_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y53.AQ      Tcko                  0.198   clken48kHz_1
                                                       clken192kHz_1
    SLICE_X26Y52.CE      net (fanout=25)       0.133   clken192kHz_1
    SLICE_X26Y52.CLK     Tckce       (-Th)     0.102   DUV/interpol4x_LmR/accum<3>
                                                       DUV/interpol4x_LmR/accum_1
    -------------------------------------------------  ---------------------------
    Total                                      0.229ns (0.096ns logic, 0.133ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_freq_98 = PERIOD TIMEGRP "clock_freq_98" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DUV/block_192kHz_dds_38/Mram_sineLUT1/CLKA
  Logical resource: DUV/block_192kHz_dds_38/Mram_sineLUT1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clock98MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: DUV/block_192kHz_dds_38/Mram_sineLUT1/CLKB
  Logical resource: DUV/block_192kHz_dds_38/Mram_sineLUT1/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: clock98MHz
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: uart_1/tx/CLK0
  Logical resource: uart_1/tx/CK0
  Location pin: OLOGIC_X26Y117.CLK0
  Clock network: clock98MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_bit2x_1_clkfx = PERIOD TIMEGRP 
"clock_bit2x_1_clkfx" TS_clock_freq /         16 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.012ns.
--------------------------------------------------------------------------------

Paths for end point DACclock (OLOGIC_X1Y1.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DACclock_1 (FF)
  Destination:          DACclock (FF)
  Requirement:          5.086ns
  Data Path Delay:      3.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.409ns (0.916 - 0.507)
  Source Clock:         clock196M rising at 0.000ns
  Destination Clock:    clock196M rising at 5.086ns
  Clock Uncertainty:    0.354ns

  Clock Uncertainty:          0.354ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.637ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DACclock_1 to DACclock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AQ       Tcko                  0.391   DACclock_1
                                                       DACclock_1
    SLICE_X7Y17.A6       net (fanout=2)        0.128   DACclock_1
    SLICE_X7Y17.A        Tilo                  0.259   DACclock_1
                                                       DACclock_INV_43_o1_INV_0
    OLOGIC_X1Y1.D1       net (fanout=1)        1.486   DACclock_INV_43_o
    OLOGIC_X1Y1.CLK0     Todck                 0.803   DACclock
                                                       DACclock
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (1.453ns logic, 1.614ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point DACclock_1 (SLICE_X7Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DACclock_1 (FF)
  Destination:          DACclock_1 (FF)
  Requirement:          5.086ns
  Data Path Delay:      0.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock196M rising at 0.000ns
  Destination Clock:    clock196M rising at 5.086ns
  Clock Uncertainty:    0.354ns

  Clock Uncertainty:          0.354ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.637ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DACclock_1 to DACclock_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AQ       Tcko                  0.391   DACclock_1
                                                       DACclock_1
    SLICE_X7Y17.A6       net (fanout=2)        0.128   DACclock_1
    SLICE_X7Y17.CLK      Tas                   0.322   DACclock_1
                                                       DACclock_INV_43_o1_INV_0
                                                       DACclock_1
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.713ns logic, 0.128ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_bit2x_1_clkfx = PERIOD TIMEGRP "clock_bit2x_1_clkfx" TS_clock_freq /
        16 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DACclock_1 (SLICE_X7Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DACclock_1 (FF)
  Destination:          DACclock_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock196M rising at 5.086ns
  Destination Clock:    clock196M rising at 5.086ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DACclock_1 to DACclock_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AQ       Tcko                  0.198   DACclock_1
                                                       DACclock_1
    SLICE_X7Y17.A6       net (fanout=2)        0.026   DACclock_1
    SLICE_X7Y17.CLK      Tah         (-Th)    -0.215   DACclock_1
                                                       DACclock_INV_43_o1_INV_0
                                                       DACclock_1
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point DACclock (OLOGIC_X1Y1.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DACclock_1 (FF)
  Destination:          DACclock (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.215ns (0.424 - 0.209)
  Source Clock:         clock196M rising at 5.086ns
  Destination Clock:    clock196M rising at 5.086ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DACclock_1 to DACclock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AQ       Tcko                  0.198   DACclock_1
                                                       DACclock_1
    SLICE_X7Y17.A6       net (fanout=2)        0.026   DACclock_1
    SLICE_X7Y17.A        Tilo                  0.156   DACclock_1
                                                       DACclock_INV_43_o1_INV_0
    OLOGIC_X1Y1.D1       net (fanout=1)        0.848   DACclock_INV_43_o
    OLOGIC_X1Y1.CLK0     Tockd       (-Th)    -0.410   DACclock
                                                       DACclock
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.764ns logic, 0.874ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_bit2x_1_clkfx = PERIOD TIMEGRP "clock_bit2x_1_clkfx" TS_clock_freq /
        16 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.356ns (period - min period limit)
  Period: 5.086ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clock_bit2x_1/clkout3_buf/I0
  Logical resource: clock_bit2x_1/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock_bit2x_1/clkfx
--------------------------------------------------------------------------------
Slack: 3.447ns (period - min period limit)
  Period: 5.086ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: DACclock/CLK0
  Logical resource: DACclock/CK0
  Location pin: OLOGIC_X1Y1.CLK0
  Clock network: clock196M
--------------------------------------------------------------------------------
Slack: 4.692ns (period - min period limit)
  Period: 5.086ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: DACclock_1/CLK
  Logical resource: DACclock_1/CK
  Location pin: SLICE_X7Y17.CLK
  Clock network: clock196M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_bit2x_1_clk0 = PERIOD TIMEGRP "clock_bit2x_1_clk0" 
TS_clock_freq HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3488 paths analyzed, 1528 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.488ns.
--------------------------------------------------------------------------------

Paths for end point LM4550_controler_1/IN_SHIFT_61 (SLICE_X54Y24.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LM4550_controler_1/SYNC_1 (FF)
  Destination:          LM4550_controler_1/IN_SHIFT_61 (FF)
  Requirement:          40.690ns
  Data Path Delay:      10.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.449 - 0.473)
  Source Clock:         clock12288k rising at 0.000ns
  Destination Clock:    clock12288k falling at 40.690ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LM4550_controler_1/SYNC_1 to LM4550_controler_1/IN_SHIFT_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.BQ      Tcko                  0.391   LM4550_controler_1/SYNC_1
                                                       LM4550_controler_1/SYNC_1
    SLICE_X49Y58.A4      net (fanout=130)      4.305   LM4550_controler_1/SYNC_1
    SLICE_X49Y58.AMUX    Tilo                  0.313   LM4550_controler_1/OUT_SHIFT<0>
                                                       LM4550_controler_1/POSEDGE_SYNC_inv1
    SLICE_X54Y24.CE      net (fanout=52)       5.241   LM4550_controler_1/POSEDGE_SYNC_inv
    SLICE_X54Y24.CLK     Tceck                 0.335   LM4550_controler_1/IN_SHIFT<64>
                                                       LM4550_controler_1/IN_SHIFT_61
    -------------------------------------------------  ---------------------------
    Total                                     10.585ns (1.039ns logic, 9.546ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LM4550_controler_1/DELAY_SYNC1 (FF)
  Destination:          LM4550_controler_1/IN_SHIFT_61 (FF)
  Requirement:          40.690ns
  Data Path Delay:      7.484ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.449 - 0.507)
  Source Clock:         clock12288k rising at 0.000ns
  Destination Clock:    clock12288k falling at 40.690ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LM4550_controler_1/DELAY_SYNC1 to LM4550_controler_1/IN_SHIFT_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y50.AQ      Tcko                  0.408   LM4550_controler_1/DELAY_SYNC2
                                                       LM4550_controler_1/DELAY_SYNC1
    SLICE_X49Y58.A3      net (fanout=130)      1.187   LM4550_controler_1/DELAY_SYNC1
    SLICE_X49Y58.AMUX    Tilo                  0.313   LM4550_controler_1/OUT_SHIFT<0>
                                                       LM4550_controler_1/POSEDGE_SYNC_inv1
    SLICE_X54Y24.CE      net (fanout=52)       5.241   LM4550_controler_1/POSEDGE_SYNC_inv
    SLICE_X54Y24.CLK     Tceck                 0.335   LM4550_controler_1/IN_SHIFT<64>
                                                       LM4550_controler_1/IN_SHIFT_61
    -------------------------------------------------  ---------------------------
    Total                                      7.484ns (1.056ns logic, 6.428ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point LM4550_controler_1/IN_SHIFT_57 (SLICE_X54Y24.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LM4550_controler_1/SYNC_1 (FF)
  Destination:          LM4550_controler_1/IN_SHIFT_57 (FF)
  Requirement:          40.690ns
  Data Path Delay:      10.568ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.449 - 0.473)
  Source Clock:         clock12288k rising at 0.000ns
  Destination Clock:    clock12288k falling at 40.690ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LM4550_controler_1/SYNC_1 to LM4550_controler_1/IN_SHIFT_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.BQ      Tcko                  0.391   LM4550_controler_1/SYNC_1
                                                       LM4550_controler_1/SYNC_1
    SLICE_X49Y58.A4      net (fanout=130)      4.305   LM4550_controler_1/SYNC_1
    SLICE_X49Y58.AMUX    Tilo                  0.313   LM4550_controler_1/OUT_SHIFT<0>
                                                       LM4550_controler_1/POSEDGE_SYNC_inv1
    SLICE_X54Y24.CE      net (fanout=52)       5.241   LM4550_controler_1/POSEDGE_SYNC_inv
    SLICE_X54Y24.CLK     Tceck                 0.318   LM4550_controler_1/IN_SHIFT<64>
                                                       LM4550_controler_1/IN_SHIFT_57
    -------------------------------------------------  ---------------------------
    Total                                     10.568ns (1.022ns logic, 9.546ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LM4550_controler_1/DELAY_SYNC1 (FF)
  Destination:          LM4550_controler_1/IN_SHIFT_57 (FF)
  Requirement:          40.690ns
  Data Path Delay:      7.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.449 - 0.507)
  Source Clock:         clock12288k rising at 0.000ns
  Destination Clock:    clock12288k falling at 40.690ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LM4550_controler_1/DELAY_SYNC1 to LM4550_controler_1/IN_SHIFT_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y50.AQ      Tcko                  0.408   LM4550_controler_1/DELAY_SYNC2
                                                       LM4550_controler_1/DELAY_SYNC1
    SLICE_X49Y58.A3      net (fanout=130)      1.187   LM4550_controler_1/DELAY_SYNC1
    SLICE_X49Y58.AMUX    Tilo                  0.313   LM4550_controler_1/OUT_SHIFT<0>
                                                       LM4550_controler_1/POSEDGE_SYNC_inv1
    SLICE_X54Y24.CE      net (fanout=52)       5.241   LM4550_controler_1/POSEDGE_SYNC_inv
    SLICE_X54Y24.CLK     Tceck                 0.318   LM4550_controler_1/IN_SHIFT<64>
                                                       LM4550_controler_1/IN_SHIFT_57
    -------------------------------------------------  ---------------------------
    Total                                      7.467ns (1.039ns logic, 6.428ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point LM4550_controler_1/IN_SHIFT_58 (SLICE_X54Y24.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LM4550_controler_1/SYNC_1 (FF)
  Destination:          LM4550_controler_1/IN_SHIFT_58 (FF)
  Requirement:          40.690ns
  Data Path Delay:      10.565ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.449 - 0.473)
  Source Clock:         clock12288k rising at 0.000ns
  Destination Clock:    clock12288k falling at 40.690ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LM4550_controler_1/SYNC_1 to LM4550_controler_1/IN_SHIFT_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.BQ      Tcko                  0.391   LM4550_controler_1/SYNC_1
                                                       LM4550_controler_1/SYNC_1
    SLICE_X49Y58.A4      net (fanout=130)      4.305   LM4550_controler_1/SYNC_1
    SLICE_X49Y58.AMUX    Tilo                  0.313   LM4550_controler_1/OUT_SHIFT<0>
                                                       LM4550_controler_1/POSEDGE_SYNC_inv1
    SLICE_X54Y24.CE      net (fanout=52)       5.241   LM4550_controler_1/POSEDGE_SYNC_inv
    SLICE_X54Y24.CLK     Tceck                 0.315   LM4550_controler_1/IN_SHIFT<64>
                                                       LM4550_controler_1/IN_SHIFT_58
    -------------------------------------------------  ---------------------------
    Total                                     10.565ns (1.019ns logic, 9.546ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LM4550_controler_1/DELAY_SYNC1 (FF)
  Destination:          LM4550_controler_1/IN_SHIFT_58 (FF)
  Requirement:          40.690ns
  Data Path Delay:      7.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.449 - 0.507)
  Source Clock:         clock12288k rising at 0.000ns
  Destination Clock:    clock12288k falling at 40.690ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LM4550_controler_1/DELAY_SYNC1 to LM4550_controler_1/IN_SHIFT_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y50.AQ      Tcko                  0.408   LM4550_controler_1/DELAY_SYNC2
                                                       LM4550_controler_1/DELAY_SYNC1
    SLICE_X49Y58.A3      net (fanout=130)      1.187   LM4550_controler_1/DELAY_SYNC1
    SLICE_X49Y58.AMUX    Tilo                  0.313   LM4550_controler_1/OUT_SHIFT<0>
                                                       LM4550_controler_1/POSEDGE_SYNC_inv1
    SLICE_X54Y24.CE      net (fanout=52)       5.241   LM4550_controler_1/POSEDGE_SYNC_inv
    SLICE_X54Y24.CLK     Tceck                 0.315   LM4550_controler_1/IN_SHIFT<64>
                                                       LM4550_controler_1/IN_SHIFT_58
    -------------------------------------------------  ---------------------------
    Total                                      7.464ns (1.036ns logic, 6.428ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_bit2x_1_clk0 = PERIOD TIMEGRP "clock_bit2x_1_clk0" TS_clock_freq HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point LM4550_controler_1/IN_SHIFT_240 (SLICE_X36Y60.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LM4550_controler_1/IN_SHIFT_239 (FF)
  Destination:          LM4550_controler_1/IN_SHIFT_240 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock12288k falling at 122.070ns
  Destination Clock:    clock12288k falling at 122.070ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LM4550_controler_1/IN_SHIFT_239 to LM4550_controler_1/IN_SHIFT_240
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.CQ      Tcko                  0.200   LM4550_controler_1/IN_SHIFT<240>
                                                       LM4550_controler_1/IN_SHIFT_239
    SLICE_X36Y60.DX      net (fanout=1)        0.131   LM4550_controler_1/IN_SHIFT<239>
    SLICE_X36Y60.CLK     Tckdi       (-Th)    -0.048   LM4550_controler_1/IN_SHIFT<240>
                                                       LM4550_controler_1/IN_SHIFT_240
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point LM4550_controler_1/IN_SHIFT_244 (SLICE_X36Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LM4550_controler_1/IN_SHIFT_243 (FF)
  Destination:          LM4550_controler_1/IN_SHIFT_244 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock12288k falling at 122.070ns
  Destination Clock:    clock12288k falling at 122.070ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LM4550_controler_1/IN_SHIFT_243 to LM4550_controler_1/IN_SHIFT_244
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.CQ      Tcko                  0.200   LM4550_controler_1/IN_SHIFT<244>
                                                       LM4550_controler_1/IN_SHIFT_243
    SLICE_X36Y61.DX      net (fanout=1)        0.131   LM4550_controler_1/IN_SHIFT<243>
    SLICE_X36Y61.CLK     Tckdi       (-Th)    -0.048   LM4550_controler_1/IN_SHIFT<244>
                                                       LM4550_controler_1/IN_SHIFT_244
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point LM4550_controler_1/IN_SHIFT_200 (SLICE_X40Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LM4550_controler_1/IN_SHIFT_199 (FF)
  Destination:          LM4550_controler_1/IN_SHIFT_200 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock12288k falling at 122.070ns
  Destination Clock:    clock12288k falling at 122.070ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LM4550_controler_1/IN_SHIFT_199 to LM4550_controler_1/IN_SHIFT_200
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y62.CQ      Tcko                  0.200   LM4550_controler_1/IN_SHIFT<200>
                                                       LM4550_controler_1/IN_SHIFT_199
    SLICE_X40Y62.DX      net (fanout=1)        0.131   LM4550_controler_1/IN_SHIFT<199>
    SLICE_X40Y62.CLK     Tckdi       (-Th)    -0.048   LM4550_controler_1/IN_SHIFT<200>
                                                       LM4550_controler_1/IN_SHIFT_200
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_bit2x_1_clk0 = PERIOD TIMEGRP "clock_bit2x_1_clk0" TS_clock_freq HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 79.650ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clock_bit2x_1/clkout1_buf/I0
  Logical resource: clock_bit2x_1/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clock_bit2x_1/clk0
--------------------------------------------------------------------------------
Slack: 79.741ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: LM4550_controler_1/SYNC/CLK0
  Logical resource: LM4550_controler_1/SYNC/CK0
  Location pin: OLOGIC_X27Y39.CLK0
  Clock network: clock12288k
--------------------------------------------------------------------------------
Slack: 79.741ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: LM4550_controler_1/OUT_SHIFT<255>/CLK0
  Logical resource: LM4550_controler_1/OUT_SHIFT_255/CK0
  Location pin: OLOGIC_X27Y42.CLK0
  Clock network: clock12288k
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clock_freq
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clock_freq                  |     81.380ns|     32.000ns|     48.192ns|            0|            0|            0|         3490|
| TS_clock_bit2x_1_clkfx        |      5.086ns|      3.012ns|          N/A|            0|            0|            2|            0|
| TS_clock_bit2x_1_clk0         |     81.380ns|     21.488ns|          N/A|            0|            0|         3488|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock BIT_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BIT_CLK        |    5.635|         |   10.744|    2.520|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 104299 paths, 0 nets, and 6154 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 06 03:50:20 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4665 MB



