/* Generated by Yosys 0.18+10 (git sha1 8ecc445e4, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

module tristate(din, oe, tristate_out, clk);
  input oe;
  input clk;
  input din;
  output tristate_out;
  (* keep = 32'd1 *)
  (* src = "tristate.v:16.10-16.12" *)
  wire \$auto$rs_design_edit.cc:682:execute$453.oe ;
  wire \$flatten$auto$rs_design_edit.cc:682:execute$453.$auto$clkbufmap.cc:295:execute$445 ;
  wire \$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$din ;
  wire \$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$oe ;
  wire \$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$tristate_out ;
  (* keep = 32'd1 *)
  (* src = "tristate.v:17.11-17.23" *)
  wire \$auto$rs_design_edit.cc:682:execute$453.tristate_out ;
  (* keep = 32'd1 *)
  (* src = "tristate.v:15.10-15.13" *)
  wire \$auto$rs_design_edit.cc:682:execute$453.clk ;
  (* keep = 32'd1 *)
  (* src = "tristate.v:14.10-14.13" *)
  wire \$auto$rs_design_edit.cc:682:execute$453.din ;
  (* keep = 32'd1 *)
  (* src = "tristate.v:16.10-16.12" *)
  (* keep = 32'd1 *)
  (* src = "tristate.v:16.10-16.12" *)
  wire oe;
  (* keep = 32'd1 *)
  (* src = "tristate.v:15.10-15.13" *)
  (* keep = 32'd1 *)
  (* src = "tristate.v:15.10-15.13" *)
  wire clk;
  wire \$iopadmap$tristate_out ;
  wire \$iopadmap$oe ;
  wire \$iopadmap$din ;
  (* keep = 32'd1 *)
  (* src = "tristate.v:14.10-14.13" *)
  (* keep = 32'd1 *)
  (* src = "tristate.v:14.10-14.13" *)
  wire din;
  wire \$auto$clkbufmap.cc:295:execute$445 ;
  (* keep = 32'd1 *)
  (* src = "tristate.v:17.11-17.23" *)
  (* keep = 32'd1 *)
  (* src = "tristate.v:17.11-17.23" *)
  wire tristate_out;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$tristate.oe  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$453.oe ),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$oe )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$tristate.tristate_out  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$tristate_out ),
    .O(\$auto$rs_design_edit.cc:682:execute$453.tristate_out )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:682:execute$453.$auto$clkbufmap.cc:262:execute$443  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$453.$auto$clkbufmap.cc:295:execute$445 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$tristate.clk  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$453.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$tristate.din  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$453.din ),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$din )
  );
  fabric_tristate \$auto$rs_design_edit.cc:680:execute$452  (
    .\$auto$clkbufmap.cc:295:execute$445 (\$auto$clkbufmap.cc:295:execute$445 ),
    .\$iopadmap$din (\$iopadmap$din ),
    .\$iopadmap$oe (\$iopadmap$oe ),
    .\$iopadmap$tristate_out (\$iopadmap$tristate_out )
  );
  assign \$auto$clkbufmap.cc:295:execute$445  = \$flatten$auto$rs_design_edit.cc:682:execute$453.$auto$clkbufmap.cc:295:execute$445 ;
  assign \$iopadmap$din  = \$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$din ;
  assign \$iopadmap$oe  = \$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$oe ;
  assign \$flatten$auto$rs_design_edit.cc:682:execute$453.$iopadmap$tristate_out  = \$iopadmap$tristate_out ;
  assign \$auto$rs_design_edit.cc:682:execute$453.clk  = clk;
  assign \$auto$rs_design_edit.cc:682:execute$453.din  = din;
  assign \$auto$rs_design_edit.cc:682:execute$453.oe  = oe;
  assign tristate_out = \$auto$rs_design_edit.cc:682:execute$453.tristate_out ;
endmodule
