{
 "Device" : "GW2A-18C",
 "Files" : [
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/BUS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/Buttom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/Buttom_OutCtrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/Counter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/Deviceclk.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/LED.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/LED_InCtrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/RAM.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/ROM.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/Switch.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/Switch_OutCtrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/Timer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/Tube.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/Tube_InCtrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/UART.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/uart_recv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/uart_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/uart_send.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/bus/uart_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/cpu/ALU.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/cpu/CLINT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/cpu/CMP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/cpu/CPU.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/cpu/CSR.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/cpu/Crtl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/cpu/EX.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/cpu/ID.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/cpu/ID_EX.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/cpu/IF.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/cpu/IF_ID.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/cpu/REG.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/cpu/WB.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/para.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/utils/Buffer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/utils/Buffer_Shift.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/utils/PPLreg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/src/utils/RAM_Gen.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}