{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354033514700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354033514700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:25:14 2012 " "Processing started: Tue Nov 27 11:25:14 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354033514700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354033514700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_4 -c lab_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_4 -c lab_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354033514700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1354033515485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab_4 " "Found entity 1: lab_4" {  } { { "lab_4.bdf" "" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033515520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033515520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_pll-SYN " "Found design unit 1: sdram_pll-SYN" {  } { { "sdram_pll.vhd" "" { Text "C:/ECT363/Lab6/sdram_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033515866 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "sdram_pll.vhd" "" { Text "C:/ECT363/Lab6/sdram_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033515866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033515866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_4 " "Elaborating entity \"lab_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1354033515982 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segment_display.vhd 30 15 " "Using design file segment_display.vhd, which is not specified as a design file for the current project, but contains definitions for 30 design units and 15 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_pio_s1_arbitrator-europa " "Found design unit 1: button_pio_s1_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_0_jtag_debug_module_arbitrator-europa " "Found design unit 2: cpu_0_jtag_debug_module_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 313 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_0_data_master_arbitrator-europa " "Found design unit 3: cpu_0_data_master_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 749 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_0_instruction_master_arbitrator-europa " "Found design unit 4: cpu_0_instruction_master_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_0_avalon_jtag_slave_arbitrator-europa " "Found design unit 5: jtag_uart_0_avalon_jtag_slave_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1376 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 lcd_display_control_slave_arbitrator-europa " "Found design unit 6: lcd_display_control_slave_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 led_pio_s1_arbitrator-europa " "Found design unit 7: led_pio_s1_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1896 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa " "Found design unit 8: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa " "Found design unit 9: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2505 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 sdram_0_s1_arbitrator-europa " "Found design unit 10: sdram_0_s1_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2911 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 seven_seg_pio_s1_arbitrator-europa " "Found design unit 11: seven_seg_pio_s1_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 sys_clk_timer_s1_arbitrator-europa " "Found design unit 12: sys_clk_timer_s1_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 sysid_control_slave_arbitrator-europa " "Found design unit 13: sysid_control_slave_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3875 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 segment_display_reset_clk_0_domain_synch_module-europa " "Found design unit 14: segment_display_reset_clk_0_domain_synch_module-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 4095 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 segment_display-europa " "Found design unit 15: segment_display-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 4178 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_pio_s1_arbitrator " "Found entity 1: button_pio_s1_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_jtag_debug_module_arbitrator " "Found entity 2: cpu_0_jtag_debug_module_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_data_master_arbitrator " "Found entity 3: cpu_0_data_master_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_instruction_master_arbitrator " "Found entity 4: cpu_0_instruction_master_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_avalon_jtag_slave_arbitrator " "Found entity 5: jtag_uart_0_avalon_jtag_slave_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "6 lcd_display_control_slave_arbitrator " "Found entity 6: lcd_display_control_slave_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "7 led_pio_s1_arbitrator " "Found entity 7: led_pio_s1_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1867 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "8 rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module " "Found entity 8: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "9 rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module " "Found entity 9: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "10 sdram_0_s1_arbitrator " "Found entity 10: sdram_0_s1_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "11 seven_seg_pio_s1_arbitrator " "Found entity 11: seven_seg_pio_s1_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "12 sys_clk_timer_s1_arbitrator " "Found entity 12: sys_clk_timer_s1_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "13 sysid_control_slave_arbitrator " "Found entity 13: sysid_control_slave_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3850 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "14 segment_display_reset_clk_0_domain_synch_module " "Found entity 14: segment_display_reset_clk_0_domain_synch_module" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 4082 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""} { "Info" "ISGN_ENTITY_NAME" "15 segment_display " "Found entity 15: segment_display" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 4143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516011 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033516011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_display segment_display:inst2 " "Elaborating entity \"segment_display\" for hierarchy \"segment_display:inst2\"" {  } { { "lab_4.bdf" "inst2" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 304 528 968 720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033516026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pio_s1_arbitrator segment_display:inst2\|button_pio_s1_arbitrator:the_button_pio_s1 " "Elaborating entity \"button_pio_s1_arbitrator\" for hierarchy \"segment_display:inst2\|button_pio_s1_arbitrator:the_button_pio_s1\"" {  } { { "segment_display.vhd" "the_button_pio_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 4951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033516030 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033516031 "|lab_4|segment_display:inst2|button_pio_s1_arbitrator:the_button_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033516031 "|lab_4|segment_display:inst2|button_pio_s1_arbitrator:the_button_pio_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "button_pio.vhd 2 1 " "Using design file button_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_pio-europa " "Found design unit 1: button_pio-europa" {  } { { "button_pio.vhd" "" { Text "C:/ECT363/Lab6/button_pio.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033516038 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_pio " "Found entity 1: button_pio" {  } { { "button_pio.vhd" "" { Text "C:/ECT363/Lab6/button_pio.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033516038 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033516038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pio segment_display:inst2\|button_pio:the_button_pio " "Elaborating entity \"button_pio\" for hierarchy \"segment_display:inst2\|button_pio:the_button_pio\"" {  } { { "segment_display.vhd" "the_button_pio" { Text "C:/ECT363/Lab6/segment_display.vhd" 4973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033516039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator segment_display:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"segment_display:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "segment_display.vhd" "the_cpu_0_jtag_debug_module" { Text "C:/ECT363/Lab6/segment_display.vhd" 4984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033516040 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033516042 "|lab_4|segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033516042 "|lab_4|segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator segment_display:inst2\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"segment_display:inst2\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "segment_display.vhd" "the_cpu_0_data_master" { Text "C:/ECT363/Lab6/segment_display.vhd" 5025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033516042 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033516045 "|lab_4|segment_display:inst2|cpu_0_data_master_arbitrator:the_cpu_0_data_master"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033516045 "|lab_4|segment_display:inst2|cpu_0_data_master_arbitrator:the_cpu_0_data_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator segment_display:inst2\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"segment_display:inst2\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "segment_display.vhd" "the_cpu_0_instruction_master" { Text "C:/ECT363/Lab6/segment_display.vhd" 5107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033516045 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033516046 "|lab_4|segment_display:inst2|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033516046 "|lab_4|segment_display:inst2|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0.vhd 60 30 " "Found 60 design units, including 30 entities, in source file cpu_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_ic_data_module-europa " "Found design unit 1: cpu_0_ic_data_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_0_ic_tag_module-europa " "Found design unit 2: cpu_0_ic_tag_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_0_bht_module-europa " "Found design unit 3: cpu_0_bht_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_0_register_bank_a_module-europa " "Found design unit 4: cpu_0_register_bank_a_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_0_register_bank_b_module-europa " "Found design unit 5: cpu_0_register_bank_b_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 453 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_0_dc_tag_module-europa " "Found design unit 6: cpu_0_dc_tag_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 552 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_0_dc_data_module-europa " "Found design unit 7: cpu_0_dc_data_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 652 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_0_dc_victim_module-europa " "Found design unit 8: cpu_0_dc_victim_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 754 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_0_nios2_oci_debug-europa " "Found design unit 9: cpu_0_nios2_oci_debug-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 861 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_0_ociram_lpm_dram_bdp_component_module-europa " "Found design unit 10: cpu_0_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 979 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_0_nios2_ocimem-europa " "Found design unit 11: cpu_0_nios2_ocimem-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_0_nios2_avalon_reg-europa " "Found design unit 12: cpu_0_nios2_avalon_reg-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1284 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_0_nios2_oci_break-europa " "Found design unit 13: cpu_0_nios2_oci_break-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1397 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_0_nios2_oci_xbrk-europa " "Found design unit 14: cpu_0_nios2_oci_xbrk-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1815 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_0_nios2_oci_match_single-europa " "Found design unit 15: cpu_0_nios2_oci_match_single-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_0_nios2_oci_match_paired-europa " "Found design unit 16: cpu_0_nios2_oci_match_paired-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_0_nios2_oci_dbrk-europa " "Found design unit 17: cpu_0_nios2_oci_dbrk-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_0_nios2_oci_itrace-europa " "Found design unit 18: cpu_0_nios2_oci_itrace-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2492 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_0_nios2_oci_td_mode-europa " "Found design unit 19: cpu_0_nios2_oci_td_mode-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_0_nios2_oci_dtrace-europa " "Found design unit 20: cpu_0_nios2_oci_dtrace-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2873 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_0_nios2_oci_compute_tm_count-europa " "Found design unit 21: cpu_0_nios2_oci_compute_tm_count-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_0_nios2_oci_fifowp_inc-europa " "Found design unit 22: cpu_0_nios2_oci_fifowp_inc-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 cpu_0_nios2_oci_fifocount_inc-europa " "Found design unit 23: cpu_0_nios2_oci_fifocount_inc-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 cpu_0_nios2_oci_fifo-europa " "Found design unit 24: cpu_0_nios2_oci_fifo-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3171 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 cpu_0_nios2_oci_pib-europa " "Found design unit 25: cpu_0_nios2_oci_pib-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3639 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 cpu_0_traceram_lpm_dram_bdp_component_module-europa " "Found design unit 26: cpu_0_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3727 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 cpu_0_nios2_oci_im-europa " "Found design unit 27: cpu_0_nios2_oci_im-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3865 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 cpu_0_nios2_performance_monitors-europa " "Found design unit 28: cpu_0_nios2_performance_monitors-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4011 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 cpu_0_nios2_oci-europa " "Found design unit 29: cpu_0_nios2_oci-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4092 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 cpu_0-europa " "Found design unit 30: cpu_0-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4940 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_ic_data_module " "Found entity 1: cpu_0_ic_data_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_ic_tag_module " "Found entity 2: cpu_0_ic_tag_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_bht_module " "Found entity 3: cpu_0_bht_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_register_bank_a_module " "Found entity 4: cpu_0_register_bank_a_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_register_bank_b_module " "Found entity 5: cpu_0_register_bank_b_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_dc_tag_module " "Found entity 6: cpu_0_dc_tag_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 534 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_dc_data_module " "Found entity 7: cpu_0_dc_data_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 633 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_dc_victim_module " "Found entity 8: cpu_0_dc_victim_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_debug " "Found entity 9: cpu_0_nios2_oci_debug" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_ociram_lpm_dram_bdp_component_module " "Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_ocimem " "Found entity 11: cpu_0_nios2_ocimem" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1095 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_avalon_reg " "Found entity 12: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_break " "Found entity 13: cpu_0_nios2_oci_break" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_xbrk " "Found entity 14: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_match_single " "Found entity 15: cpu_0_nios2_oci_match_single" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_match_paired " "Found entity 16: cpu_0_nios2_oci_match_paired" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_dbrk " "Found entity 17: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_nios2_oci_itrace " "Found entity 18: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_td_mode " "Found entity 19: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2774 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_nios2_oci_dtrace " "Found entity 20: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci_compute_tm_count " "Found entity 21: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2961 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0_nios2_oci_fifowp_inc " "Found entity 22: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3042 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_0_nios2_oci_fifocount_inc " "Found entity 23: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3093 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_0_nios2_oci_fifo " "Found entity 24: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_0_nios2_oci_pib " "Found entity 25: cpu_0_nios2_oci_pib" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu_0_traceram_lpm_dram_bdp_component_module " "Found entity 26: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "27 cpu_0_nios2_oci_im " "Found entity 27: cpu_0_nios2_oci_im" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "28 cpu_0_nios2_performance_monitors " "Found entity 28: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "29 cpu_0_nios2_oci " "Found entity 29: cpu_0_nios2_oci" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""} { "Info" "ISGN_ENTITY_NAME" "30 cpu_0 " "Found entity 30: cpu_0" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033517281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 segment_display:inst2\|cpu_0:the_cpu_0 " "Elaborating entity \"cpu_0\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\"" {  } { { "segment_display.vhd" "the_cpu_0" { Text "C:/ECT363/Lab6/segment_display.vhd" 5137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_test_bench.vhd 2 1 " "Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_test_bench-europa " "Found design unit 1: cpu_0_test_bench-europa" {  } { { "cpu_0_test_bench.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_test_bench.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517369 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_test_bench.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517369 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033517369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Elaborating entity \"cpu_0_test_bench\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_test_bench" { Text "C:/ECT363/Lab6/cpu_0.vhd" 7449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_data_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data " "Elaborating entity \"cpu_0_ic_data_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\"" {  } { { "cpu_0.vhd" "cpu_0_ic_data" { Text "C:/ECT363/Lab6/cpu_0.vhd" 8533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033517469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_tag_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag " "Elaborating entity \"cpu_0_ic_tag_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\"" {  } { { "cpu_0.vhd" "cpu_0_ic_tag" { Text "C:/ECT363/Lab6/cpu_0.vhd" 8600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g5g1 " "Found entity 1: altsyncram_g5g1" {  } { { "db/altsyncram_g5g1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_g5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033517546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g5g1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_g5g1:auto_generated " "Elaborating entity \"altsyncram_g5g1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_g5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_bht_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht " "Elaborating entity \"cpu_0_bht_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\"" {  } { { "cpu_0.vhd" "cpu_0_bht" { Text "C:/ECT363/Lab6/cpu_0.vhd" 8784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8pf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8pf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8pf1 " "Found entity 1: altsyncram_8pf1" {  } { { "db/altsyncram_8pf1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_8pf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033517607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8pf1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\|altsyncram_8pf1:auto_generated " "Elaborating entity \"altsyncram_8pf1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\|altsyncram_8pf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_a" { Text "C:/ECT363/Lab6/cpu_0.vhd" 8937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87f1 " "Found entity 1: altsyncram_87f1" {  } { { "db/altsyncram_87f1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_87f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033517680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_87f1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_87f1:auto_generated " "Elaborating entity \"altsyncram_87f1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_87f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_b" { Text "C:/ECT363/Lab6/cpu_0.vhd" 8952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97f1 " "Found entity 1: altsyncram_97f1" {  } { { "db/altsyncram_97f1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_97f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033517755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97f1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_97f1:auto_generated " "Elaborating entity \"altsyncram_97f1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_97f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_dc_tag_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag " "Elaborating entity \"cpu_0_dc_tag_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\"" {  } { { "cpu_0.vhd" "cpu_0_dc_tag" { Text "C:/ECT363/Lab6/cpu_0.vhd" 9437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ef1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ef1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ef1 " "Found entity 1: altsyncram_4ef1" {  } { { "db/altsyncram_4ef1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_4ef1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033517823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ef1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4ef1:auto_generated " "Elaborating entity \"altsyncram_4ef1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4ef1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_dc_data_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data " "Elaborating entity \"cpu_0_dc_data_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\"" {  } { { "cpu_0.vhd" "cpu_0_dc_data" { Text "C:/ECT363/Lab6/cpu_0.vhd" 9466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f1 " "Found entity 1: altsyncram_29f1" {  } { { "db/altsyncram_29f1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_29f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033517896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated " "Elaborating entity \"altsyncram_29f1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_dc_victim_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim " "Elaborating entity \"cpu_0_dc_victim_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\"" {  } { { "cpu_0.vhd" "cpu_0_dc_victim" { Text "C:/ECT363/Lab6/cpu_0.vhd" 9486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vc1 " "Found entity 1: altsyncram_9vc1" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_9vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033517968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vc1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated " "Elaborating entity \"altsyncram_9vc1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517968 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_mult_cell.vhd 2 1 " "Using design file cpu_0_mult_cell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_mult_cell-europa " "Found design unit 1: cpu_0_mult_cell-europa" {  } { { "cpu_0_mult_cell.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_mult_cell.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033517977 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_mult_cell " "Found entity 1: cpu_0_mult_cell" {  } { { "cpu_0_mult_cell.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_mult_cell.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033517977 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033517977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_mult_cell segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell " "Elaborating entity \"cpu_0_mult_cell\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\"" {  } { { "cpu_0.vhd" "the_cpu_0_mult_cell" { Text "C:/ECT363/Lab6/cpu_0.vhd" 11268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033517978 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033517979 "|lab_4|segment_display:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033517979 "|lab_4|segment_display:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborating entity \"altmult_add\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_0_mult_cell.vhd" "the_altmult_add_part_1" { Text "C:/ECT363/Lab6/cpu_0_mult_cell.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_l0u2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_l0u2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_l0u2 " "Found entity 1: mult_add_l0u2" {  } { { "db/mult_add_l0u2.tdf" "" { Text "C:/ECT363/Lab6/db/mult_add_l0u2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033518082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_l0u2 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_l0u2:auto_generated " "Elaborating entity \"mult_add_l0u2\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_l0u2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_2o81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_2o81 " "Found entity 1: ded_mult_2o81" {  } { { "db/ded_mult_2o81.tdf" "" { Text "C:/ECT363/Lab6/db/ded_mult_2o81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033518091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_2o81 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_l0u2:auto_generated\|ded_mult_2o81:ded_mult1 " "Elaborating entity \"ded_mult_2o81\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_l0u2:auto_generated\|ded_mult_2o81:ded_mult1\"" {  } { { "db/mult_add_l0u2.tdf" "ded_mult1" { Text "C:/ECT363/Lab6/db/mult_add_l0u2.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/ECT363/Lab6/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033518100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_l0u2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_l0u2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_2o81.tdf" "pre_result" { Text "C:/ECT363/Lab6/db/ded_mult_2o81.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborating entity \"altmult_add\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_0_mult_cell.vhd" "the_altmult_add_part_2" { Text "C:/ECT363/Lab6/cpu_0_mult_cell.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_n0u2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_n0u2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_n0u2 " "Found entity 1: mult_add_n0u2" {  } { { "db/mult_add_n0u2.tdf" "" { Text "C:/ECT363/Lab6/db/mult_add_n0u2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033518190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_n0u2 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_n0u2:auto_generated " "Elaborating entity \"mult_add_n0u2\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_n0u2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci" { Text "C:/ECT363/Lab6/cpu_0.vhd" 11495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_debug" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_ocimem" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_ociram_lpm_dram_bdp_component" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c572 " "Found entity 1: altsyncram_c572" {  } { { "db/altsyncram_c572.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_c572.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033518272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c572 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated " "Elaborating entity \"altsyncram_c572\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_avalon_reg" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_break" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_xbrk" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dbrk" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_match_single segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\|cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"cpu_0_nios2_oci_match_single\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\|cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit0_match_single\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_dbrk_hit0_match_single" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_match_paired segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\|cpu_0_nios2_oci_match_paired:cpu_0_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"cpu_0_nios2_oci_match_paired\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\|cpu_0_nios2_oci_match_paired:cpu_0_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_dbrk_hit0_match_paired" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_itrace" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dtrace" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_fifo" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518299 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_oci_test_bench.vhd 2 1 " "Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_oci_test_bench-europa " "Found design unit 1: cpu_0_oci_test_bench-europa" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_oci_test_bench.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518306 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_oci_test_bench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033518306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_oci_test_bench" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_pib" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_im" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033518384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Elaborating entity \"altsyncram_e502\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518384 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_wrapper.vhd 2 1 " "Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_wrapper-europa " "Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_wrapper.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518395 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_wrapper.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518395 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033518395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.vhd" "the_cpu_0_jtag_debug_module_wrapper" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518395 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0_jtag_debug_module_wrapper.vhd(313) " "VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(313): ignored assignment of value to null range" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_wrapper.vhd" 313 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1 1354033518397 "|lab_4|segment_display:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_tck.vhd 2 1 " "Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_tck-europa " "Found design unit 1: cpu_0_jtag_debug_module_tck-europa" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_tck.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518405 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_tck.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518405 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033518405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_tck" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_wrapper.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "the_altera_std_synchronizer" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518417 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_sysclk.vhd 2 1 " "Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_sysclk-europa " "Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_sysclk.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518427 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_sysclk.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518427 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033518427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_sysclk" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_wrapper.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "cpu_0_jtag_debug_module_phy" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_avalon_jtag_slave_arbitrator segment_display:inst2\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave " "Elaborating entity \"jtag_uart_0_avalon_jtag_slave_arbitrator\" for hierarchy \"segment_display:inst2\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave\"" {  } { { "segment_display.vhd" "the_jtag_uart_0_avalon_jtag_slave" { Text "C:/ECT363/Lab6/segment_display.vhd" 5169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518446 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518447 "|lab_4|segment_display:inst2|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518447 "|lab_4|segment_display:inst2|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart_0.vhd 14 7 " "Using design file jtag_uart_0.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_0_log_module-europa " "Found design unit 1: jtag_uart_0_log_module-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_0_sim_scfifo_w-europa " "Found design unit 2: jtag_uart_0_sim_scfifo_w-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_0_scfifo_w-europa " "Found design unit 3: jtag_uart_0_scfifo_w-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_0_drom_module-europa " "Found design unit 4: jtag_uart_0_drom_module-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 458 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_0_sim_scfifo_r-europa " "Found design unit 5: jtag_uart_0_sim_scfifo_r-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 846 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_0_scfifo_r-europa " "Found design unit 6: jtag_uart_0_scfifo_r-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 963 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart_0-europa " "Found design unit 7: jtag_uart_0-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 944 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033518456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0 segment_display:inst2\|jtag_uart_0:the_jtag_uart_0 " "Elaborating entity \"jtag_uart_0\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\"" {  } { { "segment_display.vhd" "the_jtag_uart_0" { Text "C:/ECT363/Lab6/segment_display.vhd" 5204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518459 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518460 "|lab_4|segment_display:inst|jtag_uart_0:the_jtag_uart_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518460 "|lab_4|segment_display:inst|jtag_uart_0:the_jtag_uart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_w segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w " "Elaborating entity \"jtag_uart_0_scfifo_w\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart_0.vhd" "the_jtag_uart_0_scfifo_w" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.vhd" "wfifo" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 391 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1354033518505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033518506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033518506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033518506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033518506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033518506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033518506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033518506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033518506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033518506 ""}  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 391 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1354033518506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/ECT363/Lab6/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033518557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/ECT363/Lab6/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033518565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/ECT363/Lab6/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/ECT363/Lab6/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033518574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/ECT363/Lab6/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/ECT363/Lab6/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033518625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/ECT363/Lab6/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/ECT363/Lab6/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033518676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/ECT363/Lab6/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033518731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/ECT363/Lab6/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/ECT363/Lab6/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033518782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/ECT363/Lab6/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_r segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r " "Elaborating entity \"jtag_uart_0_scfifo_r\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart_0.vhd" "the_jtag_uart_0_scfifo_r" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.vhd" "jtag_uart_0_alt_jtag_atlantic" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1354033518880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 1 " "Parameter \"INSTANCE_ID\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033518880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033518880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033518880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033518880 ""}  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1354033518880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_control_slave_arbitrator segment_display:inst2\|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave " "Elaborating entity \"lcd_display_control_slave_arbitrator\" for hierarchy \"segment_display:inst2\|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\"" {  } { { "segment_display.vhd" "the_lcd_display_control_slave" { Text "C:/ECT363/Lab6/segment_display.vhd" 5222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518884 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518885 "|lab_4|segment_display:inst2|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518885 "|lab_4|segment_display:inst2|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display.vhd 2 1 " "Using design file lcd_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display-europa " "Found design unit 1: lcd_display-europa" {  } { { "lcd_display.vhd" "" { Text "C:/ECT363/Lab6/lcd_display.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518893 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "lcd_display.vhd" "" { Text "C:/ECT363/Lab6/lcd_display.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033518893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display segment_display:inst2\|lcd_display:the_lcd_display " "Elaborating entity \"lcd_display\" for hierarchy \"segment_display:inst2\|lcd_display:the_lcd_display\"" {  } { { "segment_display.vhd" "the_lcd_display" { Text "C:/ECT363/Lab6/segment_display.vhd" 5251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_pio_s1_arbitrator segment_display:inst2\|led_pio_s1_arbitrator:the_led_pio_s1 " "Elaborating entity \"led_pio_s1_arbitrator\" for hierarchy \"segment_display:inst2\|led_pio_s1_arbitrator:the_led_pio_s1\"" {  } { { "segment_display.vhd" "the_led_pio_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 5269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518895 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518896 "|lab_4|segment_display:inst2|led_pio_s1_arbitrator:the_led_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518896 "|lab_4|segment_display:inst2|led_pio_s1_arbitrator:the_led_pio_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "led_pio.vhd 2 1 " "Using design file led_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_pio-europa " "Found design unit 1: led_pio-europa" {  } { { "led_pio.vhd" "" { Text "C:/ECT363/Lab6/led_pio.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518903 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_pio " "Found entity 1: led_pio" {  } { { "led_pio.vhd" "" { Text "C:/ECT363/Lab6/led_pio.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033518903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_pio segment_display:inst2\|led_pio:the_led_pio " "Elaborating entity \"led_pio\" for hierarchy \"segment_display:inst2\|led_pio:the_led_pio\"" {  } { { "segment_display.vhd" "the_led_pio" { Text "C:/ECT363/Lab6/segment_display.vhd" 5295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_s1_arbitrator segment_display:inst2\|sdram_0_s1_arbitrator:the_sdram_0_s1 " "Elaborating entity \"sdram_0_s1_arbitrator\" for hierarchy \"segment_display:inst2\|sdram_0_s1_arbitrator:the_sdram_0_s1\"" {  } { { "segment_display.vhd" "the_sdram_0_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 5309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518905 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518907 "|lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518907 "|lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module segment_display:inst2\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1 " "Elaborating entity \"rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module\" for hierarchy \"segment_display:inst2\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1\"" {  } { { "segment_display.vhd" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 3111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518907 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518908 "|lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518908 "|lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module segment_display:inst2\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1 " "Elaborating entity \"rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module\" for hierarchy \"segment_display:inst2\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1\"" {  } { { "segment_display.vhd" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518908 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518909 "|lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518909 "|lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_0.vhd 4 2 " "Using design file sdram_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_0_input_efifo_module-europa " "Found design unit 1: sdram_0_input_efifo_module-europa" {  } { { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518918 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdram_0-europa " "Found design unit 2: sdram_0-europa" {  } { { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 199 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518918 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_0_input_efifo_module " "Found entity 1: sdram_0_input_efifo_module" {  } { { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518918 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_0 " "Found entity 2: sdram_0" {  } { { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033518918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0 segment_display:inst2\|sdram_0:the_sdram_0 " "Elaborating entity \"sdram_0\" for hierarchy \"segment_display:inst2\|sdram_0:the_sdram_0\"" {  } { { "segment_display.vhd" "the_sdram_0" { Text "C:/ECT363/Lab6/segment_display.vhd" 5352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518920 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518934 "|lab_4|segment_display:inst2|sdram_0:the_sdram_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518934 "|lab_4|segment_display:inst2|sdram_0:the_sdram_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_input_efifo_module segment_display:inst2\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module " "Elaborating entity \"sdram_0_input_efifo_module\" for hierarchy \"segment_display:inst2\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\"" {  } { { "sdram_0.vhd" "the_sdram_0_input_efifo_module" { Text "C:/ECT363/Lab6/sdram_0.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518934 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518936 "|lab_4|segment_display:inst2|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518936 "|lab_4|segment_display:inst2|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_pio_s1_arbitrator segment_display:inst2\|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1 " "Elaborating entity \"seven_seg_pio_s1_arbitrator\" for hierarchy \"segment_display:inst2\|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1\"" {  } { { "segment_display.vhd" "the_seven_seg_pio_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 5378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518937 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518937 "|lab_4|segment_display:inst2|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518938 "|lab_4|segment_display:inst2|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_pio.vhd 2 1 " "Using design file seven_seg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_pio-europa " "Found design unit 1: seven_seg_pio-europa" {  } { { "seven_seg_pio.vhd" "" { Text "C:/ECT363/Lab6/seven_seg_pio.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518945 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_pio " "Found entity 1: seven_seg_pio" {  } { { "seven_seg_pio.vhd" "" { Text "C:/ECT363/Lab6/seven_seg_pio.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033518945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_pio segment_display:inst2\|seven_seg_pio:the_seven_seg_pio " "Elaborating entity \"seven_seg_pio\" for hierarchy \"segment_display:inst2\|seven_seg_pio:the_seven_seg_pio\"" {  } { { "segment_display.vhd" "the_seven_seg_pio" { Text "C:/ECT363/Lab6/segment_display.vhd" 5404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer_s1_arbitrator segment_display:inst2\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1 " "Elaborating entity \"sys_clk_timer_s1_arbitrator\" for hierarchy \"segment_display:inst2\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\"" {  } { { "segment_display.vhd" "the_sys_clk_timer_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 5418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518947 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518948 "|lab_4|segment_display:inst2|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518948 "|lab_4|segment_display:inst2|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "sys_clk_timer.vhd 2 1 " "Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_clk_timer-europa " "Found design unit 1: sys_clk_timer-europa" {  } { { "sys_clk_timer.vhd" "" { Text "C:/ECT363/Lab6/sys_clk_timer.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518956 ""} { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_timer " "Found entity 1: sys_clk_timer" {  } { { "sys_clk_timer.vhd" "" { Text "C:/ECT363/Lab6/sys_clk_timer.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518956 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033518956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer segment_display:inst2\|sys_clk_timer:the_sys_clk_timer " "Elaborating entity \"sys_clk_timer\" for hierarchy \"segment_display:inst2\|sys_clk_timer:the_sys_clk_timer\"" {  } { { "segment_display.vhd" "the_sys_clk_timer" { Text "C:/ECT363/Lab6/segment_display.vhd" 5446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518957 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518959 "|lab_4|segment_display:inst|sys_clk_timer:the_sys_clk_timer"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518959 "|lab_4|segment_display:inst|sys_clk_timer:the_sys_clk_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator segment_display:inst2\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"segment_display:inst2\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "segment_display.vhd" "the_sysid_control_slave" { Text "C:/ECT363/Lab6/segment_display.vhd" 5460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518960 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518961 "|lab_4|segment_display:inst2|sysid_control_slave_arbitrator:the_sysid_control_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033518961 "|lab_4|segment_display:inst2|sysid_control_slave_arbitrator:the_sysid_control_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.vhd 2 1 " "Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysid-europa " "Found design unit 1: sysid-europa" {  } { { "sysid.vhd" "" { Text "C:/ECT363/Lab6/sysid.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033518968 ""} { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Found entity 1: sysid" {  } { { "sysid.vhd" "" { Text "C:/ECT363/Lab6/sysid.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033518968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033518968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid segment_display:inst2\|sysid:the_sysid " "Elaborating entity \"sysid\" for hierarchy \"segment_display:inst2\|sysid:the_sysid\"" {  } { { "segment_display.vhd" "the_sysid" { Text "C:/ECT363/Lab6/segment_display.vhd" 5482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_display_reset_clk_0_domain_synch_module segment_display:inst2\|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch " "Elaborating entity \"segment_display_reset_clk_0_domain_synch_module\" for hierarchy \"segment_display:inst2\|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch\"" {  } { { "segment_display.vhd" "segment_display_reset_clk_0_domain_synch" { Text "C:/ECT363/Lab6/segment_display.vhd" 5492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:inst4 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:inst4\"" {  } { { "lab_4.bdf" "inst4" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 80 608 848 232 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033518971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:inst4\|altpll:altpll_component\"" {  } { { "sdram_pll.vhd" "altpll_component" { Text "C:/ECT363/Lab6/sdram_pll.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033519009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:inst4\|altpll:altpll_component\"" {  } { { "sdram_pll.vhd" "" { Text "C:/ECT363/Lab6/sdram_pll.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1354033519038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:inst4\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 3000 " "Parameter \"clk0_phase_shift\" = \"3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033519039 ""}  } { { "sdram_pll.vhd" "" { Text "C:/ECT363/Lab6/sdram_pll.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1354033519039 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "segment_display:inst2\|cpu_0:the_cpu_0\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"segment_display:inst2\|cpu_0:the_cpu_0\|Add17\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add17" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1354033527477 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1354033527477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_display:inst2\|cpu_0:the_cpu_0\|lpm_add_sub:Add17 " "Elaborated megafunction instantiation \"segment_display:inst2\|cpu_0:the_cpu_0\|lpm_add_sub:Add17\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1354033527509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_display:inst2\|cpu_0:the_cpu_0\|lpm_add_sub:Add17 " "Instantiated megafunction \"segment_display:inst2\|cpu_0:the_cpu_0\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033527509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033527509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033527509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033527509 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1354033527509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/ECT363/Lab6/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033527558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033527558 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1 1354033528592 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "" 0 -1 1354033528592 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "" 0 -1 1354033528698 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "" 0 -1 1354033528698 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "" 0 -1 1354033528698 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "" 0 -1 1354033528698 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "" 0 -1 1354033528698 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1354033528703 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2122 -1 0 } } { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 452 -1 0 } } { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2499 -1 0 } } { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 511 -1 0 } } { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1274 -1 0 } } { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3211 -1 0 } } { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 373 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 6952 -1 0 } } { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3009 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 7343 -1 0 } } { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 319 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1196 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 10650 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 7373 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 10834 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1319 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 7311 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "sys_clk_timer.vhd" "" { Text "C:/ECT363/Lab6/sys_clk_timer.vhd" 176 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1354033528949 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1354033528949 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "lab_4.bdf" "" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 528 184 360 544 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354033530988 "|lab_4|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "lab_4.bdf" "" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 552 184 360 568 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354033530988 "|lab_4|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "lab_4.bdf" "" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 568 1144 1320 584 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354033530988 "|lab_4|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1354033530988 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1354033533828 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1354033534093 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1354033534093 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354033534186 "|lab_4|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1354033534186 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sevenseg " "Ignored assignments for entity \"sevenseg\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME sopc -entity sevenseg -qip sevenseg.qip " "Assignment for entity set_global_assignment -name IP_TOOL_NAME sopc -entity sevenseg -qip sevenseg.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354033534498 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.0sp2 -entity sevenseg -qip sevenseg.qip " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0sp2 -entity sevenseg -qip sevenseg.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354033534498 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV sopc -entity sevenseg -qip sevenseg.qip " "Assignment for entity set_global_assignment -name IP_TOOL_ENV sopc -entity sevenseg -qip sevenseg.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354033534498 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1354033534498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1354033535544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1354033535544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5903 " "Implemented 5903 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1354033536043 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1354033536043 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1354033536043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5528 " "Implemented 5528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1354033536043 ""} { "Info" "ICUT_CUT_TM_RAMS" "285 " "Implemented 285 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1354033536043 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1354033536043 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1354033536043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1354033536043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1354033536090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:25:36 2012 " "Processing ended: Tue Nov 27 11:25:36 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1354033536090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1354033536090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1354033536090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354033536090 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354033536979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354033536979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:25:36 2012 " "Processing started: Tue Nov 27 11:25:36 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354033536979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354033536979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab_4 -c lab_4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab_4 -c lab_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354033536979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1354033537322 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab_4 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"lab_4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1354033537369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1354033537400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1354033537400 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:inst4\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"sdram_pll:inst4\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:inst4\|altpll:altpll_component\|_clk0 1 1 54 3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 54 degrees (3000 ps) for sdram_pll:inst4\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 263 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1354033537433 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 263 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1354033537433 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1354033537589 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1354033537605 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354033538073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354033538073 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1354033538073 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 16288 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354033538088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 16289 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354033538088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 16290 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354033538088 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1354033538088 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1354033538120 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 80 " "No exact pin location assignment(s) for 3 pins of 80 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_CLK " "Pin SDRAM_CLK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_CLK } } } { "lab_4.bdf" "" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 136 904 1080 152 "SDRAM_CLK" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 209 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1354033538400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_seg_pio\[15\] " "Pin seven_seg_pio\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { seven_seg_pio[15] } } } { "lab_4.bdf" "" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 680 1160 1362 696 "seven_seg_pio" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_pio[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 183 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1354033538400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_seg_pio\[7\] " "Pin seven_seg_pio\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { seven_seg_pio[7] } } } { "lab_4.bdf" "" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 680 1160 1362 696 "seven_seg_pio" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_pio[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1354033538400 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1354033538400 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033538853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1354033538853 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1354033538853 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1354033539180 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PLD_CLOCKINPUT\[1\] " "Node: PLD_CLOCKINPUT\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1354033539430 "|lab_4|PLD_CLOCKINPUT[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1354033539524 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1354033539524 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1354033539524 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1354033539524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1354033539524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1354033539524 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1354033539524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLD_CLOCKINPUT\[1\] (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node PLD_CLOCKINPUT\[1\] (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354033539945 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PLD_CLOCKINPUT[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLD_CLOCKINPUT\[1\]" } } } } { "lab_4.bdf" "" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 328 176 384 344 "PLD_CLOCKINPUT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLD_CLOCKINPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354033539945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:inst4\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Automatically promoted node sdram_pll:inst4\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354033539945 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:inst4|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 263 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354033539945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354033539945 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 15587 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354033539945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354033539945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 15834 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354033539945 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354033539945 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 15671 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354033539945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354033539945 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 15692 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354033539945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "segment_display:inst2\|cpu_0:the_cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node segment_display:inst2\|cpu_0:the_cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354033539945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|internal_resetlatch~0 " "Destination node segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|internal_resetlatch~0" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 863 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|internal_resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 9971 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354033539945 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354033539945 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment_display:inst2|cpu_0:the_cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 6241 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354033539945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "segment_display:inst2\|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch\|data_out  " "Automatically promoted node segment_display:inst2\|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354033540148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "segment_display:inst2\|cpu_0:the_cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node segment_display:inst2\|cpu_0:the_cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment_display:inst2|cpu_0:the_cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 6241 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354033540148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "segment_display:inst2\|sdram_0:the_sdram_0\|active_rnw~0 " "Destination node segment_display:inst2\|sdram_0:the_sdram_0\|active_rnw~0" {  } { { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 225 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment_display:inst2|sdram_0:the_sdram_0|active_rnw~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 7248 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354033540148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "segment_display:inst2\|sdram_0:the_sdram_0\|active_cs_n~2 " "Destination node segment_display:inst2\|sdram_0:the_sdram_0\|active_cs_n~2" {  } { { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 222 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment_display:inst2|sdram_0:the_sdram_0|active_cs_n~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 7269 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354033540148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~0 " "Destination node segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~0" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 864 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 7582 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354033540148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "segment_display:inst2\|sdram_0:the_sdram_0\|i_refs\[0\]~0 " "Destination node segment_display:inst2\|sdram_0:the_sdram_0\|i_refs\[0\]~0" {  } { { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 373 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment_display:inst2|sdram_0:the_sdram_0|i_refs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 9619 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354033540148 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354033540148 ""}  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 4090 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment_display:inst2\|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch\|data_out" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment_display:inst2|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 271 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354033540148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354033540148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 16276 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354033540148 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354033540148 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 15978 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354033540148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354033540148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 16132 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354033540148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 16133 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354033540148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 16277 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354033540148 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354033540148 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 15857 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354033540148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|JAQF4326~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|JAQF4326~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354033540148 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/pzdyqx.vhd" 1009 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 15742 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354033540148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354033540148 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 15735 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354033540148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354033540148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|MonRd~0 " "Destination node segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|MonRd~0" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1146 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 9673 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354033540148 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354033540148 ""}  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 856 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ECT363/Lab6/" { { 0 { 0 ""} 0 2678 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354033540148 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1354033541302 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1354033541302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1354033541302 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1354033541318 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1354033542285 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1354033542300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1354033542394 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Packed 2 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1354033543518 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O " "Packed 52 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1354033543518 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1354033543518 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "51 " "Created 51 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1354033543518 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1354033543518 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1354033543545 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1354033543545 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1354033543545 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 38 26 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1354033543546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 20 43 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1354033543546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1354033543546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1354033543546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1354033543546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 50 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1354033543546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 9 49 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1354033543546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 49 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1354033543546 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1354033543546 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1354033543546 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "sdram_pll:inst4\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"sdram_pll:inst4\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "sdram_pll.vhd" "" { Text "C:/ECT363/Lab6/sdram_pll.vhd" 130 0 0 } } { "lab_4.bdf" "" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 80 608 848 232 "inst4" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1 1354033543620 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354033543716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1354033545336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354033546596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1354033546640 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1354033547950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354033547950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1354033549509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "47 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/ECT363/Lab6/" { { 1 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1354033552077 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1354033552077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354033553095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1354033553098 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1354033553098 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1354033553098 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1354033553280 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "75 " "Found 75 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_data\[7\] 0 " "Pin \"LCD_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_data\[6\] 0 " "Pin \"LCD_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_data\[5\] 0 " "Pin \"LCD_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_data\[4\] 0 " "Pin \"LCD_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_data\[3\] 0 " "Pin \"LCD_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_data\[2\] 0 " "Pin \"LCD_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_data\[1\] 0 " "Pin \"LCD_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_data\[0\] 0 " "Pin \"LCD_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[15\] 0 " "Pin \"SDRAM_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[14\] 0 " "Pin \"SDRAM_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[13\] 0 " "Pin \"SDRAM_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[12\] 0 " "Pin \"SDRAM_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[11\] 0 " "Pin \"SDRAM_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[10\] 0 " "Pin \"SDRAM_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[9\] 0 " "Pin \"SDRAM_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[8\] 0 " "Pin \"SDRAM_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[7\] 0 " "Pin \"SDRAM_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[6\] 0 " "Pin \"SDRAM_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[5\] 0 " "Pin \"SDRAM_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[4\] 0 " "Pin \"SDRAM_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[3\] 0 " "Pin \"SDRAM_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[2\] 0 " "Pin \"SDRAM_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[1\] 0 " "Pin \"SDRAM_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DATA\[0\] 0 " "Pin \"SDRAM_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_CAS_N 0 " "Pin \"SDRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_CKE 0 " "Pin \"SDRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_CS_N 0 " "Pin \"SDRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_RAS_N 0 " "Pin \"SDRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_WE_N 0 " "Pin \"SDRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_CLK 0 " "Pin \"SDRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_pio\[7\] 0 " "Pin \"led_pio\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_pio\[6\] 0 " "Pin \"led_pio\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_pio\[5\] 0 " "Pin \"led_pio\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_pio\[4\] 0 " "Pin \"led_pio\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_pio\[3\] 0 " "Pin \"led_pio\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_pio\[2\] 0 " "Pin \"led_pio\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_pio\[1\] 0 " "Pin \"led_pio\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_pio\[0\] 0 " "Pin \"led_pio\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[11\] 0 " "Pin \"SDRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[10\] 0 " "Pin \"SDRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[9\] 0 " "Pin \"SDRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[8\] 0 " "Pin \"SDRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[7\] 0 " "Pin \"SDRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[6\] 0 " "Pin \"SDRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[5\] 0 " "Pin \"SDRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[4\] 0 " "Pin \"SDRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[3\] 0 " "Pin \"SDRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[2\] 0 " "Pin \"SDRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[1\] 0 " "Pin \"SDRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[0\] 0 " "Pin \"SDRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_BA\[1\] 0 " "Pin \"SDRAM_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_BA\[0\] 0 " "Pin \"SDRAM_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQM\[1\] 0 " "Pin \"SDRAM_DQM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQM\[0\] 0 " "Pin \"SDRAM_DQM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[15\] 0 " "Pin \"seven_seg_pio\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[14\] 0 " "Pin \"seven_seg_pio\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[13\] 0 " "Pin \"seven_seg_pio\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[12\] 0 " "Pin \"seven_seg_pio\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[11\] 0 " "Pin \"seven_seg_pio\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[10\] 0 " "Pin \"seven_seg_pio\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[9\] 0 " "Pin \"seven_seg_pio\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[8\] 0 " "Pin \"seven_seg_pio\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[7\] 0 " "Pin \"seven_seg_pio\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[6\] 0 " "Pin \"seven_seg_pio\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[5\] 0 " "Pin \"seven_seg_pio\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[4\] 0 " "Pin \"seven_seg_pio\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[3\] 0 " "Pin \"seven_seg_pio\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[2\] 0 " "Pin \"seven_seg_pio\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[1\] 0 " "Pin \"seven_seg_pio\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg_pio\[0\] 0 " "Pin \"seven_seg_pio\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354033553387 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1354033553387 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1354033553864 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1354033554602 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1354033555185 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354033555656 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1354033555722 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1354033555910 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1354033555912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECT363/Lab6/lab_4.fit.smsg " "Generated suppressed messages file C:/ECT363/Lab6/lab_4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1354033556373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "721 " "Peak virtual memory: 721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1354033557499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:25:57 2012 " "Processing ended: Tue Nov 27 11:25:57 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1354033557499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1354033557499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1354033557499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354033557499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354033558420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354033558420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:25:58 2012 " "Processing started: Tue Nov 27 11:25:58 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354033558420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354033558420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab_4 -c lab_4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab_4 -c lab_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354033558420 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1354033559790 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1354033559831 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "" 0 -1 1354033559831 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "" 0 -1 1354033559892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1354033560233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:26:00 2012 " "Processing ended: Tue Nov 27 11:26:00 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1354033560233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1354033560233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1354033560233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354033560233 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1354033560833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354033561216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354033561217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:26:00 2012 " "Processing started: Tue Nov 27 11:26:00 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354033561217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354033561217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab_4 -c lab_4 " "Command: quartus_sta lab_4 -c lab_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354033561217 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1354033561273 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sevenseg " "Ignored assignments for entity \"sevenseg\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME sopc -entity sevenseg -qip sevenseg.qip " "Assignment for entity set_global_assignment -name IP_TOOL_NAME sopc -entity sevenseg -qip sevenseg.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354033561464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.0sp2 -entity sevenseg -qip sevenseg.qip " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0sp2 -entity sevenseg -qip sevenseg.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354033561464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV sopc -entity sevenseg -qip sevenseg.qip " "Assignment for entity set_global_assignment -name IP_TOOL_ENV sopc -entity sevenseg -qip sevenseg.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354033561464 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1354033561464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1354033561573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1354033561607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1354033561607 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354033562004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1354033562004 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1354033562004 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1354033562098 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PLD_CLOCKINPUT\[1\] " "Node: PLD_CLOCKINPUT\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1354033562154 "|lab_4|PLD_CLOCKINPUT[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1354033562214 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1354033562214 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1354033562214 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1354033562223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354033562225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354033562228 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354033562229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354033562230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354033562232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1354033562233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1354033562233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1354033562233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1354033562233 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1354033562268 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1354033562269 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PLD_CLOCKINPUT\[1\] " "Node: PLD_CLOCKINPUT\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1354033562442 "|lab_4|PLD_CLOCKINPUT[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1354033562455 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1354033562455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354033562458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354033562460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354033562461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354033562463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1354033562464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1354033562464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1354033562464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1354033562464 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1354033562470 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1354033562484 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1354033562485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1354033562578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:26:02 2012 " "Processing ended: Tue Nov 27 11:26:02 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1354033562578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1354033562578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1354033562578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354033562578 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus II Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354033563210 ""}
