// Seed: 1845767304
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_16, id_17;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4
    , id_14,
    input supply1 id_5,
    output wor id_6,
    input tri1 id_7,
    input wor id_8,
    input wand id_9,
    output tri1 id_10,
    input wand id_11,
    output uwire id_12
);
  always begin
    assert (1);
  end
  wire id_15;
  tri1 id_16 = {id_3, id_1};
  wire id_17;
  module_0(
      id_14,
      id_17,
      id_14,
      id_17,
      id_14,
      id_15,
      id_14,
      id_15,
      id_17,
      id_17,
      id_17,
      id_15,
      id_17,
      id_14,
      id_15
  );
endmodule
