Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Oct  5 12:52:20 2024
| Host         : Rohan-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Led_Display_Controller_Test_control_sets_placed.rpt
| Design       : Led_Display_Controller_Test
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              42 |           17 |
| No           | Yes                   | No                     |              52 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              45 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal       |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+---------------------------------+------------------+------------------+----------------+--------------+
|  clock_100Mhz_IBUF_BUFG   |                                 |                  |                2 |              4 |         2.00 |
|  clock_3/clock_25Mhz_BUFG | snake_display/v_counter         | reset_IBUF       |                3 |             10 |         3.33 |
|  clock_1s_led_OBUF_BUFG   | apple_eaten                     | reset_IBUF       |                5 |             13 |         2.60 |
| ~clock_1s_led_OBUF_BUFG   |                                 | reset_IBUF       |                5 |             20 |         4.00 |
|  clock_3/clock_25Mhz_BUFG |                                 | reset_IBUF       |               10 |             20 |         2.00 |
|  clock_1s_led_OBUF_BUFG   |                                 | reset_IBUF       |                7 |             22 |         3.14 |
|  clock_1s_led_OBUF_BUFG   | control1/last_vel_x[10]_i_1_n_0 | reset_IBUF       |                9 |             22 |         2.44 |
|  clock_100Mhz_IBUF_BUFG   |                                 | reset_IBUF       |                7 |             32 |         4.57 |
+---------------------------+---------------------------------+------------------+------------------+----------------+--------------+


