$version Generated by VerilatedVcd $end
$date Sun Jan  8 15:59:12 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 % clk $end
  $var wire  1 $ clr $end
  $var wire  1 & inp $end
  $var wire  1 # load $end
  $var wire  1 ' q $end
  $scope module register1 $end
   $var wire  1 % clk $end
   $var wire  1 $ clr $end
   $var wire  1 & inp $end
   $var wire  1 # load $end
   $var wire  1 ' q $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
0&
0'
#2
1%
#3
0%
#4
1%
#5
#6
0%
#7
1%
#8
0%
#9
1&
#10
1%
#11
0%
#12
1%
#13
#14
0%
#15
1%
#16
0%
#17
1#
0&
#18
1%
#19
0%
#20
1%
#21
#22
0%
#23
1%
#24
0%
#25
1&
#26
1%
1'
#27
0%
#28
1%
#29
#30
0%
#31
1%
#32
0%
#33
0#
1$
0&
#34
1%
0'
#35
0%
#36
1%
#37
#38
0%
#39
1%
#40
0%
#41
1&
#42
1%
#43
0%
#44
1%
#45
#46
0%
#47
1%
#48
0%
#49
1#
0&
#50
1%
#51
0%
#52
1%
#53
#54
0%
#55
1%
#56
0%
#57
1&
#58
1%
#59
0%
#60
1%
#61
#62
0%
#63
1%
#64
0%
#65
