Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
License 'RTL_Compiler_Ultra' (main version: 14.2, alternate version: 14.2) checkout failed.
Checking out license 'Genus_Synthesis'... (1 second elapsed)
Reading GUI preferences file '/home/aamir17167/.cadence/rc.gui'.
Finished loading tool scripts (7 seconds elapsed)

                                                        Cadence Encounter(R) RTL Compiler
                                           Version RC14.25 - v14.20-s046_1 (64-bit), built Aug 11 2015


Copyright notice: Copyright 1997-2015 Cadence Design Systems, Inc. All rights reserved worldwide. 

WARNING: This version of RC is 1727 days old.
         Visit downloads.cadence.com for the latest release of RC.


==================================================================================================================================================
                                                   Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  base_mode
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
            libpin  q_pin_of_d_pin
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  library_domain_by_mode
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  constant_prop_through_iso_cell
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  hdl_use_params_in_cell_search
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
==================================================================================================================================================

rc:/> 
rc_script.tcl  rc_script.tcl~
rc:/> source rc_script.tcl
Sourcing './rc_script.tcl' (Sun May 03 02:50:28 +0530 2020)...
  Setting attribute of root '/': 'lib_search_path' = ../lib/
  Setting attribute of root '/': 'hdl_search_path' = ../rtl/

  Message Summary for Library 90nm/slow.lib:
  ******************************************
  Could not find an attribute in the library. [LBR-436]: 2184
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  An unsupported construct was detected in this library. [LBR-40]: 10
  ******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = 90nm/slow.lib
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'slow.lib', Total cells: 479, Unusable cells: 9.
	List of unusable cells: 'HOLDX1 TLATNSRX1 TLATNSRX2 TLATNSRX4 TLATNSRXL TLATSRX1 TLATSRX2 TLATSRX4 TLATSRXL .'
        : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'project_top' from file '../rtl/project_top.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'project_top'.
  Setting attribute of design 'project_top': 'force_wireload' = /libraries/slow/wireload_models/WLM
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"              - successful     11 , failed      0 (runtime  0.00)
 "get_ports"               - successful     15 , failed      0 (runtime  0.00)
 "set_clock_transition"    - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"   - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      6 , failed      0 (runtime  0.00)
 "set_input_transition"    - successful      6 , failed      0 (runtime  0.00)
 "set_output_delay"        - successful      2 , failed      0 (runtime  0.00)
 "set_time_unit"           - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'project_top' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances,        set the 'information_level' attribute to 2 or above.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'project_top' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'counter' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'counter'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'counter'.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'project_top'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'project_top' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'project_top' using 'medium' effort.
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (4 threads, 4 of 40 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -124 ps
Target path end-point (Pin: out_reg[1]/d)

Multi-threaded Technology Mapping (4 threads, 4 of 40 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                  947     -162 
            Worst cost_group: clk, WNS: -162.1
            Path: C_reg_reg[7]/CK --> out_reg[2]/D

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           clk              -124     -162     1000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:  -161 ps
Target path end-point (Pin: out_reg[3]/D (DFFQX4/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                 888     -169 
            Worst cost_group: clk, WNS: -169.9
            Path: C_reg_reg[7]/CK --> out_reg[3]/D

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           clk              -161     -170     1000 

Info    : 'Conformal LEC14.2-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.2-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'project_top' in file 'fv/project_top/rtl_to_g1.do' ...
Info    : Forcing flat compare. [WDO-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'project_top'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'project_top' using 'medium' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_iopt                   888     -169     -1031         0
            Worst cost_group: clk, WNS: -169.9
            Path: C_reg_reg[7]/CK --> out_reg[3]/D
 const_prop                  888     -169     -1031         0
            Worst cost_group: clk, WNS: -169.9
            Path: C_reg_reg[7]/CK --> out_reg[3]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_delay                  888     -169     -1031         0
            Worst cost_group: clk, WNS: -169.9
            Path: C_reg_reg[7]/CK --> out_reg[3]/D
 incr_delay                  909     -136      -939         0
            Worst cost_group: clk, WNS: -136.7
            Path: C_reg_reg[7]/CK --> out_reg[2]/D
 incr_delay                  956     -118      -910         0
            Worst cost_group: clk, WNS: -118.7
            Path: C_reg_reg[6]/CK --> out_reg[2]/D
 incr_delay                  981     -112      -842         0
            Worst cost_group: clk, WNS: -112.8
            Path: C_reg_reg[7]/CK --> out_reg[0]/D
 incr_delay                  984     -110      -837         0
            Worst cost_group: clk, WNS: -110.4
            Path: C_reg_reg[7]/CK --> out_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       105  (       30 /       32 )  0.12
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        45  (        0 /        0 )  0.00
          plc_st        45  (        0 /        0 )  0.00
        plc_star        45  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        45  (        0 /        0 )  0.00
            fopt        45  (        0 /        0 )  0.00
       crit_dnsz       101  (        2 /        2 )  0.09
             dup        45  (        0 /        0 )  0.00
            fopt        53  (        2 /        7 )  0.05
        setup_dn        45  (        0 /        0 )  0.00
         buf2inv        45  (        0 /        0 )  0.00
             exp        12  (        3 /       11 )  0.02
       gate_deco        28  (        0 /        0 )  0.61
       gcomp_tim        53  (        0 /        0 )  0.17
  inv_pair_2_buf        47  (        0 /        0 )  0.00

 init_drc                    984     -110      -837         0
            Worst cost_group: clk, WNS: -110.4
            Path: C_reg_reg[7]/CK --> out_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    984     -110      -837         0
            Worst cost_group: clk, WNS: -110.4
            Path: C_reg_reg[7]/CK --> out_reg[0]/D
 incr_tns                    984     -110      -836         0
            Worst cost_group: clk, WNS: -110.2
            Path: C_reg_reg[7]/CK --> out_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        22  (        0 /        3 )  0.02
       plc_lo_st        22  (        0 /        0 )  0.00
            fopt        22  (        0 /        0 )  0.00
       crit_dnsz        29  (        1 /        1 )  0.03
             dup        21  (        0 /        0 )  0.00
        setup_dn        21  (        0 /        0 )  0.00
         buf2inv        21  (        0 /        0 )  0.00

 init_area                   984     -110      -836         0
            Worst cost_group: clk, WNS: -110.2
            Path: C_reg_reg[7]/CK --> out_reg[0]/D
 rem_buf                     965     -110      -836         0
            Worst cost_group: clk, WNS: -110.2
            Path: C_reg_reg[7]/CK --> out_reg[0]/D
 merge_bi                    965     -110      -836         0
            Worst cost_group: clk, WNS: -110.2
            Path: C_reg_reg[7]/CK --> out_reg[0]/D
 io_phase                    964     -110      -836         0
            Worst cost_group: clk, WNS: -110.2
            Path: C_reg_reg[7]/CK --> out_reg[0]/D
 glob_area                   962     -110      -836         0
            Worst cost_group: clk, WNS: -110.2
            Path: C_reg_reg[7]/CK --> out_reg[0]/D
 area_down                   958     -109      -836         0
            Worst cost_group: clk, WNS: -109.8
            Path: C_reg_reg[2]/CK --> out_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         5  (        4 /        4 )  0.00
         rem_inv         7  (        0 /        0 )  0.01
        merge_bi         3  (        1 /        1 )  0.00
      rem_inv_qb         6  (        0 /        0 )  0.01
        io_phase         6  (        1 /        1 )  0.01
       gate_comp        20  (        0 /        2 )  0.06
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        11  (        1 /       11 )  0.01
       area_down        17  (        3 /        4 )  0.06
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         1  (        0 /        0 )  0.00
         rem_inv         6  (        0 /        1 )  0.01
        merge_bi         2  (        0 /        0 )  0.00
      rem_inv_qb         5  (        0 /        0 )  0.01

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_delay                  958     -109      -836         0
            Worst cost_group: clk, WNS: -109.8
            Path: C_reg_reg[2]/CK --> out_reg[0]/D
 incr_delay                  959     -109      -835         0
            Worst cost_group: clk, WNS: -109.8
            Path: C_reg_reg[7]/CK --> out_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        22  (        1 /        1 )  0.04
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        18  (        0 /        0 )  0.00
          plc_st        18  (        0 /        0 )  0.00
        plc_star        18  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        18  (        0 /        0 )  0.00
            fopt        18  (        0 /        0 )  0.00
       crit_dnsz        34  (        0 /        0 )  0.03
             dup        18  (        0 /        0 )  0.00
            fopt        18  (        0 /        1 )  0.01
        setup_dn        18  (        0 /        0 )  0.00
         buf2inv        18  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco        16  (        0 /        0 )  0.43
       gcomp_tim        21  (        0 /        0 )  0.06
  inv_pair_2_buf        18  (        0 /        0 )  0.00

 init_drc                    959     -109      -835         0
            Worst cost_group: clk, WNS: -109.8
            Path: C_reg_reg[7]/CK --> out_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                   959     -109      -835         0
            Worst cost_group: clk, WNS: -109.8
            Path: C_reg_reg[7]/CK --> out_reg[0]/D
 area_down                   951     -109      -835         0
            Worst cost_group: clk, WNS: -109.8
            Path: C_reg_reg[7]/CK --> out_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         1  (        0 /        0 )  0.00
         rem_inv         6  (        0 /        1 )  0.01
        merge_bi         2  (        0 /        0 )  0.00
      rem_inv_qb         5  (        0 /        0 )  0.01
        io_phase         5  (        0 /        0 )  0.01
       gate_comp        20  (        0 /        2 )  0.05
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        11  (        0 /       11 )  0.02
       area_down        18  (        2 /        3 )  0.05
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'project_top'.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info    : Design has no library or power domains. [ENC_MSV-301]
        : No power domains will be created for Encounter.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'project_top'.
        : Use 'report timing -lint' for more information.
rc:/> Normal exit.