# RISC V core on custom SOFA fabric
## SOFA RVMyth core run
![RVMyth_run](https://user-images.githubusercontent.com/59352026/160268450-eb09f6cc-f578-4b71-97d5-b0e1f5f0de6b.jpg)
## Snapshot of openfpgashell.log indicating successful completion
![openfpgalog](https://user-images.githubusercontent.com/59352026/160268559-9ec5b6f8-1bd6-4164-a2cf-35d35b7679c6.jpg)
 
## Area statistics for the design
![area](https://user-images.githubusercontent.com/59352026/160268612-80ab2cb5-71a5-4ef5-8211-418b800b1ccc.jpg)
![area2](https://user-images.githubusercontent.com/59352026/160268672-7c31b21c-5ce4-48a5-a30f-b7df0b2917ba.jpg)

## Execution with timing constraints applied: 200 ns Clock
![RVMyth_run_sdc](https://user-images.githubusercontent.com/59352026/160270006-094246d8-d0e5-48a9-8d6a-145aea1d98d9.jpg)

## Timing report: Setup
![setup](https://user-images.githubusercontent.com/59352026/160270580-8bf285f0-791b-465b-bffd-ea7b2026508c.jpg)

## Timing report: Hold
![hold](https://user-images.githubusercontent.com/59352026/160270612-5010c6f6-1ca7-499a-a145-47136668e758.jpg)

## Post Implementation netlist generation
![post_syn_netlist](https://user-images.githubusercontent.com/59352026/160270835-8ef4b442-6f29-4cf9-a44c-54fa2c5a1bf2.jpg)

## Post Synthesis Simulation
![sim](https://user-images.githubusercontent.com/59352026/160271138-edd7a8a1-561e-402c-a559-06189d8175a6.jpg)

