@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_8 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_8 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_7 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_7 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_6 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_6 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_5 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_5 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_4 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_4 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_3 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_3 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_2 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_2 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_1 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_1 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":86:5:86:11|Tristate driver P1A2 (in view: work.top(verilog)) on net P1A2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:13:34:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ftdi_fifo\ftdi_fifo.v":69:1:69:12|Removing instance tx_fifo_inst (in view: work.ftdi_fifo_async_8s_8s(verilog)) of type view:work.fifo_sync_8bit_8s_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Removing sequential instance rRxWrEn (in view: work.ft2232h_async(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Removing sequential instance rRxData[7:0] (in view: work.ft2232h_async(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.
