//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24330188
// Cuda compilation tools, release 9.2, V9.2.148
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_35
.address_size 64

	// .globl	PointwiseMultiply
// _ZZ13FindMinAndMaxE5block has been demoted
// _ZZ7FindSumE5block has been demoted
// _ZZ10FindStdDevE5block has been demoted

.visible .entry PointwiseMultiply(
	.param .u64 PointwiseMultiply_param_0,
	.param .u64 PointwiseMultiply_param_1,
	.param .u32 PointwiseMultiply_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [PointwiseMultiply_param_0];
	ld.param.u64 	%rd4, [PointwiseMultiply_param_1];
	ld.param.u32 	%r6, [PointwiseMultiply_param_2];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB0_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB0_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	add.s64 	%rd7, %rd1, %rd5;
	ld.global.f32 	%f1, [%rd7];
	ld.global.f32 	%f2, [%rd6];
	mul.ftz.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd7], %f3;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB0_2;

BB0_3:
	ret;
}

	// .globl	PointwiseDivide
.visible .entry PointwiseDivide(
	.param .u64 PointwiseDivide_param_0,
	.param .u64 PointwiseDivide_param_1,
	.param .u32 PointwiseDivide_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [PointwiseDivide_param_0];
	ld.param.u64 	%rd4, [PointwiseDivide_param_1];
	ld.param.u32 	%r6, [PointwiseDivide_param_2];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB1_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB1_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	add.s64 	%rd7, %rd1, %rd5;
	ld.global.f32 	%f1, [%rd7];
	ld.global.f32 	%f2, [%rd6];
	div.approx.ftz.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd7], %f3;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB1_2;

BB1_3:
	ret;
}

	// .globl	Sqrt
.visible .entry Sqrt(
	.param .u64 Sqrt_param_0,
	.param .u64 Sqrt_param_1,
	.param .u32 Sqrt_param_2,
	.param .f32 Sqrt_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [Sqrt_param_0];
	ld.param.u64 	%rd4, [Sqrt_param_1];
	ld.param.u32 	%r6, [Sqrt_param_2];
	ld.param.f32 	%f1, [Sqrt_param_3];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB2_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB2_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f2, [%rd6];
	add.ftz.f32 	%f3, %f2, %f1;
	sqrt.approx.ftz.f32 	%f4, %f3;
	add.s64 	%rd7, %rd1, %rd5;
	st.global.f32 	[%rd7], %f4;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB2_2;

BB2_3:
	ret;
}

	// .globl	AddInPlace
.visible .entry AddInPlace(
	.param .u64 AddInPlace_param_0,
	.param .u64 AddInPlace_param_1,
	.param .u32 AddInPlace_param_2,
	.param .f32 AddInPlace_param_3,
	.param .f32 AddInPlace_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [AddInPlace_param_0];
	ld.param.u64 	%rd4, [AddInPlace_param_1];
	ld.param.u32 	%r6, [AddInPlace_param_2];
	ld.param.f32 	%f1, [AddInPlace_param_3];
	ld.param.f32 	%f2, [AddInPlace_param_4];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB3_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB3_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f3, [%rd6];
	add.s64 	%rd7, %rd1, %rd5;
	ld.global.f32 	%f4, [%rd7];
	mul.ftz.f32 	%f5, %f4, %f2;
	fma.rn.ftz.f32 	%f6, %f3, %f1, %f5;
	st.global.f32 	[%rd6], %f6;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB3_2;

BB3_3:
	ret;
}

	// .globl	SubtractInPlace
.visible .entry SubtractInPlace(
	.param .u64 SubtractInPlace_param_0,
	.param .u64 SubtractInPlace_param_1,
	.param .u32 SubtractInPlace_param_2,
	.param .f32 SubtractInPlace_param_3,
	.param .f32 SubtractInPlace_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [SubtractInPlace_param_0];
	ld.param.u64 	%rd4, [SubtractInPlace_param_1];
	ld.param.u32 	%r6, [SubtractInPlace_param_2];
	ld.param.f32 	%f1, [SubtractInPlace_param_3];
	ld.param.f32 	%f2, [SubtractInPlace_param_4];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB4_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB4_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f3, [%rd6];
	mul.ftz.f32 	%f4, %f3, %f1;
	add.s64 	%rd7, %rd1, %rd5;
	ld.global.f32 	%f5, [%rd7];
	mul.ftz.f32 	%f6, %f5, %f2;
	sub.ftz.f32 	%f7, %f4, %f6;
	st.global.f32 	[%rd6], %f7;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB4_2;

BB4_3:
	ret;
}

	// .globl	AddToEachRow
.visible .entry AddToEachRow(
	.param .u64 AddToEachRow_param_0,
	.param .u64 AddToEachRow_param_1,
	.param .u32 AddToEachRow_param_2,
	.param .u32 AddToEachRow_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd3, [AddToEachRow_param_0];
	ld.param.u64 	%rd4, [AddToEachRow_param_1];
	ld.param.u32 	%r10, [AddToEachRow_param_2];
	ld.param.u32 	%r11, [AddToEachRow_param_3];
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r20, %r12, %r1, %r13;
	setp.ge.s32	%p1, %r20, %r10;
	@%p1 bra 	BB5_5;

	cvta.to.global.u64 	%rd1, %rd3;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r3, %r15, %r14, %r16;
	mov.u32 	%r17, %nctaid.x;
	mul.lo.s32 	%r4, %r17, %r1;
	mov.u32 	%r18, %nctaid.y;
	mul.lo.s32 	%r5, %r18, %r14;

BB5_2:
	setp.ge.s32	%p2, %r3, %r11;
	mov.u32 	%r21, %r3;
	@%p2 bra 	BB5_4;

BB5_3:
	mul.wide.s32 	%rd5, %r21, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mad.lo.s32 	%r19, %r21, %r10, %r20;
	mul.wide.s32 	%rd7, %r19, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.f32 	%f1, [%rd8];
	ld.global.f32 	%f2, [%rd6];
	add.ftz.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd8], %f3;
	add.s32 	%r21, %r5, %r21;
	setp.lt.s32	%p3, %r21, %r11;
	@%p3 bra 	BB5_3;

BB5_4:
	add.s32 	%r20, %r4, %r20;
	setp.lt.s32	%p4, %r20, %r10;
	@%p4 bra 	BB5_2;

BB5_5:
	ret;
}

	// .globl	AddToEachColumn
.visible .entry AddToEachColumn(
	.param .u64 AddToEachColumn_param_0,
	.param .u64 AddToEachColumn_param_1,
	.param .u32 AddToEachColumn_param_2,
	.param .u32 AddToEachColumn_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd4, [AddToEachColumn_param_0];
	ld.param.u64 	%rd5, [AddToEachColumn_param_1];
	ld.param.u32 	%r10, [AddToEachColumn_param_2];
	ld.param.u32 	%r11, [AddToEachColumn_param_3];
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r20, %r12, %r1, %r13;
	setp.ge.s32	%p1, %r20, %r10;
	@%p1 bra 	BB6_6;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r3, %r15, %r14, %r16;
	mov.u32 	%r17, %nctaid.x;
	mul.lo.s32 	%r4, %r17, %r1;
	mov.u32 	%r18, %nctaid.y;
	mul.lo.s32 	%r5, %r18, %r14;

BB6_2:
	setp.ge.s32	%p2, %r3, %r11;
	@%p2 bra 	BB6_5;

	mul.wide.s32 	%rd6, %r20, 4;
	add.s64 	%rd3, %rd2, %rd6;
	mov.u32 	%r21, %r3;

BB6_4:
	mad.lo.s32 	%r19, %r21, %r10, %r20;
	mul.wide.s32 	%rd7, %r19, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.f32 	%f1, [%rd8];
	ld.global.f32 	%f2, [%rd3];
	add.ftz.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd8], %f3;
	add.s32 	%r21, %r5, %r21;
	setp.lt.s32	%p3, %r21, %r11;
	@%p3 bra 	BB6_4;

BB6_5:
	add.s32 	%r20, %r4, %r20;
	setp.lt.s32	%p4, %r20, %r10;
	@%p4 bra 	BB6_2;

BB6_6:
	ret;
}

	// .globl	TanH
.visible .entry TanH(
	.param .u64 TanH_param_0,
	.param .u64 TanH_param_1,
	.param .u32 TanH_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<33>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd4, [TanH_param_0];
	ld.param.u64 	%rd5, [TanH_param_1];
	ld.param.u32 	%r6, [TanH_param_2];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r16, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r16, %r6;
	@%p1 bra 	BB7_6;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB7_2:
	cvt.s64.s32	%rd3, %r16;
	mul.wide.s32 	%rd6, %r16, 4;
	add.s64 	%rd7, %rd2, %rd6;
	ld.global.f32 	%f1, [%rd7];
	abs.ftz.f32 	%f2, %f1;
	setp.ltu.ftz.f32	%p2, %f2, 0f3F0CCCCD;
	@%p2 bra 	BB7_4;
	bra.uni 	BB7_3;

BB7_4:
	mul.ftz.f32 	%f21, %f1, %f1;
	mov.f32 	%f22, 0fBD57BE66;
	mov.f32 	%f23, 0f3C86A81B;
	fma.rn.ftz.f32 	%f24, %f23, %f21, %f22;
	mov.f32 	%f25, 0f3E08677B;
	fma.rn.ftz.f32 	%f26, %f24, %f21, %f25;
	mov.f32 	%f27, 0fBEAAAA29;
	fma.rn.ftz.f32 	%f28, %f26, %f21, %f27;
	mul.ftz.f32 	%f29, %f21, %f28;
	fma.rn.ftz.f32 	%f30, %f29, %f1, %f1;
	add.ftz.f32 	%f31, %f1, %f1;
	setp.eq.ftz.f32	%p4, %f1, 0f00000000;
	selp.f32	%f32, %f31, %f30, %p4;
	bra.uni 	BB7_5;

BB7_3:
	add.ftz.f32 	%f8, %f2, %f2;
	mul.ftz.f32 	%f9, %f8, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f10, %f9;
	mov.f32 	%f11, 0fBF317200;
	fma.rn.ftz.f32 	%f12, %f10, %f11, %f8;
	mov.f32 	%f13, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f14, %f10, %f13, %f12;
	mul.ftz.f32 	%f15, %f14, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f16, %f15;
	ex2.approx.ftz.f32 	%f17, %f10;
	mov.f32 	%f18, 0f3F800000;
	fma.rn.ftz.f32 	%f7, %f16, %f17, %f18;
	// inline asm
	rcp.approx.ftz.f32 %f6,%f7;
	// inline asm
	mov.f32 	%f19, 0fC0000000;
	fma.rn.ftz.f32 	%f20, %f6, %f19, %f18;
	mov.b32 	 %r10, %f20;
	setp.ltu.ftz.f32	%p3, %f2, 0f42B00000;
	selp.b32	%r11, %r10, 1065353216, %p3;
	mov.b32 	 %r12, %f1;
	and.b32  	%r13, %r12, -2147483648;
	or.b32  	%r14, %r11, %r13;
	mov.b32 	 %f32, %r14;

BB7_5:
	add.s64 	%rd9, %rd1, %rd6;
	st.global.f32 	[%rd9], %f32;
	cvt.u32.u64	%r15, %rd3;
	add.s32 	%r16, %r3, %r15;
	setp.lt.s32	%p5, %r16, %r6;
	@%p5 bra 	BB7_2;

BB7_6:
	ret;
}

	// .globl	TanHDerivative
.visible .entry TanHDerivative(
	.param .u64 TanHDerivative_param_0,
	.param .u64 TanHDerivative_param_1,
	.param .u32 TanHDerivative_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<36>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd4, [TanHDerivative_param_0];
	ld.param.u64 	%rd5, [TanHDerivative_param_1];
	ld.param.u32 	%r6, [TanHDerivative_param_2];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r16, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r16, %r6;
	@%p1 bra 	BB8_6;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB8_2:
	cvt.s64.s32	%rd3, %r16;
	mul.wide.s32 	%rd6, %r16, 4;
	add.s64 	%rd7, %rd2, %rd6;
	ld.global.f32 	%f1, [%rd7];
	abs.ftz.f32 	%f2, %f1;
	setp.ltu.ftz.f32	%p2, %f2, 0f3F0CCCCD;
	@%p2 bra 	BB8_4;
	bra.uni 	BB8_3;

BB8_4:
	mul.ftz.f32 	%f21, %f1, %f1;
	mov.f32 	%f22, 0fBD57BE66;
	mov.f32 	%f23, 0f3C86A81B;
	fma.rn.ftz.f32 	%f24, %f23, %f21, %f22;
	mov.f32 	%f25, 0f3E08677B;
	fma.rn.ftz.f32 	%f26, %f24, %f21, %f25;
	mov.f32 	%f27, 0fBEAAAA29;
	fma.rn.ftz.f32 	%f28, %f26, %f21, %f27;
	mul.ftz.f32 	%f29, %f21, %f28;
	fma.rn.ftz.f32 	%f30, %f29, %f1, %f1;
	add.ftz.f32 	%f31, %f1, %f1;
	setp.eq.ftz.f32	%p4, %f1, 0f00000000;
	selp.f32	%f35, %f31, %f30, %p4;
	bra.uni 	BB8_5;

BB8_3:
	add.ftz.f32 	%f8, %f2, %f2;
	mul.ftz.f32 	%f9, %f8, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f10, %f9;
	mov.f32 	%f11, 0fBF317200;
	fma.rn.ftz.f32 	%f12, %f10, %f11, %f8;
	mov.f32 	%f13, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f14, %f10, %f13, %f12;
	mul.ftz.f32 	%f15, %f14, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f16, %f15;
	ex2.approx.ftz.f32 	%f17, %f10;
	mov.f32 	%f18, 0f3F800000;
	fma.rn.ftz.f32 	%f7, %f16, %f17, %f18;
	// inline asm
	rcp.approx.ftz.f32 %f6,%f7;
	// inline asm
	mov.f32 	%f19, 0fC0000000;
	fma.rn.ftz.f32 	%f20, %f6, %f19, %f18;
	mov.b32 	 %r10, %f20;
	setp.ltu.ftz.f32	%p3, %f2, 0f42B00000;
	selp.b32	%r11, %r10, 1065353216, %p3;
	mov.b32 	 %r12, %f1;
	and.b32  	%r13, %r12, -2147483648;
	or.b32  	%r14, %r11, %r13;
	mov.b32 	 %f35, %r14;

BB8_5:
	mul.ftz.f32 	%f32, %f35, %f35;
	mov.f32 	%f33, 0f3F800000;
	sub.ftz.f32 	%f34, %f33, %f32;
	add.s64 	%rd9, %rd1, %rd6;
	st.global.f32 	[%rd9], %f34;
	cvt.u32.u64	%r15, %rd3;
	add.s32 	%r16, %r3, %r15;
	setp.lt.s32	%p5, %r16, %r6;
	@%p5 bra 	BB8_2;

BB8_6:
	ret;
}

	// .globl	Sigmoid
.visible .entry Sigmoid(
	.param .u64 Sigmoid_param_0,
	.param .u64 Sigmoid_param_1,
	.param .u32 Sigmoid_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [Sigmoid_param_0];
	ld.param.u64 	%rd4, [Sigmoid_param_1];
	ld.param.u32 	%r6, [Sigmoid_param_2];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB9_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB9_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f1, [%rd6];
	mul.ftz.f32 	%f2, %f1, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f3, %f2;
	add.ftz.f32 	%f4, %f3, 0f3F800000;
	rcp.approx.ftz.f32 	%f5, %f4;
	add.s64 	%rd7, %rd1, %rd5;
	st.global.f32 	[%rd7], %f5;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB9_2;

BB9_3:
	ret;
}

	// .globl	SigmoidDerivative
.visible .entry SigmoidDerivative(
	.param .u64 SigmoidDerivative_param_0,
	.param .u64 SigmoidDerivative_param_1,
	.param .u32 SigmoidDerivative_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [SigmoidDerivative_param_0];
	ld.param.u64 	%rd4, [SigmoidDerivative_param_1];
	ld.param.u32 	%r6, [SigmoidDerivative_param_2];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB10_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB10_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f1, [%rd6];
	mul.ftz.f32 	%f2, %f1, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f3, %f2;
	add.ftz.f32 	%f4, %f3, 0f3F800000;
	rcp.approx.ftz.f32 	%f5, %f4;
	mov.f32 	%f6, 0f3F800000;
	sub.ftz.f32 	%f7, %f6, %f5;
	mul.ftz.f32 	%f8, %f5, %f7;
	add.s64 	%rd7, %rd1, %rd5;
	st.global.f32 	[%rd7], %f8;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB10_2;

BB10_3:
	ret;
}

	// .globl	RELU
.visible .entry RELU(
	.param .u64 RELU_param_0,
	.param .u64 RELU_param_1,
	.param .u32 RELU_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [RELU_param_0];
	ld.param.u64 	%rd4, [RELU_param_1];
	ld.param.u32 	%r6, [RELU_param_2];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB11_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB11_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f1, [%rd6];
	setp.gtu.ftz.f32	%p2, %f1, 0f00000000;
	selp.f32	%f2, %f1, 0f00000000, %p2;
	add.s64 	%rd7, %rd1, %rd5;
	st.global.f32 	[%rd7], %f2;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p3, %r10, %r6;
	@%p3 bra 	BB11_2;

BB11_3:
	ret;
}

	// .globl	RELUDerivative
.visible .entry RELUDerivative(
	.param .u64 RELUDerivative_param_0,
	.param .u64 RELUDerivative_param_1,
	.param .u32 RELUDerivative_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [RELUDerivative_param_0];
	ld.param.u64 	%rd4, [RELUDerivative_param_1];
	ld.param.u32 	%r6, [RELUDerivative_param_2];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB12_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB12_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f1, [%rd6];
	setp.gtu.ftz.f32	%p2, %f1, 0f00000000;
	selp.f32	%f2, 0f3F800000, 0f00000000, %p2;
	add.s64 	%rd7, %rd1, %rd5;
	st.global.f32 	[%rd7], %f2;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p3, %r10, %r6;
	@%p3 bra 	BB12_2;

BB12_3:
	ret;
}

	// .globl	LeakyRELU
.visible .entry LeakyRELU(
	.param .u64 LeakyRELU_param_0,
	.param .u64 LeakyRELU_param_1,
	.param .u32 LeakyRELU_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [LeakyRELU_param_0];
	ld.param.u64 	%rd4, [LeakyRELU_param_1];
	ld.param.u32 	%r6, [LeakyRELU_param_2];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB13_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB13_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f1, [%rd6];
	setp.gtu.ftz.f32	%p2, %f1, 0f00000000;
	mul.ftz.f32 	%f2, %f1, 0f3C23D70A;
	selp.f32	%f3, %f1, %f2, %p2;
	add.s64 	%rd7, %rd1, %rd5;
	st.global.f32 	[%rd7], %f3;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p3, %r10, %r6;
	@%p3 bra 	BB13_2;

BB13_3:
	ret;
}

	// .globl	LeakyRELUDerivative
.visible .entry LeakyRELUDerivative(
	.param .u64 LeakyRELUDerivative_param_0,
	.param .u64 LeakyRELUDerivative_param_1,
	.param .u32 LeakyRELUDerivative_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [LeakyRELUDerivative_param_0];
	ld.param.u64 	%rd4, [LeakyRELUDerivative_param_1];
	ld.param.u32 	%r6, [LeakyRELUDerivative_param_2];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB14_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB14_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f1, [%rd6];
	setp.gtu.ftz.f32	%p2, %f1, 0f00000000;
	selp.f32	%f2, 0f3F800000, 0f3C23D70A, %p2;
	add.s64 	%rd7, %rd1, %rd5;
	st.global.f32 	[%rd7], %f2;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p3, %r10, %r6;
	@%p3 bra 	BB14_2;

BB14_3:
	ret;
}

	// .globl	Reverse
.visible .entry Reverse(
	.param .u64 Reverse_param_0,
	.param .u64 Reverse_param_1,
	.param .u32 Reverse_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd3, [Reverse_param_0];
	ld.param.u64 	%rd4, [Reverse_param_1];
	ld.param.u32 	%r7, [Reverse_param_2];
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r12, %r8, %r1, %r9;
	setp.ge.s32	%p1, %r12, %r7;
	@%p1 bra 	BB15_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	add.s32 	%r3, %r7, -1;
	mov.u32 	%r10, %nctaid.x;
	mul.lo.s32 	%r4, %r10, %r1;

BB15_2:
	mul.wide.s32 	%rd5, %r12, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f1, [%rd6];
	sub.s32 	%r11, %r3, %r12;
	mul.wide.s32 	%rd7, %r11, 4;
	add.s64 	%rd8, %rd1, %rd7;
	st.global.f32 	[%rd8], %f1;
	add.s32 	%r12, %r4, %r12;
	setp.lt.s32	%p2, %r12, %r7;
	@%p2 bra 	BB15_2;

BB15_3:
	ret;
}

	// .globl	SumRows
.visible .entry SumRows(
	.param .u64 SumRows_param_0,
	.param .u64 SumRows_param_1,
	.param .u32 SumRows_param_2,
	.param .u32 SumRows_param_3
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd4, [SumRows_param_0];
	ld.param.u64 	%rd3, [SumRows_param_1];
	ld.param.u32 	%r19, [SumRows_param_2];
	ld.param.u32 	%r20, [SumRows_param_3];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r21, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r32, %r21, %r1, %r22;
	setp.ge.s32	%p1, %r32, %r19;
	@%p1 bra 	BB16_13;

	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r23, %nctaid.x;
	mul.lo.s32 	%r3, %r23, %r1;
	and.b32  	%r4, %r20, 3;
	shl.b32 	%r5, %r19, 2;

BB16_2:
	mov.f32 	%f28, 0f00000000;
	setp.lt.s32	%p2, %r20, 1;
	@%p2 bra 	BB16_12;

	mov.f32 	%f28, 0f00000000;
	mov.u32 	%r35, 0;
	setp.eq.s32	%p3, %r4, 0;
	@%p3 bra 	BB16_9;

	setp.eq.s32	%p4, %r4, 1;
	@%p4 bra 	BB16_8;

	setp.eq.s32	%p5, %r4, 2;
	@%p5 bra 	BB16_7;

	mul.wide.s32 	%rd5, %r32, 4;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.f32 	%f14, [%rd6];
	add.ftz.f32 	%f28, %f14, 0f00000000;
	mov.u32 	%r35, 1;

BB16_7:
	neg.s32 	%r28, %r35;
	and.b32  	%r29, %r28, %r19;
	add.s32 	%r30, %r29, %r32;
	mul.wide.s32 	%rd7, %r30, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.f32 	%f15, [%rd8];
	add.ftz.f32 	%f28, %f28, %f15;
	add.s32 	%r35, %r35, 1;

BB16_8:
	mad.lo.s32 	%r31, %r35, %r19, %r32;
	mul.wide.s32 	%rd9, %r31, 4;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.f32 	%f16, [%rd10];
	add.ftz.f32 	%f28, %f28, %f16;
	add.s32 	%r35, %r35, 1;

BB16_9:
	setp.lt.u32	%p6, %r20, 4;
	@%p6 bra 	BB16_12;

	mad.lo.s32 	%r36, %r19, %r35, %r32;

BB16_11:
	mul.wide.s32 	%rd11, %r36, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.f32 	%f17, [%rd12];
	add.ftz.f32 	%f18, %f28, %f17;
	cvt.s64.s32	%rd13, %r5;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.f32 	%f19, [%rd14];
	add.ftz.f32 	%f20, %f18, %f19;
	add.s64 	%rd15, %rd14, %rd13;
	ld.global.f32 	%f21, [%rd15];
	add.ftz.f32 	%f22, %f20, %f21;
	add.s64 	%rd16, %rd15, %rd13;
	ld.global.f32 	%f23, [%rd16];
	add.ftz.f32 	%f28, %f22, %f23;
	add.s32 	%r36, %r36, %r5;
	add.s32 	%r35, %r35, 4;
	setp.lt.s32	%p7, %r35, %r20;
	@%p7 bra 	BB16_11;

BB16_12:
	mul.wide.s32 	%rd17, %r32, 4;
	add.s64 	%rd18, %rd2, %rd17;
	st.global.f32 	[%rd18], %f28;
	add.s32 	%r32, %r3, %r32;
	setp.lt.s32	%p8, %r32, %r19;
	@%p8 bra 	BB16_2;

BB16_13:
	ret;
}

	// .globl	SumColumns
.visible .entry SumColumns(
	.param .u64 SumColumns_param_0,
	.param .u64 SumColumns_param_1,
	.param .u32 SumColumns_param_2,
	.param .u32 SumColumns_param_3
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<18>;


	ld.param.u64 	%rd7, [SumColumns_param_0];
	ld.param.u64 	%rd6, [SumColumns_param_1];
	ld.param.u32 	%r15, [SumColumns_param_2];
	ld.param.u32 	%r16, [SumColumns_param_3];
	cvta.to.global.u64 	%rd1, %rd7;
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r27, %r17, %r1, %r18;
	setp.ge.s32	%p1, %r27, %r16;
	@%p1 bra 	BB17_13;

	cvta.to.global.u64 	%rd2, %rd6;
	mov.u32 	%r19, %nctaid.x;
	mul.lo.s32 	%r3, %r19, %r1;
	and.b32  	%r4, %r15, 3;

BB17_2:
	mov.f32 	%f28, 0f00000000;
	setp.lt.s32	%p2, %r15, 1;
	@%p2 bra 	BB17_12;

	mul.lo.s32 	%r6, %r27, %r15;
	mov.f32 	%f28, 0f00000000;
	mov.u32 	%r30, 0;
	setp.eq.s32	%p3, %r4, 0;
	@%p3 bra 	BB17_9;

	setp.eq.s32	%p4, %r4, 1;
	@%p4 bra 	BB17_8;

	setp.eq.s32	%p5, %r4, 2;
	@%p5 bra 	BB17_7;

	mul.wide.s32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.f32 	%f14, [%rd9];
	add.ftz.f32 	%f28, %f14, 0f00000000;
	mov.u32 	%r30, 1;

BB17_7:
	add.s32 	%r24, %r30, %r6;
	mul.wide.s32 	%rd10, %r24, 4;
	add.s64 	%rd11, %rd1, %rd10;
	ld.global.f32 	%f15, [%rd11];
	add.ftz.f32 	%f28, %f28, %f15;
	add.s32 	%r30, %r30, 1;

BB17_8:
	add.s32 	%r25, %r30, %r6;
	mul.wide.s32 	%rd12, %r25, 4;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.f32 	%f16, [%rd13];
	add.ftz.f32 	%f28, %f28, %f16;
	add.s32 	%r30, %r30, 1;

BB17_9:
	setp.lt.u32	%p6, %r15, 4;
	@%p6 bra 	BB17_12;

	mad.lo.s32 	%r26, %r15, %r27, %r30;
	mul.wide.s32 	%rd14, %r26, 4;
	add.s64 	%rd17, %rd1, %rd14;

BB17_11:
	ld.global.f32 	%f17, [%rd17];
	add.ftz.f32 	%f18, %f28, %f17;
	ld.global.f32 	%f19, [%rd17+4];
	add.ftz.f32 	%f20, %f18, %f19;
	ld.global.f32 	%f21, [%rd17+8];
	add.ftz.f32 	%f22, %f20, %f21;
	ld.global.f32 	%f23, [%rd17+12];
	add.ftz.f32 	%f28, %f22, %f23;
	add.s64 	%rd17, %rd17, 16;
	add.s32 	%r30, %r30, 4;
	setp.lt.s32	%p7, %r30, %r15;
	@%p7 bra 	BB17_11;

BB17_12:
	mul.wide.s32 	%rd15, %r27, 4;
	add.s64 	%rd16, %rd2, %rd15;
	st.global.f32 	[%rd16], %f28;
	add.s32 	%r27, %r3, %r27;
	setp.lt.s32	%p8, %r27, %r16;
	@%p8 bra 	BB17_2;

BB17_13:
	ret;
}

	// .globl	MemClear
.visible .entry MemClear(
	.param .u64 MemClear_param_0,
	.param .u32 MemClear_param_1,
	.param .u32 MemClear_param_2,
	.param .u32 MemClear_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [MemClear_param_0];
	ld.param.u32 	%r6, [MemClear_param_1];
	ld.param.u32 	%r7, [MemClear_param_2];
	ld.param.u32 	%r8, [MemClear_param_3];
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r14, %r9, %r1, %r10;
	setp.ge.s32	%p1, %r14, %r6;
	@%p1 bra 	BB18_3;

	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r11, %nctaid.x;
	mul.lo.s32 	%r3, %r11, %r1;

BB18_2:
	mad.lo.s32 	%r12, %r14, %r8, %r7;
	mul.wide.s32 	%rd3, %r12, 4;
	add.s64 	%rd4, %rd1, %rd3;
	mov.u32 	%r13, 0;
	st.global.u32 	[%rd4], %r13;
	add.s32 	%r14, %r3, %r14;
	setp.lt.s32	%p2, %r14, %r6;
	@%p2 bra 	BB18_2;

BB18_3:
	ret;
}

	// .globl	FindMinAndMax
.visible .entry FindMinAndMax(
	.param .u64 FindMinAndMax_param_0,
	.param .u32 FindMinAndMax_param_1,
	.param .u64 FindMinAndMax_param_2,
	.param .u64 FindMinAndMax_param_3
)
{
	.reg .pred 	%p<24>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<45>;
	.reg .b64 	%rd<12>;
	// demoted variable
	.shared .align 4 .b8 _ZZ13FindMinAndMaxE5block[1024];

	ld.param.u64 	%rd1, [FindMinAndMax_param_0];
	ld.param.u32 	%r17, [FindMinAndMax_param_1];
	ld.param.u64 	%rd2, [FindMinAndMax_param_2];
	ld.param.u64 	%rd3, [FindMinAndMax_param_3];
	mov.u32 	%r18, %ntid.x;
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r2, %r18, %r1;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r4, %r2, %r3;
	mov.f32 	%f47, 0f00000000;
	setp.ge.s32	%p1, %r4, %r17;
	@%p1 bra 	BB19_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r4, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f47, [%rd6];

BB19_2:
	shl.b32 	%r19, %r3, 2;
	mov.u32 	%r20, _ZZ13FindMinAndMaxE5block;
	add.s32 	%r21, %r20, %r19;
	st.shared.f32 	[%r21], %f47;
	bar.sync 	0;
	setp.ne.s32	%p2, %r3, 0;
	@%p2 bra 	BB19_15;

	sub.s32 	%r22, %r17, %r4;
	mov.u32 	%r23, 256;
	min.s32 	%r5, %r22, %r23;
	mov.f32 	%f59, 0f7F7FFFFF;
	mov.f32 	%f58, 0f00800000;
	setp.lt.s32	%p3, %r5, 1;
	@%p3 bra 	BB19_14;

	add.s32 	%r28, %r2, -1;
	sub.s32 	%r29, %r28, %r17;
	setp.gt.s32	%p4, %r29, -257;
	not.b32 	%r30, %r29;
	selp.b32	%r6, %r30, 256, %p4;
	and.b32  	%r27, %r6, 3;
	mov.f32 	%f49, 0f7F7FFFFF;
	mov.f32 	%f48, 0f00800000;
	mov.u32 	%r40, 0;
	mov.f32 	%f59, 0f00000000;
	setp.eq.s32	%p5, %r27, 0;
	@%p5 bra 	BB19_5;

	setp.eq.s32	%p6, %r27, 1;
	@%p6 bra 	BB19_10;

	setp.eq.s32	%p7, %r27, 2;
	@%p7 bra 	BB19_9;

	ld.shared.f32 	%f34, [_ZZ13FindMinAndMaxE5block];
	setp.gt.ftz.f32	%p8, %f34, 0f00800000;
	selp.f32	%f48, %f34, 0f00800000, %p8;
	setp.lt.ftz.f32	%p9, %f34, 0f7F7FFFFF;
	selp.f32	%f49, %f34, 0f7F7FFFFF, %p9;
	mov.u32 	%r40, 1;

BB19_9:
	shl.b32 	%r32, %r40, 2;
	add.s32 	%r34, %r20, %r32;
	ld.shared.f32 	%f35, [%r34];
	setp.gt.ftz.f32	%p10, %f35, %f48;
	selp.f32	%f48, %f35, %f48, %p10;
	setp.lt.ftz.f32	%p11, %f35, %f49;
	selp.f32	%f49, %f35, %f49, %p11;
	add.s32 	%r40, %r40, 1;

BB19_10:
	shl.b32 	%r35, %r40, 2;
	add.s32 	%r37, %r20, %r35;
	ld.shared.f32 	%f36, [%r37];
	setp.gt.ftz.f32	%p12, %f36, %f48;
	selp.f32	%f48, %f36, %f48, %p12;
	setp.lt.ftz.f32	%p13, %f36, %f49;
	selp.f32	%f49, %f36, %f49, %p13;
	add.s32 	%r40, %r40, 1;
	mov.f32 	%f59, %f49;
	mov.f32 	%f58, %f48;
	bra.uni 	BB19_11;

BB19_5:
	mov.f32 	%f58, %f59;

BB19_11:
	setp.lt.u32	%p14, %r6, 4;
	@%p14 bra 	BB19_14;

	shl.b32 	%r38, %r40, 2;
	add.s32 	%r43, %r20, %r38;
	mov.f32 	%f58, %f48;
	mov.f32 	%f59, %f49;

BB19_13:
	ld.shared.f32 	%f37, [%r43];
	setp.gt.ftz.f32	%p15, %f37, %f58;
	selp.f32	%f38, %f37, %f58, %p15;
	setp.lt.ftz.f32	%p16, %f37, %f59;
	selp.f32	%f39, %f37, %f59, %p16;
	ld.shared.f32 	%f40, [%r43+4];
	setp.gt.ftz.f32	%p17, %f40, %f38;
	selp.f32	%f41, %f40, %f38, %p17;
	setp.lt.ftz.f32	%p18, %f40, %f39;
	selp.f32	%f42, %f40, %f39, %p18;
	ld.shared.f32 	%f43, [%r43+8];
	setp.gt.ftz.f32	%p19, %f43, %f41;
	selp.f32	%f44, %f43, %f41, %p19;
	setp.lt.ftz.f32	%p20, %f43, %f42;
	selp.f32	%f45, %f43, %f42, %p20;
	ld.shared.f32 	%f46, [%r43+12];
	setp.gt.ftz.f32	%p21, %f46, %f44;
	selp.f32	%f58, %f46, %f44, %p21;
	setp.lt.ftz.f32	%p22, %f46, %f45;
	selp.f32	%f59, %f46, %f45, %p22;
	add.s32 	%r43, %r43, 16;
	add.s32 	%r40, %r40, 4;
	setp.lt.s32	%p23, %r40, %r5;
	@%p23 bra 	BB19_13;

BB19_14:
	cvta.to.global.u64 	%rd7, %rd3;
	cvta.to.global.u64 	%rd8, %rd2;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	st.global.f32 	[%rd10], %f59;
	add.s64 	%rd11, %rd7, %rd9;
	st.global.f32 	[%rd11], %f58;

BB19_15:
	ret;
}

	// .globl	FindSum
.visible .entry FindSum(
	.param .u64 FindSum_param_0,
	.param .u32 FindSum_param_1,
	.param .u64 FindSum_param_2
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<30>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 4 .b8 _ZZ7FindSumE5block[1024];

	ld.param.u64 	%rd1, [FindSum_param_0];
	ld.param.u32 	%r15, [FindSum_param_1];
	ld.param.u64 	%rd2, [FindSum_param_2];
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r3, %r16, %r1, %r2;
	setp.ge.s32	%p1, %r3, %r15;
	@%p1 bra 	BB20_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r3, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f10, [%rd5];
	shl.b32 	%r17, %r2, 2;
	mov.u32 	%r18, _ZZ7FindSumE5block;
	add.s32 	%r19, %r18, %r17;
	st.shared.f32 	[%r19], %f10;

BB20_2:
	bar.sync 	0;
	setp.ne.s32	%p2, %r2, 0;
	@%p2 bra 	BB20_14;

	shl.b32 	%r20, %r1, 8;
	sub.s32 	%r21, %r15, %r20;
	mov.u32 	%r22, 256;
	min.s32 	%r4, %r21, %r22;
	mov.f32 	%f29, 0f00000000;
	setp.lt.s32	%p3, %r4, 1;
	@%p3 bra 	BB20_13;

	and.b32  	%r26, %r4, 3;
	mov.f32 	%f29, 0f00000000;
	mov.u32 	%r38, 0;
	setp.eq.s32	%p4, %r26, 0;
	@%p4 bra 	BB20_10;

	setp.eq.s32	%p5, %r26, 1;
	@%p5 bra 	BB20_9;

	setp.eq.s32	%p6, %r26, 2;
	@%p6 bra 	BB20_8;

	ld.shared.f32 	%f15, [_ZZ7FindSumE5block];
	add.ftz.f32 	%f29, %f15, 0f00000000;
	mov.u32 	%r38, 1;

BB20_8:
	shl.b32 	%r28, %r38, 2;
	mov.u32 	%r29, _ZZ7FindSumE5block;
	add.s32 	%r30, %r29, %r28;
	ld.shared.f32 	%f16, [%r30];
	add.ftz.f32 	%f29, %f29, %f16;
	add.s32 	%r38, %r38, 1;

BB20_9:
	shl.b32 	%r31, %r38, 2;
	mov.u32 	%r32, _ZZ7FindSumE5block;
	add.s32 	%r33, %r32, %r31;
	ld.shared.f32 	%f17, [%r33];
	add.ftz.f32 	%f29, %f29, %f17;
	add.s32 	%r38, %r38, 1;

BB20_10:
	setp.lt.u32	%p7, %r4, 4;
	@%p7 bra 	BB20_13;

	shl.b32 	%r34, %r38, 2;
	mov.u32 	%r35, _ZZ7FindSumE5block;
	add.s32 	%r39, %r35, %r34;

BB20_12:
	ld.shared.f32 	%f18, [%r39];
	add.ftz.f32 	%f19, %f29, %f18;
	ld.shared.f32 	%f20, [%r39+4];
	add.ftz.f32 	%f21, %f19, %f20;
	ld.shared.f32 	%f22, [%r39+8];
	add.ftz.f32 	%f23, %f21, %f22;
	ld.shared.f32 	%f24, [%r39+12];
	add.ftz.f32 	%f29, %f23, %f24;
	add.s32 	%r39, %r39, 16;
	add.s32 	%r38, %r38, 4;
	setp.lt.s32	%p8, %r38, %r4;
	@%p8 bra 	BB20_12;

BB20_13:
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f29;

BB20_14:
	ret;
}

	// .globl	FindStdDev
.visible .entry FindStdDev(
	.param .u64 FindStdDev_param_0,
	.param .u32 FindStdDev_param_1,
	.param .f32 FindStdDev_param_2,
	.param .u64 FindStdDev_param_3
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<38>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 4 .b8 _ZZ10FindStdDevE5block[1024];

	ld.param.u64 	%rd1, [FindStdDev_param_0];
	ld.param.u32 	%r15, [FindStdDev_param_1];
	ld.param.f32 	%f10, [FindStdDev_param_2];
	ld.param.u64 	%rd2, [FindStdDev_param_3];
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r3, %r16, %r1, %r2;
	setp.ge.s32	%p1, %r3, %r15;
	@%p1 bra 	BB21_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r3, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f11, [%rd5];
	shl.b32 	%r17, %r2, 2;
	mov.u32 	%r18, _ZZ10FindStdDevE5block;
	add.s32 	%r19, %r18, %r17;
	st.shared.f32 	[%r19], %f11;

BB21_2:
	bar.sync 	0;
	setp.ne.s32	%p2, %r2, 0;
	@%p2 bra 	BB21_14;

	shl.b32 	%r20, %r1, 8;
	sub.s32 	%r21, %r15, %r20;
	mov.u32 	%r22, 256;
	min.s32 	%r4, %r21, %r22;
	mov.f32 	%f37, 0f00000000;
	setp.lt.s32	%p3, %r4, 1;
	@%p3 bra 	BB21_13;

	and.b32  	%r26, %r4, 3;
	mov.f32 	%f37, 0f00000000;
	mov.u32 	%r38, 0;
	setp.eq.s32	%p4, %r26, 0;
	@%p4 bra 	BB21_10;

	setp.eq.s32	%p5, %r26, 1;
	@%p5 bra 	BB21_9;

	setp.eq.s32	%p6, %r26, 2;
	@%p6 bra 	BB21_8;

	ld.shared.f32 	%f16, [_ZZ10FindStdDevE5block];
	sub.ftz.f32 	%f17, %f16, %f10;
	fma.rn.ftz.f32 	%f37, %f17, %f17, 0f00000000;
	mov.u32 	%r38, 1;

BB21_8:
	shl.b32 	%r28, %r38, 2;
	mov.u32 	%r29, _ZZ10FindStdDevE5block;
	add.s32 	%r30, %r29, %r28;
	ld.shared.f32 	%f18, [%r30];
	sub.ftz.f32 	%f19, %f18, %f10;
	fma.rn.ftz.f32 	%f37, %f19, %f19, %f37;
	add.s32 	%r38, %r38, 1;

BB21_9:
	shl.b32 	%r31, %r38, 2;
	mov.u32 	%r32, _ZZ10FindStdDevE5block;
	add.s32 	%r33, %r32, %r31;
	ld.shared.f32 	%f20, [%r33];
	sub.ftz.f32 	%f21, %f20, %f10;
	fma.rn.ftz.f32 	%f37, %f21, %f21, %f37;
	add.s32 	%r38, %r38, 1;

BB21_10:
	setp.lt.u32	%p7, %r4, 4;
	@%p7 bra 	BB21_13;

	shl.b32 	%r34, %r38, 2;
	mov.u32 	%r35, _ZZ10FindStdDevE5block;
	add.s32 	%r39, %r35, %r34;

BB21_12:
	ld.shared.f32 	%f22, [%r39];
	sub.ftz.f32 	%f23, %f22, %f10;
	fma.rn.ftz.f32 	%f24, %f23, %f23, %f37;
	ld.shared.f32 	%f25, [%r39+4];
	sub.ftz.f32 	%f26, %f25, %f10;
	fma.rn.ftz.f32 	%f27, %f26, %f26, %f24;
	ld.shared.f32 	%f28, [%r39+8];
	sub.ftz.f32 	%f29, %f28, %f10;
	fma.rn.ftz.f32 	%f30, %f29, %f29, %f27;
	ld.shared.f32 	%f31, [%r39+12];
	sub.ftz.f32 	%f32, %f31, %f10;
	fma.rn.ftz.f32 	%f37, %f32, %f32, %f30;
	add.s32 	%r39, %r39, 16;
	add.s32 	%r38, %r38, 4;
	setp.lt.s32	%p8, %r38, %r4;
	@%p8 bra 	BB21_12;

BB21_13:
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f37;

BB21_14:
	ret;
}

	// .globl	Constrain
.visible .entry Constrain(
	.param .u64 Constrain_param_0,
	.param .u32 Constrain_param_1,
	.param .f32 Constrain_param_2,
	.param .f32 Constrain_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd3, [Constrain_param_0];
	ld.param.u32 	%r6, [Constrain_param_1];
	ld.param.f32 	%f2, [Constrain_param_2];
	ld.param.f32 	%f3, [Constrain_param_3];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB22_7;

	cvta.to.global.u64 	%rd1, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB22_2:
	mul.wide.s32 	%rd4, %r10, 4;
	add.s64 	%rd2, %rd1, %rd4;
	ld.global.f32 	%f1, [%rd2];
	setp.geu.ftz.f32	%p2, %f1, %f2;
	@%p2 bra 	BB22_4;

	st.global.f32 	[%rd2], %f2;

BB22_4:
	setp.leu.ftz.f32	%p3, %f1, %f3;
	@%p3 bra 	BB22_6;

	st.global.f32 	[%rd2], %f3;

BB22_6:
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p4, %r10, %r6;
	@%p4 bra 	BB22_2;

BB22_7:
	ret;
}

	// .globl	Pow
.visible .entry Pow(
	.param .u64 Pow_param_0,
	.param .u64 Pow_param_1,
	.param .u32 Pow_param_2,
	.param .f32 Pow_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [Pow_param_0];
	ld.param.u64 	%rd4, [Pow_param_1];
	ld.param.u32 	%r6, [Pow_param_2];
	ld.param.f32 	%f1, [Pow_param_3];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB23_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB23_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f2, [%rd6];
	lg2.approx.ftz.f32 	%f3, %f2;
	mul.ftz.f32 	%f4, %f3, %f1;
	ex2.approx.ftz.f32 	%f5, %f4;
	add.s64 	%rd7, %rd1, %rd5;
	st.global.f32 	[%rd7], %f5;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB23_2;

BB23_3:
	ret;
}

	// .globl	Diagonal
.visible .entry Diagonal(
	.param .u64 Diagonal_param_0,
	.param .u64 Diagonal_param_1,
	.param .u32 Diagonal_param_2,
	.param .u32 Diagonal_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd3, [Diagonal_param_0];
	ld.param.u64 	%rd4, [Diagonal_param_1];
	ld.param.u32 	%r6, [Diagonal_param_2];
	ld.param.u32 	%r7, [Diagonal_param_3];
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r12, %r8, %r1, %r9;
	setp.lt.s32	%p1, %r12, %r6;
	setp.lt.s32	%p2, %r12, %r7;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB24_3;
	bra.uni 	BB24_1;

BB24_1:
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r10, %nctaid.x;
	mul.lo.s32 	%r3, %r10, %r1;

BB24_2:
	mad.lo.s32 	%r11, %r12, %r6, %r12;
	mul.wide.s32 	%rd5, %r11, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f1, [%rd6];
	mul.wide.s32 	%rd7, %r12, 4;
	add.s64 	%rd8, %rd1, %rd7;
	st.global.f32 	[%rd8], %f1;
	add.s32 	%r12, %r3, %r12;
	setp.lt.s32	%p4, %r12, %r6;
	setp.lt.s32	%p5, %r12, %r7;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB24_2;

BB24_3:
	ret;
}

	// .globl	L1Regularisation
.visible .entry L1Regularisation(
	.param .u64 L1Regularisation_param_0,
	.param .u32 L1Regularisation_param_1,
	.param .f32 L1Regularisation_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd3, [L1Regularisation_param_0];
	ld.param.u32 	%r8, [L1Regularisation_param_1];
	ld.param.f32 	%f2, [L1Regularisation_param_2];
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r13, %r9, %r1, %r10;
	setp.ge.s32	%p1, %r13, %r8;
	@%p1 bra 	BB25_5;

	cvta.to.global.u64 	%rd1, %rd3;
	mov.u32 	%r11, %nctaid.x;
	mul.lo.s32 	%r3, %r11, %r1;

BB25_2:
	mul.wide.s32 	%rd4, %r13, 4;
	add.s64 	%rd2, %rd1, %rd4;
	ld.global.f32 	%f1, [%rd2];
	setp.gt.ftz.f32	%p2, %f1, 0f00000000;
	mov.u32 	%r14, 1;
	@%p2 bra 	BB25_4;

	setp.lt.ftz.f32	%p3, %f1, 0f00000000;
	selp.b32	%r14, -1, 0, %p3;

BB25_4:
	cvt.rn.f32.s32	%f3, %r14;
	mul.ftz.f32 	%f4, %f3, %f2;
	sub.ftz.f32 	%f5, %f1, %f4;
	st.global.f32 	[%rd2], %f5;
	add.s32 	%r13, %r3, %r13;
	setp.lt.s32	%p4, %r13, %r8;
	@%p4 bra 	BB25_2;

BB25_5:
	ret;
}

	// .globl	PointwiseDivideRows
.visible .entry PointwiseDivideRows(
	.param .u64 PointwiseDivideRows_param_0,
	.param .u64 PointwiseDivideRows_param_1,
	.param .u32 PointwiseDivideRows_param_2,
	.param .u32 PointwiseDivideRows_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd4, [PointwiseDivideRows_param_0];
	ld.param.u64 	%rd5, [PointwiseDivideRows_param_1];
	ld.param.u32 	%r10, [PointwiseDivideRows_param_2];
	ld.param.u32 	%r11, [PointwiseDivideRows_param_3];
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r20, %r12, %r1, %r13;
	setp.ge.s32	%p1, %r20, %r10;
	@%p1 bra 	BB26_6;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r3, %r15, %r14, %r16;
	mov.u32 	%r17, %nctaid.x;
	mul.lo.s32 	%r4, %r17, %r1;
	mov.u32 	%r18, %nctaid.y;
	mul.lo.s32 	%r5, %r18, %r14;

BB26_2:
	setp.ge.s32	%p2, %r3, %r11;
	@%p2 bra 	BB26_5;

	mul.wide.s32 	%rd6, %r20, 4;
	add.s64 	%rd3, %rd1, %rd6;
	mov.u32 	%r21, %r3;

BB26_4:
	mad.lo.s32 	%r19, %r21, %r10, %r20;
	mul.wide.s32 	%rd7, %r19, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.f32 	%f1, [%rd3];
	ld.global.f32 	%f2, [%rd8];
	div.approx.ftz.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd8], %f3;
	add.s32 	%r21, %r5, %r21;
	setp.lt.s32	%p3, %r21, %r11;
	@%p3 bra 	BB26_4;

BB26_5:
	add.s32 	%r20, %r4, %r20;
	setp.lt.s32	%p4, %r20, %r10;
	@%p4 bra 	BB26_2;

BB26_6:
	ret;
}

	// .globl	PointwiseDivideColumns
.visible .entry PointwiseDivideColumns(
	.param .u64 PointwiseDivideColumns_param_0,
	.param .u64 PointwiseDivideColumns_param_1,
	.param .u32 PointwiseDivideColumns_param_2,
	.param .u32 PointwiseDivideColumns_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd3, [PointwiseDivideColumns_param_0];
	ld.param.u64 	%rd4, [PointwiseDivideColumns_param_1];
	ld.param.u32 	%r10, [PointwiseDivideColumns_param_2];
	ld.param.u32 	%r11, [PointwiseDivideColumns_param_3];
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r20, %r12, %r1, %r13;
	setp.ge.s32	%p1, %r20, %r10;
	@%p1 bra 	BB27_5;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r3, %r15, %r14, %r16;
	mov.u32 	%r17, %nctaid.x;
	mul.lo.s32 	%r4, %r17, %r1;
	mov.u32 	%r18, %nctaid.y;
	mul.lo.s32 	%r5, %r18, %r14;

BB27_2:
	setp.ge.s32	%p2, %r3, %r11;
	mov.u32 	%r21, %r3;
	@%p2 bra 	BB27_4;

BB27_3:
	mad.lo.s32 	%r19, %r21, %r10, %r20;
	mul.wide.s32 	%rd5, %r19, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.s32 	%rd7, %r21, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.f32 	%f1, [%rd8];
	ld.global.f32 	%f2, [%rd6];
	div.approx.ftz.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd6], %f3;
	add.s32 	%r21, %r5, %r21;
	setp.lt.s32	%p3, %r21, %r11;
	@%p3 bra 	BB27_3;

BB27_4:
	add.s32 	%r20, %r4, %r20;
	setp.lt.s32	%p4, %r20, %r10;
	@%p4 bra 	BB27_2;

BB27_5:
	ret;
}

	// .globl	SplitRows
.visible .entry SplitRows(
	.param .u64 SplitRows_param_0,
	.param .u64 SplitRows_param_1,
	.param .u64 SplitRows_param_2,
	.param .u32 SplitRows_param_3,
	.param .u32 SplitRows_param_4,
	.param .u32 SplitRows_param_5
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd4, [SplitRows_param_0];
	ld.param.u64 	%rd5, [SplitRows_param_1];
	ld.param.u64 	%rd6, [SplitRows_param_2];
	ld.param.u32 	%r11, [SplitRows_param_3];
	ld.param.u32 	%r12, [SplitRows_param_4];
	ld.param.u32 	%r13, [SplitRows_param_5];
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r23, %r14, %r1, %r15;
	setp.ge.s32	%p1, %r23, %r11;
	@%p1 bra 	BB28_8;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd6;
	cvta.to.global.u64 	%rd3, %rd4;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r3, %r17, %r16, %r18;
	mov.u32 	%r19, %nctaid.x;
	mul.lo.s32 	%r4, %r19, %r1;
	mov.u32 	%r20, %nctaid.y;
	mul.lo.s32 	%r5, %r20, %r16;

BB28_2:
	setp.ge.s32	%p2, %r3, %r12;
	mov.u32 	%r24, %r3;
	@%p2 bra 	BB28_7;

BB28_3:
	mad.lo.s32 	%r8, %r24, %r11, %r23;
	mul.wide.s32 	%rd7, %r8, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.f32 	%f1, [%rd8];
	setp.lt.s32	%p3, %r24, %r13;
	@%p3 bra 	BB28_5;
	bra.uni 	BB28_4;

BB28_5:
	add.s64 	%rd12, %rd1, %rd7;
	st.global.f32 	[%rd12], %f1;
	bra.uni 	BB28_6;

BB28_4:
	sub.s32 	%r21, %r24, %r13;
	mad.lo.s32 	%r22, %r21, %r11, %r23;
	mul.wide.s32 	%rd9, %r22, 4;
	add.s64 	%rd10, %rd2, %rd9;
	st.global.f32 	[%rd10], %f1;

BB28_6:
	add.s32 	%r24, %r5, %r24;
	setp.lt.s32	%p4, %r24, %r12;
	@%p4 bra 	BB28_3;

BB28_7:
	add.s32 	%r23, %r4, %r23;
	setp.lt.s32	%p5, %r23, %r11;
	@%p5 bra 	BB28_2;

BB28_8:
	ret;
}

	// .globl	SplitColumns
.visible .entry SplitColumns(
	.param .u64 SplitColumns_param_0,
	.param .u64 SplitColumns_param_1,
	.param .u64 SplitColumns_param_2,
	.param .u32 SplitColumns_param_3,
	.param .u32 SplitColumns_param_4,
	.param .u32 SplitColumns_param_5
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd4, [SplitColumns_param_0];
	ld.param.u64 	%rd5, [SplitColumns_param_1];
	ld.param.u64 	%rd6, [SplitColumns_param_2];
	ld.param.u32 	%r12, [SplitColumns_param_3];
	ld.param.u32 	%r13, [SplitColumns_param_4];
	ld.param.u32 	%r14, [SplitColumns_param_5];
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r25, %r15, %r1, %r16;
	setp.ge.s32	%p1, %r25, %r12;
	@%p1 bra 	BB29_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd6;
	cvta.to.global.u64 	%rd3, %rd4;
	mov.u32 	%r17, %ntid.y;
	mov.u32 	%r18, %ctaid.y;
	mov.u32 	%r19, %tid.y;
	mad.lo.s32 	%r3, %r18, %r17, %r19;
	mov.u32 	%r20, %nctaid.x;
	mul.lo.s32 	%r4, %r20, %r1;
	mov.u32 	%r21, %nctaid.y;
	mul.lo.s32 	%r5, %r21, %r17;
	sub.s32 	%r6, %r12, %r14;

BB29_2:
	setp.ge.s32	%p2, %r3, %r13;
	@%p2 bra 	BB29_8;

	sub.s32 	%r8, %r25, %r14;
	mov.u32 	%r26, %r3;

BB29_4:
	mad.lo.s32 	%r22, %r26, %r12, %r25;
	mul.wide.s32 	%rd7, %r22, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.f32 	%f1, [%rd8];
	setp.lt.s32	%p3, %r25, %r14;
	@%p3 bra 	BB29_6;
	bra.uni 	BB29_5;

BB29_6:
	mad.lo.s32 	%r24, %r26, %r14, %r25;
	mul.wide.s32 	%rd11, %r24, 4;
	add.s64 	%rd12, %rd1, %rd11;
	st.global.f32 	[%rd12], %f1;
	bra.uni 	BB29_7;

BB29_5:
	mad.lo.s32 	%r23, %r26, %r6, %r8;
	mul.wide.s32 	%rd9, %r23, 4;
	add.s64 	%rd10, %rd2, %rd9;
	st.global.f32 	[%rd10], %f1;

BB29_7:
	add.s32 	%r26, %r5, %r26;
	setp.lt.s32	%p4, %r26, %r13;
	@%p4 bra 	BB29_4;

BB29_8:
	add.s32 	%r25, %r4, %r25;
	setp.lt.s32	%p5, %r25, %r12;
	@%p5 bra 	BB29_2;

BB29_9:
	ret;
}

	// .globl	ConcatColumns
.visible .entry ConcatColumns(
	.param .u64 ConcatColumns_param_0,
	.param .u64 ConcatColumns_param_1,
	.param .u64 ConcatColumns_param_2,
	.param .u32 ConcatColumns_param_3,
	.param .u32 ConcatColumns_param_4,
	.param .u32 ConcatColumns_param_5,
	.param .u32 ConcatColumns_param_6
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd7, [ConcatColumns_param_0];
	ld.param.u64 	%rd8, [ConcatColumns_param_1];
	ld.param.u64 	%rd9, [ConcatColumns_param_2];
	ld.param.u32 	%r11, [ConcatColumns_param_3];
	ld.param.u32 	%r12, [ConcatColumns_param_4];
	ld.param.u32 	%r13, [ConcatColumns_param_5];
	ld.param.u32 	%r14, [ConcatColumns_param_6];
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r25, %r15, %r1, %r16;
	setp.ge.s32	%p1, %r25, %r11;
	@%p1 bra 	BB30_9;

	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd7;
	cvta.to.global.u64 	%rd3, %rd8;
	mov.u32 	%r17, %ntid.y;
	mov.u32 	%r18, %ctaid.y;
	mov.u32 	%r19, %tid.y;
	mad.lo.s32 	%r3, %r18, %r17, %r19;
	mov.u32 	%r20, %nctaid.x;
	mul.lo.s32 	%r4, %r20, %r1;
	mov.u32 	%r21, %nctaid.y;
	mul.lo.s32 	%r5, %r21, %r17;

BB30_2:
	setp.ge.s32	%p2, %r3, %r12;
	@%p2 bra 	BB30_8;

	sub.s32 	%r7, %r25, %r13;
	mov.u32 	%r26, %r3;

BB30_4:
	setp.lt.s32	%p3, %r25, %r13;
	@%p3 bra 	BB30_6;
	bra.uni 	BB30_5;

BB30_6:
	mad.lo.s32 	%r23, %r26, %r13, %r25;
	mul.wide.s32 	%rd11, %r23, 4;
	add.s64 	%rd14, %rd2, %rd11;
	bra.uni 	BB30_7;

BB30_5:
	mad.lo.s32 	%r22, %r26, %r14, %r7;
	mul.wide.s32 	%rd10, %r22, 4;
	add.s64 	%rd14, %rd3, %rd10;

BB30_7:
	ld.global.f32 	%f1, [%rd14];
	mad.lo.s32 	%r24, %r26, %r11, %r25;
	mul.wide.s32 	%rd12, %r24, 4;
	add.s64 	%rd13, %rd1, %rd12;
	st.global.f32 	[%rd13], %f1;
	add.s32 	%r26, %r5, %r26;
	setp.lt.s32	%p4, %r26, %r12;
	@%p4 bra 	BB30_4;

BB30_8:
	add.s32 	%r25, %r4, %r25;
	setp.lt.s32	%p5, %r25, %r11;
	@%p5 bra 	BB30_2;

BB30_9:
	ret;
}

	// .globl	ConcatRows
.visible .entry ConcatRows(
	.param .u64 ConcatRows_param_0,
	.param .u64 ConcatRows_param_1,
	.param .u64 ConcatRows_param_2,
	.param .u32 ConcatRows_param_3,
	.param .u32 ConcatRows_param_4,
	.param .u32 ConcatRows_param_5
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd7, [ConcatRows_param_0];
	ld.param.u64 	%rd8, [ConcatRows_param_1];
	ld.param.u64 	%rd9, [ConcatRows_param_2];
	ld.param.u32 	%r11, [ConcatRows_param_3];
	ld.param.u32 	%r12, [ConcatRows_param_4];
	ld.param.u32 	%r13, [ConcatRows_param_5];
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r23, %r14, %r1, %r15;
	setp.ge.s32	%p1, %r23, %r11;
	@%p1 bra 	BB31_8;

	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd7;
	cvta.to.global.u64 	%rd3, %rd8;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r3, %r17, %r16, %r18;
	mov.u32 	%r19, %nctaid.x;
	mul.lo.s32 	%r4, %r19, %r1;
	mov.u32 	%r20, %nctaid.y;
	mul.lo.s32 	%r5, %r20, %r16;

BB31_2:
	setp.ge.s32	%p2, %r3, %r12;
	mov.u32 	%r24, %r3;
	@%p2 bra 	BB31_7;

BB31_3:
	mad.lo.s32 	%r8, %r24, %r11, %r23;
	setp.lt.s32	%p3, %r24, %r13;
	@%p3 bra 	BB31_5;
	bra.uni 	BB31_4;

BB31_5:
	mul.wide.s32 	%rd11, %r8, 4;
	add.s64 	%rd14, %rd2, %rd11;
	bra.uni 	BB31_6;

BB31_4:
	sub.s32 	%r21, %r24, %r13;
	mad.lo.s32 	%r22, %r21, %r11, %r23;
	mul.wide.s32 	%rd10, %r22, 4;
	add.s64 	%rd14, %rd3, %rd10;

BB31_6:
	ld.global.f32 	%f1, [%rd14];
	mul.wide.s32 	%rd12, %r8, 4;
	add.s64 	%rd13, %rd1, %rd12;
	st.global.f32 	[%rd13], %f1;
	add.s32 	%r24, %r5, %r24;
	setp.lt.s32	%p4, %r24, %r12;
	@%p4 bra 	BB31_3;

BB31_7:
	add.s32 	%r23, %r4, %r23;
	setp.lt.s32	%p5, %r23, %r11;
	@%p5 bra 	BB31_2;

BB31_8:
	ret;
}

	// .globl	EuclideanDistance
.visible .entry EuclideanDistance(
	.param .u64 EuclideanDistance_param_0,
	.param .u64 EuclideanDistance_param_1,
	.param .u64 EuclideanDistance_param_2,
	.param .u32 EuclideanDistance_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd4, [EuclideanDistance_param_0];
	ld.param.u64 	%rd5, [EuclideanDistance_param_1];
	ld.param.u64 	%rd6, [EuclideanDistance_param_2];
	ld.param.u32 	%r6, [EuclideanDistance_param_3];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB32_3;

	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	cvta.to.global.u64 	%rd3, %rd4;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB32_2:
	mul.wide.s32 	%rd7, %r10, 4;
	add.s64 	%rd8, %rd3, %rd7;
	add.s64 	%rd9, %rd2, %rd7;
	ld.global.f32 	%f1, [%rd9];
	ld.global.f32 	%f2, [%rd8];
	sub.ftz.f32 	%f3, %f2, %f1;
	mul.ftz.f32 	%f4, %f3, %f3;
	add.s64 	%rd10, %rd1, %rd7;
	st.global.f32 	[%rd10], %f4;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB32_2;

BB32_3:
	ret;
}

	// .globl	MultiEuclideanDistance
.visible .entry MultiEuclideanDistance(
	.param .u64 MultiEuclideanDistance_param_0,
	.param .u64 MultiEuclideanDistance_param_1,
	.param .u64 MultiEuclideanDistance_param_2,
	.param .u32 MultiEuclideanDistance_param_3,
	.param .u32 MultiEuclideanDistance_param_4
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<18>;


	ld.param.u64 	%rd6, [MultiEuclideanDistance_param_0];
	ld.param.u64 	%rd7, [MultiEuclideanDistance_param_1];
	ld.param.u64 	%rd8, [MultiEuclideanDistance_param_2];
	ld.param.u32 	%r10, [MultiEuclideanDistance_param_3];
	ld.param.u32 	%r11, [MultiEuclideanDistance_param_4];
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r20, %r12, %r1, %r13;
	setp.ge.s32	%p1, %r20, %r10;
	@%p1 bra 	BB33_6;

	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd7;
	cvta.to.global.u64 	%rd3, %rd6;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r3, %r15, %r14, %r16;
	mov.u32 	%r17, %nctaid.x;
	mul.lo.s32 	%r4, %r17, %r1;
	mov.u32 	%r18, %nctaid.y;
	mul.lo.s32 	%r5, %r18, %r14;

BB33_2:
	setp.ge.s32	%p2, %r3, %r11;
	@%p2 bra 	BB33_5;

	cvt.s64.s32	%rd4, %r20;
	mul.wide.s32 	%rd9, %r20, 4;
	add.s64 	%rd5, %rd3, %rd9;
	mov.u32 	%r21, %r3;

BB33_4:
	mul.wide.s32 	%rd10, %r21, 8;
	add.s64 	%rd11, %rd2, %rd10;
	ld.global.u64 	%rd12, [%rd11];
	cvta.to.global.u64 	%rd13, %rd12;
	shl.b64 	%rd14, %rd4, 2;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.f32 	%f1, [%rd15];
	ld.global.f32 	%f2, [%rd5];
	sub.ftz.f32 	%f3, %f2, %f1;
	mul.ftz.f32 	%f4, %f3, %f3;
	mad.lo.s32 	%r19, %r21, %r10, %r20;
	mul.wide.s32 	%rd16, %r19, 4;
	add.s64 	%rd17, %rd1, %rd16;
	st.global.f32 	[%rd17], %f4;
	add.s32 	%r21, %r5, %r21;
	setp.lt.s32	%p3, %r21, %r11;
	@%p3 bra 	BB33_4;

BB33_5:
	add.s32 	%r20, %r4, %r20;
	setp.lt.s32	%p4, %r20, %r10;
	@%p4 bra 	BB33_2;

BB33_6:
	ret;
}

	// .globl	ManhattanDistance
.visible .entry ManhattanDistance(
	.param .u64 ManhattanDistance_param_0,
	.param .u64 ManhattanDistance_param_1,
	.param .u64 ManhattanDistance_param_2,
	.param .u32 ManhattanDistance_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd4, [ManhattanDistance_param_0];
	ld.param.u64 	%rd5, [ManhattanDistance_param_1];
	ld.param.u64 	%rd6, [ManhattanDistance_param_2];
	ld.param.u32 	%r6, [ManhattanDistance_param_3];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB34_3;

	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	cvta.to.global.u64 	%rd3, %rd4;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB34_2:
	mul.wide.s32 	%rd7, %r10, 4;
	add.s64 	%rd8, %rd3, %rd7;
	add.s64 	%rd9, %rd2, %rd7;
	ld.global.f32 	%f1, [%rd9];
	ld.global.f32 	%f2, [%rd8];
	sub.ftz.f32 	%f3, %f2, %f1;
	abs.ftz.f32 	%f4, %f3;
	add.s64 	%rd10, %rd1, %rd7;
	st.global.f32 	[%rd10], %f4;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB34_2;

BB34_3:
	ret;
}

	// .globl	MultiManhattanDistance
.visible .entry MultiManhattanDistance(
	.param .u64 MultiManhattanDistance_param_0,
	.param .u64 MultiManhattanDistance_param_1,
	.param .u64 MultiManhattanDistance_param_2,
	.param .u32 MultiManhattanDistance_param_3,
	.param .u32 MultiManhattanDistance_param_4
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<18>;


	ld.param.u64 	%rd6, [MultiManhattanDistance_param_0];
	ld.param.u64 	%rd7, [MultiManhattanDistance_param_1];
	ld.param.u64 	%rd8, [MultiManhattanDistance_param_2];
	ld.param.u32 	%r10, [MultiManhattanDistance_param_3];
	ld.param.u32 	%r11, [MultiManhattanDistance_param_4];
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r20, %r12, %r1, %r13;
	setp.ge.s32	%p1, %r20, %r10;
	@%p1 bra 	BB35_6;

	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd7;
	cvta.to.global.u64 	%rd3, %rd6;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r3, %r15, %r14, %r16;
	mov.u32 	%r17, %nctaid.x;
	mul.lo.s32 	%r4, %r17, %r1;
	mov.u32 	%r18, %nctaid.y;
	mul.lo.s32 	%r5, %r18, %r14;

BB35_2:
	setp.ge.s32	%p2, %r3, %r11;
	@%p2 bra 	BB35_5;

	cvt.s64.s32	%rd4, %r20;
	mul.wide.s32 	%rd9, %r20, 4;
	add.s64 	%rd5, %rd3, %rd9;
	mov.u32 	%r21, %r3;

BB35_4:
	mul.wide.s32 	%rd10, %r21, 8;
	add.s64 	%rd11, %rd2, %rd10;
	ld.global.u64 	%rd12, [%rd11];
	cvta.to.global.u64 	%rd13, %rd12;
	shl.b64 	%rd14, %rd4, 2;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.f32 	%f1, [%rd15];
	ld.global.f32 	%f2, [%rd5];
	sub.ftz.f32 	%f3, %f2, %f1;
	abs.ftz.f32 	%f4, %f3;
	mad.lo.s32 	%r19, %r21, %r10, %r20;
	mul.wide.s32 	%rd16, %r19, 4;
	add.s64 	%rd17, %rd1, %rd16;
	st.global.f32 	[%rd17], %f4;
	add.s32 	%r21, %r5, %r21;
	setp.lt.s32	%p3, %r21, %r11;
	@%p3 bra 	BB35_4;

BB35_5:
	add.s32 	%r20, %r4, %r20;
	setp.lt.s32	%p4, %r20, %r10;
	@%p4 bra 	BB35_2;

BB35_6:
	ret;
}

	// .globl	Abs
.visible .entry Abs(
	.param .u64 Abs_param_0,
	.param .u64 Abs_param_1,
	.param .u32 Abs_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [Abs_param_0];
	ld.param.u64 	%rd4, [Abs_param_1];
	ld.param.u32 	%r6, [Abs_param_2];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB36_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB36_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f1, [%rd6];
	abs.ftz.f32 	%f2, %f1;
	add.s64 	%rd7, %rd1, %rd5;
	st.global.f32 	[%rd7], %f2;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB36_2;

BB36_3:
	ret;
}

	// .globl	Log
.visible .entry Log(
	.param .u64 Log_param_0,
	.param .u64 Log_param_1,
	.param .u32 Log_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [Log_param_0];
	ld.param.u64 	%rd4, [Log_param_1];
	ld.param.u32 	%r6, [Log_param_2];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB37_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB37_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f1, [%rd6];
	lg2.approx.ftz.f32 	%f2, %f1;
	mul.ftz.f32 	%f3, %f2, 0f3F317218;
	add.s64 	%rd7, %rd1, %rd5;
	st.global.f32 	[%rd7], %f3;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB37_2;

BB37_3:
	ret;
}

	// .globl	Normalise
.visible .entry Normalise(
	.param .u64 Normalise_param_0,
	.param .u32 Normalise_param_1,
	.param .f32 Normalise_param_2,
	.param .f32 Normalise_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [Normalise_param_0];
	ld.param.u32 	%r6, [Normalise_param_1];
	ld.param.f32 	%f1, [Normalise_param_2];
	ld.param.f32 	%f2, [Normalise_param_3];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB38_3;

	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB38_2:
	mul.wide.s32 	%rd3, %r10, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.f32 	%f3, [%rd4];
	sub.ftz.f32 	%f4, %f3, %f1;
	div.approx.ftz.f32 	%f5, %f4, %f2;
	st.global.f32 	[%rd4], %f5;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB38_2;

BB38_3:
	ret;
}

	// .globl	SoftmaxVector
.visible .entry SoftmaxVector(
	.param .u64 SoftmaxVector_param_0,
	.param .u64 SoftmaxVector_param_1,
	.param .u32 SoftmaxVector_param_2,
	.param .f32 SoftmaxVector_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [SoftmaxVector_param_0];
	ld.param.u64 	%rd4, [SoftmaxVector_param_1];
	ld.param.u32 	%r6, [SoftmaxVector_param_2];
	ld.param.f32 	%f1, [SoftmaxVector_param_3];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB39_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB39_2:
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f2, [%rd6];
	sub.ftz.f32 	%f3, %f2, %f1;
	mul.ftz.f32 	%f4, %f3, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f5, %f4;
	add.s64 	%rd7, %rd1, %rd5;
	st.global.f32 	[%rd7], %f5;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB39_2;

BB39_3:
	ret;
}

	// .globl	VectorAdd
.visible .entry VectorAdd(
	.param .u64 VectorAdd_param_0,
	.param .u32 VectorAdd_param_1,
	.param .f32 VectorAdd_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [VectorAdd_param_0];
	ld.param.u32 	%r6, [VectorAdd_param_1];
	ld.param.f32 	%f1, [VectorAdd_param_2];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB40_3;

	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB40_2:
	mul.wide.s32 	%rd3, %r10, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.f32 	%f2, [%rd4];
	add.ftz.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd4], %f3;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB40_2;

BB40_3:
	ret;
}

	// .globl	VectorCopyRandom
.visible .entry VectorCopyRandom(
	.param .u64 VectorCopyRandom_param_0,
	.param .u64 VectorCopyRandom_param_1,
	.param .u64 VectorCopyRandom_param_2,
	.param .u32 VectorCopyRandom_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd4, [VectorCopyRandom_param_0];
	ld.param.u64 	%rd5, [VectorCopyRandom_param_1];
	ld.param.u64 	%rd6, [VectorCopyRandom_param_2];
	ld.param.u32 	%r6, [VectorCopyRandom_param_3];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r11, %r7, %r1, %r8;
	setp.ge.s32	%p1, %r11, %r6;
	@%p1 bra 	BB41_3;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	cvta.to.global.u64 	%rd3, %rd6;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB41_2:
	mul.wide.s32 	%rd7, %r11, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.u32 	%r10, [%rd8];
	mul.wide.s32 	%rd9, %r10, 4;
	add.s64 	%rd10, %rd2, %rd9;
	add.s64 	%rd11, %rd1, %rd7;
	ld.global.f32 	%f1, [%rd11];
	ld.global.f32 	%f2, [%rd10];
	add.ftz.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd11], %f3;
	add.s32 	%r11, %r3, %r11;
	setp.lt.s32	%p2, %r11, %r6;
	@%p2 bra 	BB41_2;

BB41_3:
	ret;
}

	// .globl	CopyToMatrixRows
.visible .entry CopyToMatrixRows(
	.param .u64 CopyToMatrixRows_param_0,
	.param .u64 CopyToMatrixRows_param_1,
	.param .u32 CopyToMatrixRows_param_2,
	.param .u32 CopyToMatrixRows_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd4, [CopyToMatrixRows_param_0];
	ld.param.u64 	%rd5, [CopyToMatrixRows_param_1];
	ld.param.u32 	%r10, [CopyToMatrixRows_param_2];
	ld.param.u32 	%r11, [CopyToMatrixRows_param_3];
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r20, %r12, %r1, %r13;
	setp.ge.s32	%p1, %r20, %r10;
	@%p1 bra 	BB42_6;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r3, %r15, %r14, %r16;
	mov.u32 	%r17, %nctaid.x;
	mul.lo.s32 	%r4, %r17, %r1;
	mov.u32 	%r18, %nctaid.y;
	mul.lo.s32 	%r5, %r18, %r14;

BB42_2:
	setp.ge.s32	%p2, %r3, %r11;
	@%p2 bra 	BB42_5;

	mul.wide.s32 	%rd6, %r20, 8;
	add.s64 	%rd3, %rd2, %rd6;
	mov.u32 	%r21, %r3;

BB42_4:
	ld.global.u64 	%rd7, [%rd3];
	cvta.to.global.u64 	%rd8, %rd7;
	mul.wide.s32 	%rd9, %r21, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f1, [%rd10];
	mad.lo.s32 	%r19, %r21, %r10, %r20;
	mul.wide.s32 	%rd11, %r19, 4;
	add.s64 	%rd12, %rd1, %rd11;
	st.global.f32 	[%rd12], %f1;
	add.s32 	%r21, %r5, %r21;
	setp.lt.s32	%p3, %r21, %r11;
	@%p3 bra 	BB42_4;

BB42_5:
	add.s32 	%r20, %r4, %r20;
	setp.lt.s32	%p4, %r20, %r10;
	@%p4 bra 	BB42_2;

BB42_6:
	ret;
}

	// .globl	CopyToMatrixColumns
.visible .entry CopyToMatrixColumns(
	.param .u64 CopyToMatrixColumns_param_0,
	.param .u64 CopyToMatrixColumns_param_1,
	.param .u32 CopyToMatrixColumns_param_2,
	.param .u32 CopyToMatrixColumns_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd4, [CopyToMatrixColumns_param_0];
	ld.param.u64 	%rd5, [CopyToMatrixColumns_param_1];
	ld.param.u32 	%r10, [CopyToMatrixColumns_param_2];
	ld.param.u32 	%r11, [CopyToMatrixColumns_param_3];
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r20, %r12, %r1, %r13;
	setp.ge.s32	%p1, %r20, %r10;
	@%p1 bra 	BB43_6;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r3, %r15, %r14, %r16;
	mov.u32 	%r17, %nctaid.x;
	mul.lo.s32 	%r4, %r17, %r1;
	mov.u32 	%r18, %nctaid.y;
	mul.lo.s32 	%r5, %r18, %r14;

BB43_2:
	setp.ge.s32	%p2, %r3, %r11;
	@%p2 bra 	BB43_5;

	cvt.s64.s32	%rd3, %r20;
	mov.u32 	%r21, %r3;

BB43_4:
	mul.wide.s32 	%rd6, %r21, 8;
	add.s64 	%rd7, %rd2, %rd6;
	ld.global.u64 	%rd8, [%rd7];
	cvta.to.global.u64 	%rd9, %rd8;
	shl.b64 	%rd10, %rd3, 2;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.f32 	%f1, [%rd11];
	mad.lo.s32 	%r19, %r21, %r10, %r20;
	mul.wide.s32 	%rd12, %r19, 4;
	add.s64 	%rd13, %rd1, %rd12;
	st.global.f32 	[%rd13], %f1;
	add.s32 	%r21, %r5, %r21;
	setp.lt.s32	%p3, %r21, %r11;
	@%p3 bra 	BB43_4;

BB43_5:
	add.s32 	%r20, %r4, %r20;
	setp.lt.s32	%p4, %r20, %r10;
	@%p4 bra 	BB43_2;

BB43_6:
	ret;
}

	// .globl	VectorSplit
.visible .entry VectorSplit(
	.param .u64 VectorSplit_param_0,
	.param .u64 VectorSplit_param_1,
	.param .u32 VectorSplit_param_2,
	.param .u32 VectorSplit_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd3, [VectorSplit_param_0];
	ld.param.u64 	%rd4, [VectorSplit_param_1];
	ld.param.u32 	%r6, [VectorSplit_param_2];
	ld.param.u32 	%r7, [VectorSplit_param_3];
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r13, %r8, %r1, %r9;
	setp.ge.s32	%p1, %r13, %r6;
	@%p1 bra 	BB44_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r10, %nctaid.x;
	mul.lo.s32 	%r3, %r10, %r1;

BB44_2:
	mul.wide.s32 	%rd5, %r13, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f1, [%rd6];
	div.s32 	%r11, %r13, %r7;
	mul.wide.s32 	%rd7, %r11, 8;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.u64 	%rd9, [%rd8];
	cvta.to.global.u64 	%rd10, %rd9;
	rem.s32 	%r12, %r13, %r7;
	mul.wide.s32 	%rd11, %r12, 4;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f32 	[%rd12], %f1;
	add.s32 	%r13, %r3, %r13;
	setp.lt.s32	%p2, %r13, %r6;
	@%p2 bra 	BB44_2;

BB44_3:
	ret;
}

	// .globl	TensorConvertToVector
.visible .entry TensorConvertToVector(
	.param .u64 TensorConvertToVector_param_0,
	.param .u64 TensorConvertToVector_param_1,
	.param .u32 TensorConvertToVector_param_2,
	.param .u32 TensorConvertToVector_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd3, [TensorConvertToVector_param_0];
	ld.param.u64 	%rd4, [TensorConvertToVector_param_1];
	ld.param.u32 	%r6, [TensorConvertToVector_param_2];
	ld.param.u32 	%r7, [TensorConvertToVector_param_3];
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r13, %r8, %r1, %r9;
	setp.ge.s32	%p1, %r13, %r7;
	@%p1 bra 	BB45_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r10, %nctaid.x;
	mul.lo.s32 	%r3, %r10, %r1;

BB45_2:
	div.s32 	%r11, %r13, %r6;
	mul.wide.s32 	%rd5, %r11, 8;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.u64 	%rd7, [%rd6];
	cvta.to.global.u64 	%rd8, %rd7;
	rem.s32 	%r12, %r13, %r6;
	mul.wide.s32 	%rd9, %r12, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f1, [%rd10];
	mul.wide.s32 	%rd11, %r13, 4;
	add.s64 	%rd12, %rd1, %rd11;
	st.global.f32 	[%rd12], %f1;
	add.s32 	%r13, %r3, %r13;
	setp.lt.s32	%p2, %r13, %r7;
	@%p2 bra 	BB45_2;

BB45_3:
	ret;
}

	// .globl	TensorConvertToMatrix
.visible .entry TensorConvertToMatrix(
	.param .u64 TensorConvertToMatrix_param_0,
	.param .u64 TensorConvertToMatrix_param_1,
	.param .u32 TensorConvertToMatrix_param_2,
	.param .u32 TensorConvertToMatrix_param_3,
	.param .u32 TensorConvertToMatrix_param_4,
	.param .u32 TensorConvertToMatrix_param_5
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd4, [TensorConvertToMatrix_param_0];
	ld.param.u64 	%rd5, [TensorConvertToMatrix_param_1];
	ld.param.u32 	%r10, [TensorConvertToMatrix_param_4];
	ld.param.u32 	%r11, [TensorConvertToMatrix_param_5];
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r20, %r12, %r1, %r13;
	setp.ge.s32	%p1, %r20, %r10;
	@%p1 bra 	BB46_6;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r3, %r15, %r14, %r16;
	mov.u32 	%r17, %nctaid.x;
	mul.lo.s32 	%r4, %r17, %r1;
	mov.u32 	%r18, %nctaid.y;
	mul.lo.s32 	%r5, %r18, %r14;

BB46_2:
	setp.ge.s32	%p2, %r3, %r11;
	@%p2 bra 	BB46_5;

	cvt.s64.s32	%rd3, %r20;
	mov.u32 	%r21, %r3;

BB46_4:
	mul.wide.s32 	%rd6, %r21, 8;
	add.s64 	%rd7, %rd2, %rd6;
	ld.global.u64 	%rd8, [%rd7];
	cvta.to.global.u64 	%rd9, %rd8;
	shl.b64 	%rd10, %rd3, 2;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.f32 	%f1, [%rd11];
	mad.lo.s32 	%r19, %r21, %r10, %r20;
	mul.wide.s32 	%rd12, %r19, 4;
	add.s64 	%rd13, %rd1, %rd12;
	st.global.f32 	[%rd13], %f1;
	add.s32 	%r21, %r5, %r21;
	setp.lt.s32	%p3, %r21, %r11;
	@%p3 bra 	BB46_4;

BB46_5:
	add.s32 	%r20, %r4, %r20;
	setp.lt.s32	%p4, %r20, %r10;
	@%p4 bra 	BB46_2;

BB46_6:
	ret;
}

	// .globl	TensorAddPadding
.visible .entry TensorAddPadding(
	.param .u32 TensorAddPadding_param_0,
	.param .u64 TensorAddPadding_param_1,
	.param .u64 TensorAddPadding_param_2,
	.param .u32 TensorAddPadding_param_3,
	.param .u32 TensorAddPadding_param_4,
	.param .u32 TensorAddPadding_param_5,
	.param .u32 TensorAddPadding_param_6,
	.param .u32 TensorAddPadding_param_7,
	.param .u32 TensorAddPadding_param_8,
	.param .u32 TensorAddPadding_param_9
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<37>;
	.reg .b64 	%rd<9>;


	ld.param.u32 	%r8, [TensorAddPadding_param_0];
	ld.param.u64 	%rd1, [TensorAddPadding_param_1];
	ld.param.u64 	%rd2, [TensorAddPadding_param_2];
	ld.param.u32 	%r9, [TensorAddPadding_param_3];
	ld.param.u32 	%r10, [TensorAddPadding_param_4];
	ld.param.u32 	%r11, [TensorAddPadding_param_5];
	ld.param.u32 	%r12, [TensorAddPadding_param_7];
	ld.param.u32 	%r13, [TensorAddPadding_param_8];
	ld.param.u32 	%r14, [TensorAddPadding_param_9];
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r36, %r16, %r15, %r17;
	setp.ge.s32	%p1, %r36, %r8;
	@%p1 bra 	BB47_5;

	mul.lo.s32 	%r22, %r10, %r9;
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd6, %rd2;

BB47_2:
	div.s32 	%r18, %r36, %r12;
	rem.s32 	%r3, %r18, %r13;
	div.s32 	%r19, %r18, %r13;
	rem.s32 	%r4, %r19, %r11;
	div.s32 	%r5, %r19, %r11;
	sub.s32 	%r20, %r12, %r14;
	rem.s32 	%r6, %r36, %r12;
	setp.lt.s32	%p2, %r6, %r20;
	setp.ge.s32	%p3, %r6, %r14;
	and.pred  	%p4, %p2, %p3;
	setp.ge.s32	%p5, %r3, %r14;
	and.pred  	%p6, %p4, %p5;
	sub.s32 	%r21, %r13, %r14;
	setp.lt.s32	%p7, %r3, %r21;
	and.pred  	%p8, %p6, %p7;
	mov.f32 	%f4, 0f00000000;
	@!%p8 bra 	BB47_4;
	bra.uni 	BB47_3;

BB47_3:
	mul.lo.s32 	%r23, %r22, %r11;
	sub.s32 	%r24, %r3, %r14;
	sub.s32 	%r25, %r6, %r14;
	mad.lo.s32 	%r26, %r24, %r9, %r25;
	mad.lo.s32 	%r27, %r4, %r22, %r26;
	mad.lo.s32 	%r28, %r23, %r5, %r27;
	mul.wide.s32 	%rd4, %r28, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f4, [%rd5];

BB47_4:
	mul.lo.s32 	%r29, %r13, %r12;
	mul.lo.s32 	%r30, %r29, %r11;
	mad.lo.s32 	%r31, %r3, %r12, %r6;
	mad.lo.s32 	%r32, %r4, %r29, %r31;
	mad.lo.s32 	%r33, %r30, %r5, %r32;
	mul.wide.s32 	%rd7, %r33, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f4;
	mov.u32 	%r35, %nctaid.x;
	mad.lo.s32 	%r36, %r35, %r15, %r36;
	setp.lt.s32	%p9, %r36, %r8;
	@%p9 bra 	BB47_2;

BB47_5:
	ret;
}

	// .globl	TensorRemovePadding
.visible .entry TensorRemovePadding(
	.param .u32 TensorRemovePadding_param_0,
	.param .u64 TensorRemovePadding_param_1,
	.param .u64 TensorRemovePadding_param_2,
	.param .u32 TensorRemovePadding_param_3,
	.param .u32 TensorRemovePadding_param_4,
	.param .u32 TensorRemovePadding_param_5,
	.param .u32 TensorRemovePadding_param_6,
	.param .u32 TensorRemovePadding_param_7,
	.param .u32 TensorRemovePadding_param_8,
	.param .u32 TensorRemovePadding_param_9
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<9>;


	ld.param.u32 	%r10, [TensorRemovePadding_param_0];
	ld.param.u64 	%rd1, [TensorRemovePadding_param_1];
	ld.param.u64 	%rd2, [TensorRemovePadding_param_2];
	ld.param.u32 	%r11, [TensorRemovePadding_param_3];
	ld.param.u32 	%r12, [TensorRemovePadding_param_4];
	ld.param.u32 	%r13, [TensorRemovePadding_param_5];
	ld.param.u32 	%r14, [TensorRemovePadding_param_7];
	ld.param.u32 	%r15, [TensorRemovePadding_param_8];
	ld.param.u32 	%r16, [TensorRemovePadding_param_9];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r37, %r17, %r1, %r18;
	setp.ge.s32	%p1, %r37, %r10;
	@%p1 bra 	BB48_5;

	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r3, %r19, %r13;
	mov.u32 	%r20, %nctaid.x;
	mul.lo.s32 	%r4, %r20, %r1;
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd6, %rd2;

BB48_2:
	div.s32 	%r6, %r37, %r11;
	rem.s32 	%r7, %r6, %r12;
	sub.s32 	%r21, %r11, %r16;
	rem.s32 	%r8, %r37, %r11;
	setp.lt.s32	%p2, %r8, %r21;
	setp.ge.s32	%p3, %r8, %r16;
	and.pred  	%p4, %p2, %p3;
	setp.ge.s32	%p5, %r7, %r16;
	and.pred  	%p6, %p4, %p5;
	sub.s32 	%r22, %r12, %r16;
	setp.lt.s32	%p7, %r7, %r22;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB48_4;
	bra.uni 	BB48_3;

BB48_3:
	div.s32 	%r23, %r6, %r12;
	rem.s32 	%r24, %r23, %r13;
	div.s32 	%r25, %r23, %r13;
	mul.lo.s32 	%r26, %r12, %r11;
	mul.lo.s32 	%r27, %r26, %r13;
	mad.lo.s32 	%r28, %r7, %r11, %r8;
	mad.lo.s32 	%r29, %r24, %r26, %r28;
	mad.lo.s32 	%r30, %r27, %r25, %r29;
	mul.wide.s32 	%rd4, %r30, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f1, [%rd5];
	sub.s32 	%r32, %r7, %r16;
	sub.s32 	%r33, %r8, %r16;
	mad.lo.s32 	%r34, %r32, %r14, %r33;
	mad.lo.s32 	%r35, %r24, %r19, %r34;
	mad.lo.s32 	%r36, %r3, %r25, %r35;
	mul.wide.s32 	%rd7, %r36, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f1;

BB48_4:
	add.s32 	%r37, %r4, %r37;
	setp.lt.s32	%p9, %r37, %r10;
	@%p9 bra 	BB48_2;

BB48_5:
	ret;
}

	// .globl	TensorIm2Col
.visible .entry TensorIm2Col(
	.param .u32 TensorIm2Col_param_0,
	.param .u64 TensorIm2Col_param_1,
	.param .u64 TensorIm2Col_param_2,
	.param .u64 TensorIm2Col_param_3,
	.param .u64 TensorIm2Col_param_4,
	.param .u32 TensorIm2Col_param_5,
	.param .u32 TensorIm2Col_param_6,
	.param .u32 TensorIm2Col_param_7,
	.param .u32 TensorIm2Col_param_8,
	.param .u32 TensorIm2Col_param_9,
	.param .u32 TensorIm2Col_param_10,
	.param .u32 TensorIm2Col_param_11,
	.param .u32 TensorIm2Col_param_12,
	.param .u32 TensorIm2Col_param_13
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<43>;
	.reg .b64 	%rd<16>;


	ld.param.u32 	%r8, [TensorIm2Col_param_0];
	ld.param.u64 	%rd2, [TensorIm2Col_param_1];
	ld.param.u64 	%rd3, [TensorIm2Col_param_2];
	ld.param.u64 	%rd4, [TensorIm2Col_param_3];
	ld.param.u64 	%rd5, [TensorIm2Col_param_4];
	ld.param.u32 	%r9, [TensorIm2Col_param_5];
	ld.param.u32 	%r10, [TensorIm2Col_param_6];
	ld.param.u32 	%r11, [TensorIm2Col_param_7];
	ld.param.u32 	%r12, [TensorIm2Col_param_9];
	ld.param.u32 	%r13, [TensorIm2Col_param_10];
	ld.param.u32 	%r14, [TensorIm2Col_param_11];
	ld.param.u32 	%r15, [TensorIm2Col_param_12];
	ld.param.u32 	%r16, [TensorIm2Col_param_13];
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r18, %ntid.x;
	mov.u32 	%r19, %tid.x;
	mad.lo.s32 	%r42, %r17, %r18, %r19;
	setp.ge.s32	%p1, %r42, %r8;
	@%p1 bra 	BB49_3;

	cvta.to.global.u64 	%rd1, %rd3;
	mul.lo.s32 	%r2, %r13, %r12;
	mul.lo.s32 	%r3, %r10, %r9;
	mul.lo.s32 	%r4, %r3, %r11;
	mov.u32 	%r21, %nctaid.x;
	mul.lo.s32 	%r5, %r21, %r18;
	cvta.to.global.u64 	%rd6, %rd4;
	cvta.to.global.u64 	%rd9, %rd5;
	cvta.to.global.u64 	%rd11, %rd2;

BB49_2:
	div.s32 	%r22, %r42, %r15;
	rem.s32 	%r23, %r22, %r16;
	div.s32 	%r24, %r22, %r16;
	rem.s32 	%r25, %r24, %r11;
	div.s32 	%r26, %r24, %r11;
	rem.s32 	%r27, %r26, %r14;
	div.s32 	%r28, %r26, %r14;
	mul.wide.s32 	%rd7, %r27, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.f32 	%f1, [%rd8];
	cvt.rzi.ftz.s32.f32	%r29, %f1;
	add.s64 	%rd10, %rd9, %rd7;
	ld.global.f32 	%f2, [%rd10];
	cvt.rzi.ftz.s32.f32	%r30, %f2;
	rem.s32 	%r31, %r42, %r15;
	mad.lo.s32 	%r32, %r25, %r15, %r31;
	mad.lo.s32 	%r33, %r32, %r16, %r23;
	mul.lo.s32 	%r34, %r25, %r3;
	mad.lo.s32 	%r35, %r4, %r28, %r34;
	add.s32 	%r36, %r29, %r31;
	add.s32 	%r37, %r30, %r23;
	mad.lo.s32 	%r38, %r36, %r9, %r37;
	add.s32 	%r39, %r35, %r38;
	mul.wide.s32 	%rd12, %r39, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.f32 	%f3, [%rd13];
	mad.lo.s32 	%r40, %r33, %r12, %r27;
	mad.lo.s32 	%r41, %r2, %r28, %r40;
	mul.wide.s32 	%rd14, %r41, 4;
	add.s64 	%rd15, %rd1, %rd14;
	st.global.f32 	[%rd15], %f3;
	add.s32 	%r42, %r5, %r42;
	setp.lt.s32	%p2, %r42, %r8;
	@%p2 bra 	BB49_2;

BB49_3:
	ret;
}

	// .globl	TensorReverseIm2Col
.visible .entry TensorReverseIm2Col(
	.param .u32 TensorReverseIm2Col_param_0,
	.param .u64 TensorReverseIm2Col_param_1,
	.param .u64 TensorReverseIm2Col_param_2,
	.param .u64 TensorReverseIm2Col_param_3,
	.param .u64 TensorReverseIm2Col_param_4,
	.param .u64 TensorReverseIm2Col_param_5,
	.param .u32 TensorReverseIm2Col_param_6,
	.param .u32 TensorReverseIm2Col_param_7,
	.param .u32 TensorReverseIm2Col_param_8,
	.param .u32 TensorReverseIm2Col_param_9,
	.param .u32 TensorReverseIm2Col_param_10,
	.param .u32 TensorReverseIm2Col_param_11,
	.param .u32 TensorReverseIm2Col_param_12,
	.param .u32 TensorReverseIm2Col_param_13,
	.param .u32 TensorReverseIm2Col_param_14,
	.param .u32 TensorReverseIm2Col_param_15,
	.param .u32 TensorReverseIm2Col_param_16
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<20>;


	ld.param.u32 	%r13, [TensorReverseIm2Col_param_0];
	ld.param.u64 	%rd6, [TensorReverseIm2Col_param_1];
	ld.param.u64 	%rd7, [TensorReverseIm2Col_param_2];
	ld.param.u64 	%rd8, [TensorReverseIm2Col_param_3];
	ld.param.u64 	%rd9, [TensorReverseIm2Col_param_4];
	ld.param.u64 	%rd10, [TensorReverseIm2Col_param_5];
	ld.param.u32 	%r14, [TensorReverseIm2Col_param_6];
	ld.param.u32 	%r15, [TensorReverseIm2Col_param_7];
	ld.param.u32 	%r16, [TensorReverseIm2Col_param_8];
	ld.param.u32 	%r17, [TensorReverseIm2Col_param_9];
	ld.param.u32 	%r18, [TensorReverseIm2Col_param_10];
	ld.param.u32 	%r19, [TensorReverseIm2Col_param_11];
	ld.param.u32 	%r20, [TensorReverseIm2Col_param_12];
	ld.param.u32 	%r21, [TensorReverseIm2Col_param_13];
	ld.param.u32 	%r22, [TensorReverseIm2Col_param_14];
	ld.param.u32 	%r23, [TensorReverseIm2Col_param_15];
	ld.param.u32 	%r24, [TensorReverseIm2Col_param_16];
	mov.u32 	%r25, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r58, %r25, %r1, %r26;
	setp.ge.s32	%p1, %r58, %r13;
	@%p1 bra 	BB50_3;

	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd7;
	cvta.to.global.u64 	%rd3, %rd6;
	cvta.to.global.u64 	%rd4, %rd10;
	cvta.to.global.u64 	%rd5, %rd9;
	mul.lo.s32 	%r3, %r15, %r14;
	mul.lo.s32 	%r4, %r3, %r16;
	mul.lo.s32 	%r5, %r20, %r19;
	mul.lo.s32 	%r6, %r5, %r24;
	mul.lo.s32 	%r27, %r22, %r17;
	mul.lo.s32 	%r28, %r27, %r23;
	mul.lo.s32 	%r7, %r28, %r24;
	mul.lo.s32 	%r8, %r23, %r22;
	mul.lo.s32 	%r9, %r8, %r24;
	mov.u32 	%r29, %nctaid.x;
	mul.lo.s32 	%r10, %r29, %r1;

BB50_2:
	div.s32 	%r30, %r58, %r24;
	rem.s32 	%r31, %r30, %r19;
	div.s32 	%r32, %r30, %r19;
	rem.s32 	%r33, %r32, %r20;
	div.s32 	%r34, %r32, %r20;
	rem.s32 	%r35, %r34, %r18;
	div.s32 	%r36, %r34, %r18;
	rem.s32 	%r37, %r36, %r16;
	div.s32 	%r38, %r36, %r16;
	mul.wide.s32 	%rd11, %r35, 4;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.f32 	%f1, [%rd12];
	cvt.rzi.ftz.s32.f32	%r39, %f1;
	add.s64 	%rd13, %rd4, %rd11;
	ld.global.f32 	%f2, [%rd13];
	cvt.rzi.ftz.s32.f32	%r40, %f2;
	mul.lo.s32 	%r41, %r3, %r37;
	mad.lo.s32 	%r42, %r4, %r38, %r41;
	rem.s32 	%r43, %r58, %r24;
	mul.lo.s32 	%r44, %r8, %r43;
	div.s32 	%r45, %r39, %r21;
	div.s32 	%r46, %r40, %r21;
	mad.lo.s32 	%r47, %r45, %r14, %r46;
	add.s32 	%r48, %r42, %r47;
	mul.wide.s32 	%rd14, %r48, 4;
	add.s64 	%rd15, %rd3, %rd14;
	mad.lo.s32 	%r49, %r31, %r20, %r33;
	add.s32 	%r50, %r39, %r31;
	add.s32 	%r51, %r40, %r33;
	mad.lo.s32 	%r52, %r50, %r22, %r51;
	mad.lo.s32 	%r53, %r5, %r43, %r49;
	mad.lo.s32 	%r54, %r6, %r37, %r53;
	mul.wide.s32 	%rd16, %r54, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.f32 	%f3, [%rd17];
	ld.global.f32 	%f4, [%rd15];
	mul.ftz.f32 	%f5, %f4, %f3;
	mad.lo.s32 	%r55, %r7, %r37, %r44;
	mad.lo.s32 	%r56, %r9, %r38, %r55;
	add.s32 	%r57, %r56, %r52;
	mul.wide.s32 	%rd18, %r57, 4;
	add.s64 	%rd19, %rd1, %rd18;
	st.global.f32 	[%rd19], %f5;
	add.s32 	%r58, %r10, %r58;
	setp.lt.s32	%p2, %r58, %r13;
	@%p2 bra 	BB50_2;

BB50_3:
	ret;
}

	// .globl	SoftmaxDerivative
.visible .entry SoftmaxDerivative(
	.param .u64 SoftmaxDerivative_param_0,
	.param .u64 SoftmaxDerivative_param_1,
	.param .u32 SoftmaxDerivative_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<10>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd5, [SoftmaxDerivative_param_0];
	ld.param.u64 	%rd4, [SoftmaxDerivative_param_1];
	ld.param.u32 	%r11, [SoftmaxDerivative_param_2];
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r19, %r12, %r1, %r13;
	setp.ge.s32	%p1, %r19, %r11;
	@%p1 bra 	BB51_9;

	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r3, %r15, %r14, %r16;
	mov.u32 	%r17, %nctaid.x;
	mul.lo.s32 	%r4, %r17, %r1;
	mov.u32 	%r18, %nctaid.y;
	mul.lo.s32 	%r5, %r18, %r14;

BB51_2:
	setp.ge.s32	%p2, %r3, %r11;
	@%p2 bra 	BB51_8;

	mul.wide.s32 	%rd6, %r19, 4;
	add.s64 	%rd3, %rd1, %rd6;
	mov.u32 	%r20, %r3;

BB51_4:
	mad.lo.s32 	%r8, %r20, %r11, %r19;
	ld.global.f32 	%f1, [%rd3];
	setp.eq.s32	%p3, %r19, %r20;
	@%p3 bra 	BB51_6;
	bra.uni 	BB51_5;

BB51_6:
	mov.f32 	%f7, 0f3F800000;
	sub.ftz.f32 	%f8, %f7, %f1;
	mul.ftz.f32 	%f9, %f1, %f8;
	bra.uni 	BB51_7;

BB51_5:
	mul.wide.s32 	%rd7, %r20, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.f32 	%f5, [%rd8];
	mul.ftz.f32 	%f6, %f1, %f5;
	neg.ftz.f32 	%f9, %f6;

BB51_7:
	mul.wide.s32 	%rd9, %r8, 4;
	add.s64 	%rd10, %rd2, %rd9;
	st.global.f32 	[%rd10], %f9;
	add.s32 	%r20, %r5, %r20;
	setp.lt.s32	%p4, %r20, %r11;
	@%p4 bra 	BB51_4;

BB51_8:
	add.s32 	%r19, %r4, %r19;
	setp.lt.s32	%p5, %r19, %r11;
	@%p5 bra 	BB51_2;

BB51_9:
	ret;
}

	// .globl	RotateInPlace
.visible .entry RotateInPlace(
	.param .u64 RotateInPlace_param_0,
	.param .u32 RotateInPlace_param_1,
	.param .u32 RotateInPlace_param_2,
	.param .u32 RotateInPlace_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [RotateInPlace_param_0];
	ld.param.u32 	%r7, [RotateInPlace_param_1];
	ld.param.u32 	%r8, [RotateInPlace_param_3];
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r16, %r9, %r1, %r10;
	setp.ge.s32	%p1, %r16, %r7;
	@%p1 bra 	BB52_3;

	cvta.to.global.u64 	%rd1, %rd2;
	add.s32 	%r3, %r8, -1;
	mov.u32 	%r11, %nctaid.x;
	mul.lo.s32 	%r4, %r11, %r1;

BB52_2:
	rem.s32 	%r12, %r16, %r8;
	sub.s32 	%r13, %r16, %r12;
	sub.s32 	%r14, %r3, %r12;
	add.s32 	%r15, %r14, %r13;
	mul.wide.s32 	%rd3, %r15, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.f32 	%f1, [%rd4];
	mul.wide.s32 	%rd5, %r16, 4;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.f32 	%f2, [%rd6];
	st.global.f32 	[%rd4], %f2;
	st.global.f32 	[%rd6], %f1;
	add.s32 	%r16, %r4, %r16;
	setp.lt.s32	%p2, %r16, %r7;
	@%p2 bra 	BB52_2;

BB52_3:
	ret;
}

	// .globl	TensorMaxPool
.visible .entry TensorMaxPool(
	.param .u32 TensorMaxPool_param_0,
	.param .u64 TensorMaxPool_param_1,
	.param .u64 TensorMaxPool_param_2,
	.param .u64 TensorMaxPool_param_3,
	.param .u32 TensorMaxPool_param_4,
	.param .u32 TensorMaxPool_param_5,
	.param .u32 TensorMaxPool_param_6,
	.param .u32 TensorMaxPool_param_7,
	.param .u32 TensorMaxPool_param_8,
	.param .u32 TensorMaxPool_param_9,
	.param .u32 TensorMaxPool_param_10,
	.param .u32 TensorMaxPool_param_11,
	.param .u32 TensorMaxPool_param_12,
	.param .u32 TensorMaxPool_param_13
)
{
	.reg .pred 	%p<63>;
	.reg .f32 	%f<68>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<38>;


	ld.param.u32 	%r92, [TensorMaxPool_param_0];
	ld.param.u64 	%rd13, [TensorMaxPool_param_1];
	ld.param.u64 	%rd14, [TensorMaxPool_param_2];
	ld.param.u64 	%rd12, [TensorMaxPool_param_3];
	ld.param.u32 	%r93, [TensorMaxPool_param_4];
	ld.param.u32 	%r94, [TensorMaxPool_param_5];
	ld.param.u32 	%r95, [TensorMaxPool_param_6];
	ld.param.u32 	%r96, [TensorMaxPool_param_8];
	ld.param.u32 	%r97, [TensorMaxPool_param_9];
	ld.param.u32 	%r98, [TensorMaxPool_param_10];
	ld.param.u32 	%r99, [TensorMaxPool_param_11];
	ld.param.u32 	%r100, [TensorMaxPool_param_12];
	ld.param.u32 	%r101, [TensorMaxPool_param_13];
	cvta.to.global.u64 	%rd1, %rd13;
	cvta.to.global.u64 	%rd2, %rd14;
	mov.u32 	%r102, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r103, %tid.x;
	mad.lo.s32 	%r170, %r102, %r1, %r103;
	setp.ge.s32	%p1, %r170, %r92;
	@%p1 bra 	BB53_33;

	mul.lo.s32 	%r3, %r94, %r93;
	mul.lo.s32 	%r4, %r3, %r95;
	mov.u32 	%r104, %nctaid.x;
	mul.lo.s32 	%r5, %r104, %r1;
	and.b32  	%r6, %r99, 3;
	setp.eq.s32	%p2, %r101, 0;
	@%p2 bra 	BB53_18;

	cvta.to.global.u64 	%rd3, %rd12;

BB53_3:
	div.s32 	%r106, %r170, %r96;
	rem.s32 	%r9, %r106, %r97;
	div.s32 	%r107, %r106, %r97;
	rem.s32 	%r10, %r107, %r95;
	div.s32 	%r108, %r107, %r95;
	rem.s32 	%r11, %r170, %r96;
	mul.lo.s32 	%r12, %r108, %r95;
	mul.lo.s32 	%r109, %r3, %r10;
	mad.lo.s32 	%r13, %r4, %r108, %r109;
	mov.f32 	%f58, 0f00000000;
	mov.u32 	%r189, -1;
	setp.lt.s32	%p3, %r98, 1;
	@%p3 bra 	BB53_17;

	mad.lo.s32 	%r114, %r12, %r3, %r109;
	mul.wide.s32 	%rd15, %r114, 4;
	add.s64 	%rd4, %rd1, %rd15;
	mul.lo.s32 	%r14, %r11, %r100;
	mul.lo.s32 	%r15, %r9, %r100;
	mov.f32 	%f58, 0f00000000;
	mov.u32 	%r189, -1;
	mov.u32 	%r171, 0;
	mov.u32 	%r188, %r171;

BB53_5:
	setp.lt.s32	%p4, %r99, 1;
	@%p4 bra 	BB53_16;

	add.s32 	%r120, %r171, %r15;
	mad.lo.s32 	%r19, %r120, %r93, %r14;
	mov.u32 	%r174, 0;
	mov.f32 	%f27, 0f00000000;
	setp.eq.s32	%p5, %r6, 0;
	@%p5 bra 	BB53_7;

	setp.eq.s32	%p6, %r6, 1;
	@%p6 bra 	BB53_12;

	setp.eq.s32	%p7, %r6, 2;
	@%p7 bra 	BB53_11;

	add.s32 	%r122, %r13, %r19;
	mul.wide.s32 	%rd16, %r122, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.f32 	%f28, [%rd17];
	setp.gt.ftz.f32	%p8, %f28, %f58;
	setp.lt.s32	%p9, %r189, 0;
	or.pred  	%p10, %p9, %p8;
	selp.f32	%f58, %f28, %f58, %p10;
	selp.b32	%r189, %r188, %r189, %p10;
	add.s32 	%r188, %r188, 1;
	mov.u32 	%r174, 1;

BB53_11:
	add.s32 	%r123, %r19, %r174;
	add.s32 	%r124, %r13, %r123;
	mul.wide.s32 	%rd18, %r124, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.f32 	%f29, [%rd19];
	setp.gt.ftz.f32	%p11, %f29, %f58;
	setp.lt.s32	%p12, %r189, 0;
	or.pred  	%p13, %p12, %p11;
	selp.f32	%f58, %f29, %f58, %p13;
	selp.b32	%r189, %r188, %r189, %p13;
	add.s32 	%r188, %r188, 1;
	add.s32 	%r174, %r174, 1;

BB53_12:
	add.s32 	%r125, %r19, %r174;
	add.s32 	%r126, %r13, %r125;
	mul.wide.s32 	%rd20, %r126, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.f32 	%f30, [%rd21];
	setp.gt.ftz.f32	%p14, %f30, %f58;
	setp.lt.s32	%p15, %r189, 0;
	or.pred  	%p16, %p15, %p14;
	selp.f32	%f55, %f30, %f58, %p16;
	selp.b32	%r182, %r188, %r189, %p16;
	add.s32 	%r181, %r188, 1;
	add.s32 	%r174, %r174, 1;
	mov.u32 	%r188, %r181;
	mov.u32 	%r189, %r182;
	mov.f32 	%f58, %f55;
	bra.uni 	BB53_13;

BB53_7:
	mov.u32 	%r181, %r188;
	mov.u32 	%r182, %r189;
	mov.f32 	%f55, %f58;
	mov.u32 	%r188, %r174;
	mov.u32 	%r189, %r174;
	mov.f32 	%f58, %f27;

BB53_13:
	setp.lt.u32	%p17, %r99, 4;
	@%p17 bra 	BB53_16;

	add.s32 	%r127, %r19, %r174;
	mul.wide.s32 	%rd22, %r127, 4;
	add.s64 	%rd36, %rd4, %rd22;
	mov.u32 	%r188, %r181;
	mov.u32 	%r189, %r182;
	mov.f32 	%f58, %f55;

BB53_15:
	ld.global.f32 	%f31, [%rd36];
	setp.gt.ftz.f32	%p18, %f31, %f58;
	setp.lt.s32	%p19, %r189, 0;
	or.pred  	%p20, %p19, %p18;
	selp.f32	%f32, %f31, %f58, %p20;
	selp.b32	%r128, %r188, %r189, %p20;
	setp.lt.s32	%p21, %r128, 0;
	ld.global.f32 	%f33, [%rd36+4];
	setp.gt.ftz.f32	%p22, %f33, %f32;
	or.pred  	%p23, %p21, %p22;
	selp.f32	%f34, %f33, %f32, %p23;
	add.s32 	%r129, %r188, 1;
	selp.b32	%r130, %r129, %r128, %p23;
	setp.lt.s32	%p24, %r130, 0;
	ld.global.f32 	%f35, [%rd36+8];
	setp.gt.ftz.f32	%p25, %f35, %f34;
	or.pred  	%p26, %p24, %p25;
	selp.f32	%f36, %f35, %f34, %p26;
	add.s32 	%r131, %r188, 2;
	selp.b32	%r132, %r131, %r130, %p26;
	setp.lt.s32	%p27, %r132, 0;
	ld.global.f32 	%f37, [%rd36+12];
	setp.gt.ftz.f32	%p28, %f37, %f36;
	or.pred  	%p29, %p27, %p28;
	selp.f32	%f58, %f37, %f36, %p29;
	add.s32 	%r133, %r188, 3;
	selp.b32	%r189, %r133, %r132, %p29;
	add.s32 	%r188, %r188, 4;
	add.s64 	%rd36, %rd36, 16;
	add.s32 	%r174, %r174, 4;
	setp.lt.s32	%p30, %r174, %r99;
	@%p30 bra 	BB53_15;

BB53_16:
	add.s32 	%r171, %r171, 1;
	setp.lt.s32	%p31, %r171, %r98;
	@%p31 bra 	BB53_5;

BB53_17:
	add.s32 	%r134, %r12, %r10;
	mul.lo.s32 	%r135, %r134, %r97;
	mad.lo.s32 	%r136, %r9, %r96, %r11;
	mad.lo.s32 	%r137, %r135, %r96, %r136;
	mul.wide.s32 	%rd23, %r137, 4;
	add.s64 	%rd24, %rd3, %rd23;
	cvt.rn.f32.s32	%f38, %r189;
	st.global.f32 	[%rd24], %f38;
	add.s64 	%rd25, %rd2, %rd23;
	st.global.f32 	[%rd25], %f58;
	add.s32 	%r170, %r5, %r170;
	setp.lt.s32	%p32, %r170, %r92;
	@%p32 bra 	BB53_3;
	bra.uni 	BB53_33;

BB53_18:
	div.s32 	%r138, %r170, %r96;
	rem.s32 	%r52, %r138, %r97;
	div.s32 	%r139, %r138, %r97;
	rem.s32 	%r53, %r139, %r95;
	div.s32 	%r140, %r139, %r95;
	rem.s32 	%r54, %r170, %r96;
	mul.lo.s32 	%r55, %r140, %r95;
	mul.lo.s32 	%r141, %r3, %r53;
	mad.lo.s32 	%r56, %r4, %r140, %r141;
	mov.f32 	%f66, 0f00000000;
	setp.lt.s32	%p33, %r98, 1;
	@%p33 bra 	BB53_32;

	mad.lo.s32 	%r146, %r55, %r3, %r141;
	mul.wide.s32 	%rd26, %r146, 4;
	add.s64 	%rd8, %rd1, %rd26;
	mul.lo.s32 	%r57, %r54, %r100;
	mul.lo.s32 	%r58, %r52, %r100;
	mov.f32 	%f66, 0f00000000;
	mov.u32 	%r210, -1;
	mov.u32 	%r192, 0;
	mov.u32 	%r209, %r192;

BB53_20:
	setp.lt.s32	%p34, %r99, 1;
	@%p34 bra 	BB53_31;

	add.s32 	%r152, %r192, %r58;
	mad.lo.s32 	%r62, %r152, %r93, %r57;
	mov.u32 	%r195, 0;
	mov.f32 	%f41, 0f00000000;
	setp.eq.s32	%p35, %r6, 0;
	@%p35 bra 	BB53_22;

	setp.eq.s32	%p36, %r6, 1;
	@%p36 bra 	BB53_27;

	setp.eq.s32	%p37, %r6, 2;
	@%p37 bra 	BB53_26;

	add.s32 	%r154, %r56, %r62;
	mul.wide.s32 	%rd27, %r154, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.f32 	%f42, [%rd28];
	setp.gt.ftz.f32	%p38, %f42, %f66;
	setp.lt.s32	%p39, %r210, 0;
	or.pred  	%p40, %p39, %p38;
	selp.f32	%f66, %f42, %f66, %p40;
	selp.b32	%r210, %r209, %r210, %p40;
	add.s32 	%r209, %r209, 1;
	mov.u32 	%r195, 1;

BB53_26:
	add.s32 	%r155, %r62, %r195;
	add.s32 	%r156, %r56, %r155;
	mul.wide.s32 	%rd29, %r156, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.f32 	%f43, [%rd30];
	setp.gt.ftz.f32	%p41, %f43, %f66;
	setp.lt.s32	%p42, %r210, 0;
	or.pred  	%p43, %p42, %p41;
	selp.f32	%f66, %f43, %f66, %p43;
	selp.b32	%r210, %r209, %r210, %p43;
	add.s32 	%r209, %r209, 1;
	add.s32 	%r195, %r195, 1;

BB53_27:
	add.s32 	%r157, %r62, %r195;
	add.s32 	%r158, %r56, %r157;
	mul.wide.s32 	%rd31, %r158, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.f32 	%f44, [%rd32];
	setp.gt.ftz.f32	%p44, %f44, %f66;
	setp.lt.s32	%p45, %r210, 0;
	or.pred  	%p46, %p45, %p44;
	selp.f32	%f63, %f44, %f66, %p46;
	selp.b32	%r203, %r209, %r210, %p46;
	add.s32 	%r202, %r209, 1;
	add.s32 	%r195, %r195, 1;
	mov.u32 	%r209, %r202;
	mov.u32 	%r210, %r203;
	mov.f32 	%f66, %f63;
	bra.uni 	BB53_28;

BB53_22:
	mov.u32 	%r202, %r209;
	mov.u32 	%r203, %r210;
	mov.f32 	%f63, %f66;
	mov.u32 	%r209, %r195;
	mov.u32 	%r210, %r195;
	mov.f32 	%f66, %f41;

BB53_28:
	setp.lt.u32	%p47, %r99, 4;
	@%p47 bra 	BB53_31;

	add.s32 	%r159, %r62, %r195;
	mul.wide.s32 	%rd33, %r159, 4;
	add.s64 	%rd37, %rd8, %rd33;
	mov.u32 	%r209, %r202;
	mov.u32 	%r210, %r203;
	mov.f32 	%f66, %f63;

BB53_30:
	ld.global.f32 	%f45, [%rd37];
	setp.gt.ftz.f32	%p48, %f45, %f66;
	setp.lt.s32	%p49, %r210, 0;
	or.pred  	%p50, %p49, %p48;
	selp.f32	%f46, %f45, %f66, %p50;
	selp.b32	%r160, %r209, %r210, %p50;
	setp.lt.s32	%p51, %r160, 0;
	ld.global.f32 	%f47, [%rd37+4];
	setp.gt.ftz.f32	%p52, %f47, %f46;
	or.pred  	%p53, %p51, %p52;
	selp.f32	%f48, %f47, %f46, %p53;
	add.s32 	%r161, %r209, 1;
	selp.b32	%r162, %r161, %r160, %p53;
	setp.lt.s32	%p54, %r162, 0;
	ld.global.f32 	%f49, [%rd37+8];
	setp.gt.ftz.f32	%p55, %f49, %f48;
	or.pred  	%p56, %p54, %p55;
	selp.f32	%f50, %f49, %f48, %p56;
	add.s32 	%r163, %r209, 2;
	selp.b32	%r164, %r163, %r162, %p56;
	setp.lt.s32	%p57, %r164, 0;
	ld.global.f32 	%f51, [%rd37+12];
	setp.gt.ftz.f32	%p58, %f51, %f50;
	or.pred  	%p59, %p57, %p58;
	selp.f32	%f66, %f51, %f50, %p59;
	add.s32 	%r165, %r209, 3;
	selp.b32	%r210, %r165, %r164, %p59;
	add.s32 	%r209, %r209, 4;
	add.s64 	%rd37, %rd37, 16;
	add.s32 	%r195, %r195, 4;
	setp.lt.s32	%p60, %r195, %r99;
	@%p60 bra 	BB53_30;

BB53_31:
	add.s32 	%r192, %r192, 1;
	setp.lt.s32	%p61, %r192, %r98;
	@%p61 bra 	BB53_20;

BB53_32:
	add.s32 	%r166, %r55, %r53;
	mul.lo.s32 	%r167, %r166, %r97;
	mad.lo.s32 	%r168, %r52, %r96, %r54;
	mad.lo.s32 	%r169, %r167, %r96, %r168;
	mul.wide.s32 	%rd34, %r169, 4;
	add.s64 	%rd35, %rd2, %rd34;
	st.global.f32 	[%rd35], %f66;
	add.s32 	%r170, %r5, %r170;
	setp.lt.s32	%p62, %r170, %r92;
	@%p62 bra 	BB53_18;

BB53_33:
	ret;
}

	// .globl	TensorReverseMaxPool
.visible .entry TensorReverseMaxPool(
	.param .u32 TensorReverseMaxPool_param_0,
	.param .u64 TensorReverseMaxPool_param_1,
	.param .u64 TensorReverseMaxPool_param_2,
	.param .u64 TensorReverseMaxPool_param_3,
	.param .u32 TensorReverseMaxPool_param_4,
	.param .u32 TensorReverseMaxPool_param_5,
	.param .u32 TensorReverseMaxPool_param_6,
	.param .u32 TensorReverseMaxPool_param_7,
	.param .u32 TensorReverseMaxPool_param_8,
	.param .u32 TensorReverseMaxPool_param_9,
	.param .u32 TensorReverseMaxPool_param_10,
	.param .u32 TensorReverseMaxPool_param_11,
	.param .u32 TensorReverseMaxPool_param_12
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<42>;
	.reg .b64 	%rd<12>;


	ld.param.u32 	%r8, [TensorReverseMaxPool_param_0];
	ld.param.u64 	%rd4, [TensorReverseMaxPool_param_1];
	ld.param.u64 	%rd5, [TensorReverseMaxPool_param_2];
	ld.param.u64 	%rd6, [TensorReverseMaxPool_param_3];
	ld.param.u32 	%r9, [TensorReverseMaxPool_param_4];
	ld.param.u32 	%r10, [TensorReverseMaxPool_param_5];
	ld.param.u32 	%r11, [TensorReverseMaxPool_param_6];
	ld.param.u32 	%r12, [TensorReverseMaxPool_param_8];
	ld.param.u32 	%r13, [TensorReverseMaxPool_param_9];
	ld.param.u32 	%r14, [TensorReverseMaxPool_param_11];
	ld.param.u32 	%r15, [TensorReverseMaxPool_param_12];
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r41, %r16, %r1, %r17;
	setp.ge.s32	%p1, %r41, %r8;
	@%p1 bra 	BB54_3;

	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	cvta.to.global.u64 	%rd3, %rd4;
	mul.lo.s32 	%r18, %r12, %r11;
	mul.lo.s32 	%r3, %r18, %r13;
	mul.lo.s32 	%r4, %r13, %r12;
	mov.u32 	%r19, %nctaid.x;
	mul.lo.s32 	%r5, %r19, %r1;

BB54_2:
	div.s32 	%r20, %r41, %r9;
	rem.s32 	%r21, %r20, %r10;
	div.s32 	%r22, %r20, %r10;
	rem.s32 	%r23, %r22, %r11;
	div.s32 	%r24, %r22, %r11;
	mad.lo.s32 	%r25, %r24, %r11, %r23;
	mul.lo.s32 	%r26, %r25, %r10;
	mul.lo.s32 	%r27, %r4, %r23;
	mad.lo.s32 	%r28, %r3, %r24, %r27;
	rem.s32 	%r29, %r41, %r9;
	mad.lo.s32 	%r30, %r21, %r9, %r29;
	mad.lo.s32 	%r31, %r26, %r9, %r30;
	mul.wide.s32 	%rd7, %r31, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd2, %rd7;
	ld.global.f32 	%f2, [%rd9];
	cvt.rzi.ftz.s32.f32	%r32, %f2;
	mov.u32 	%r33, 0;
	max.s32 	%r34, %r33, %r32;
	div.s32 	%r35, %r34, %r14;
	mad.lo.s32 	%r36, %r21, %r15, %r35;
	rem.s32 	%r37, %r34, %r14;
	mad.lo.s32 	%r38, %r29, %r15, %r37;
	mad.lo.s32 	%r39, %r36, %r12, %r38;
	add.s32 	%r40, %r28, %r39;
	mul.wide.s32 	%rd10, %r40, 4;
	add.s64 	%rd11, %rd1, %rd10;
	st.global.f32 	[%rd11], %f1;
	add.s32 	%r41, %r5, %r41;
	setp.lt.s32	%p2, %r41, %r8;
	@%p2 bra 	BB54_2;

BB54_3:
	ret;
}


