
ARD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000692c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00040068  08006ab4  08006ab4  00007ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08046b1c  08046b1c  0004805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08046b1c  08046b1c  00047b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08046b24  08046b24  0004805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08046b24  08046b24  00047b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08046b28  08046b28  00047b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08046b2c  00048000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000583c  2000005c  08046b88  0004805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005898  08046b88  00048898  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0004805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001347f  00000000  00000000  0004808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002870  00000000  00000000  0005b50b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b0  00000000  00000000  0005dd80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d07  00000000  00000000  0005ee30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027459  00000000  00000000  0005fb37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001459e  00000000  00000000  00086f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f038d  00000000  00000000  0009b52e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018b8bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004848  00000000  00000000  0018b900  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00190148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006a9c 	.word	0x08006a9c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	08006a9c 	.word	0x08006a9c

080001c8 <__aeabi_frsub>:
 80001c8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__addsf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_fsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080001d4 <__addsf3>:
 80001d4:	0042      	lsls	r2, r0, #1
 80001d6:	bf1f      	itttt	ne
 80001d8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80001dc:	ea92 0f03 	teqne	r2, r3
 80001e0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80001e4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80001e8:	d06a      	beq.n	80002c0 <__addsf3+0xec>
 80001ea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001ee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80001f2:	bfc1      	itttt	gt
 80001f4:	18d2      	addgt	r2, r2, r3
 80001f6:	4041      	eorgt	r1, r0
 80001f8:	4048      	eorgt	r0, r1
 80001fa:	4041      	eorgt	r1, r0
 80001fc:	bfb8      	it	lt
 80001fe:	425b      	neglt	r3, r3
 8000200:	2b19      	cmp	r3, #25
 8000202:	bf88      	it	hi
 8000204:	4770      	bxhi	lr
 8000206:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800020a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800020e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000212:	bf18      	it	ne
 8000214:	4240      	negne	r0, r0
 8000216:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800021a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800021e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000222:	bf18      	it	ne
 8000224:	4249      	negne	r1, r1
 8000226:	ea92 0f03 	teq	r2, r3
 800022a:	d03f      	beq.n	80002ac <__addsf3+0xd8>
 800022c:	f1a2 0201 	sub.w	r2, r2, #1
 8000230:	fa41 fc03 	asr.w	ip, r1, r3
 8000234:	eb10 000c 	adds.w	r0, r0, ip
 8000238:	f1c3 0320 	rsb	r3, r3, #32
 800023c:	fa01 f103 	lsl.w	r1, r1, r3
 8000240:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000244:	d502      	bpl.n	800024c <__addsf3+0x78>
 8000246:	4249      	negs	r1, r1
 8000248:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800024c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000250:	d313      	bcc.n	800027a <__addsf3+0xa6>
 8000252:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000256:	d306      	bcc.n	8000266 <__addsf3+0x92>
 8000258:	0840      	lsrs	r0, r0, #1
 800025a:	ea4f 0131 	mov.w	r1, r1, rrx
 800025e:	f102 0201 	add.w	r2, r2, #1
 8000262:	2afe      	cmp	r2, #254	@ 0xfe
 8000264:	d251      	bcs.n	800030a <__addsf3+0x136>
 8000266:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800026a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800026e:	bf08      	it	eq
 8000270:	f020 0001 	biceq.w	r0, r0, #1
 8000274:	ea40 0003 	orr.w	r0, r0, r3
 8000278:	4770      	bx	lr
 800027a:	0049      	lsls	r1, r1, #1
 800027c:	eb40 0000 	adc.w	r0, r0, r0
 8000280:	3a01      	subs	r2, #1
 8000282:	bf28      	it	cs
 8000284:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000288:	d2ed      	bcs.n	8000266 <__addsf3+0x92>
 800028a:	fab0 fc80 	clz	ip, r0
 800028e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000292:	ebb2 020c 	subs.w	r2, r2, ip
 8000296:	fa00 f00c 	lsl.w	r0, r0, ip
 800029a:	bfaa      	itet	ge
 800029c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002a0:	4252      	neglt	r2, r2
 80002a2:	4318      	orrge	r0, r3
 80002a4:	bfbc      	itt	lt
 80002a6:	40d0      	lsrlt	r0, r2
 80002a8:	4318      	orrlt	r0, r3
 80002aa:	4770      	bx	lr
 80002ac:	f092 0f00 	teq	r2, #0
 80002b0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80002b4:	bf06      	itte	eq
 80002b6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80002ba:	3201      	addeq	r2, #1
 80002bc:	3b01      	subne	r3, #1
 80002be:	e7b5      	b.n	800022c <__addsf3+0x58>
 80002c0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80002c4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80002c8:	bf18      	it	ne
 80002ca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002ce:	d021      	beq.n	8000314 <__addsf3+0x140>
 80002d0:	ea92 0f03 	teq	r2, r3
 80002d4:	d004      	beq.n	80002e0 <__addsf3+0x10c>
 80002d6:	f092 0f00 	teq	r2, #0
 80002da:	bf08      	it	eq
 80002dc:	4608      	moveq	r0, r1
 80002de:	4770      	bx	lr
 80002e0:	ea90 0f01 	teq	r0, r1
 80002e4:	bf1c      	itt	ne
 80002e6:	2000      	movne	r0, #0
 80002e8:	4770      	bxne	lr
 80002ea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80002ee:	d104      	bne.n	80002fa <__addsf3+0x126>
 80002f0:	0040      	lsls	r0, r0, #1
 80002f2:	bf28      	it	cs
 80002f4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002f8:	4770      	bx	lr
 80002fa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002fe:	bf3c      	itt	cc
 8000300:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000304:	4770      	bxcc	lr
 8000306:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800030a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800030e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000312:	4770      	bx	lr
 8000314:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000318:	bf16      	itet	ne
 800031a:	4608      	movne	r0, r1
 800031c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000320:	4601      	movne	r1, r0
 8000322:	0242      	lsls	r2, r0, #9
 8000324:	bf06      	itte	eq
 8000326:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800032a:	ea90 0f01 	teqeq	r0, r1
 800032e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000332:	4770      	bx	lr

08000334 <__aeabi_ui2f>:
 8000334:	f04f 0300 	mov.w	r3, #0
 8000338:	e004      	b.n	8000344 <__aeabi_i2f+0x8>
 800033a:	bf00      	nop

0800033c <__aeabi_i2f>:
 800033c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000340:	bf48      	it	mi
 8000342:	4240      	negmi	r0, r0
 8000344:	ea5f 0c00 	movs.w	ip, r0
 8000348:	bf08      	it	eq
 800034a:	4770      	bxeq	lr
 800034c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000350:	4601      	mov	r1, r0
 8000352:	f04f 0000 	mov.w	r0, #0
 8000356:	e01c      	b.n	8000392 <__aeabi_l2f+0x2a>

08000358 <__aeabi_ul2f>:
 8000358:	ea50 0201 	orrs.w	r2, r0, r1
 800035c:	bf08      	it	eq
 800035e:	4770      	bxeq	lr
 8000360:	f04f 0300 	mov.w	r3, #0
 8000364:	e00a      	b.n	800037c <__aeabi_l2f+0x14>
 8000366:	bf00      	nop

08000368 <__aeabi_l2f>:
 8000368:	ea50 0201 	orrs.w	r2, r0, r1
 800036c:	bf08      	it	eq
 800036e:	4770      	bxeq	lr
 8000370:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000374:	d502      	bpl.n	800037c <__aeabi_l2f+0x14>
 8000376:	4240      	negs	r0, r0
 8000378:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800037c:	ea5f 0c01 	movs.w	ip, r1
 8000380:	bf02      	ittt	eq
 8000382:	4684      	moveq	ip, r0
 8000384:	4601      	moveq	r1, r0
 8000386:	2000      	moveq	r0, #0
 8000388:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 800038c:	bf08      	it	eq
 800038e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000392:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000396:	fabc f28c 	clz	r2, ip
 800039a:	3a08      	subs	r2, #8
 800039c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003a0:	db10      	blt.n	80003c4 <__aeabi_l2f+0x5c>
 80003a2:	fa01 fc02 	lsl.w	ip, r1, r2
 80003a6:	4463      	add	r3, ip
 80003a8:	fa00 fc02 	lsl.w	ip, r0, r2
 80003ac:	f1c2 0220 	rsb	r2, r2, #32
 80003b0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003b4:	fa20 f202 	lsr.w	r2, r0, r2
 80003b8:	eb43 0002 	adc.w	r0, r3, r2
 80003bc:	bf08      	it	eq
 80003be:	f020 0001 	biceq.w	r0, r0, #1
 80003c2:	4770      	bx	lr
 80003c4:	f102 0220 	add.w	r2, r2, #32
 80003c8:	fa01 fc02 	lsl.w	ip, r1, r2
 80003cc:	f1c2 0220 	rsb	r2, r2, #32
 80003d0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80003d4:	fa21 f202 	lsr.w	r2, r1, r2
 80003d8:	eb43 0002 	adc.w	r0, r3, r2
 80003dc:	bf08      	it	eq
 80003de:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80003e2:	4770      	bx	lr

080003e4 <__aeabi_uldivmod>:
 80003e4:	b953      	cbnz	r3, 80003fc <__aeabi_uldivmod+0x18>
 80003e6:	b94a      	cbnz	r2, 80003fc <__aeabi_uldivmod+0x18>
 80003e8:	2900      	cmp	r1, #0
 80003ea:	bf08      	it	eq
 80003ec:	2800      	cmpeq	r0, #0
 80003ee:	bf1c      	itt	ne
 80003f0:	f04f 31ff 	movne.w	r1, #4294967295
 80003f4:	f04f 30ff 	movne.w	r0, #4294967295
 80003f8:	f000 b988 	b.w	800070c <__aeabi_idiv0>
 80003fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000400:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000404:	f000 f806 	bl	8000414 <__udivmoddi4>
 8000408:	f8dd e004 	ldr.w	lr, [sp, #4]
 800040c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000410:	b004      	add	sp, #16
 8000412:	4770      	bx	lr

08000414 <__udivmoddi4>:
 8000414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000418:	9d08      	ldr	r5, [sp, #32]
 800041a:	468e      	mov	lr, r1
 800041c:	4604      	mov	r4, r0
 800041e:	4688      	mov	r8, r1
 8000420:	2b00      	cmp	r3, #0
 8000422:	d14a      	bne.n	80004ba <__udivmoddi4+0xa6>
 8000424:	428a      	cmp	r2, r1
 8000426:	4617      	mov	r7, r2
 8000428:	d962      	bls.n	80004f0 <__udivmoddi4+0xdc>
 800042a:	fab2 f682 	clz	r6, r2
 800042e:	b14e      	cbz	r6, 8000444 <__udivmoddi4+0x30>
 8000430:	f1c6 0320 	rsb	r3, r6, #32
 8000434:	fa01 f806 	lsl.w	r8, r1, r6
 8000438:	fa20 f303 	lsr.w	r3, r0, r3
 800043c:	40b7      	lsls	r7, r6
 800043e:	ea43 0808 	orr.w	r8, r3, r8
 8000442:	40b4      	lsls	r4, r6
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000450:	0c23      	lsrs	r3, r4, #16
 8000452:	fb0e 8811 	mls	r8, lr, r1, r8
 8000456:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800045a:	fb01 f20c 	mul.w	r2, r1, ip
 800045e:	429a      	cmp	r2, r3
 8000460:	d909      	bls.n	8000476 <__udivmoddi4+0x62>
 8000462:	18fb      	adds	r3, r7, r3
 8000464:	f101 30ff 	add.w	r0, r1, #4294967295
 8000468:	f080 80ea 	bcs.w	8000640 <__udivmoddi4+0x22c>
 800046c:	429a      	cmp	r2, r3
 800046e:	f240 80e7 	bls.w	8000640 <__udivmoddi4+0x22c>
 8000472:	3902      	subs	r1, #2
 8000474:	443b      	add	r3, r7
 8000476:	1a9a      	subs	r2, r3, r2
 8000478:	b2a3      	uxth	r3, r4
 800047a:	fbb2 f0fe 	udiv	r0, r2, lr
 800047e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000486:	fb00 fc0c 	mul.w	ip, r0, ip
 800048a:	459c      	cmp	ip, r3
 800048c:	d909      	bls.n	80004a2 <__udivmoddi4+0x8e>
 800048e:	18fb      	adds	r3, r7, r3
 8000490:	f100 32ff 	add.w	r2, r0, #4294967295
 8000494:	f080 80d6 	bcs.w	8000644 <__udivmoddi4+0x230>
 8000498:	459c      	cmp	ip, r3
 800049a:	f240 80d3 	bls.w	8000644 <__udivmoddi4+0x230>
 800049e:	443b      	add	r3, r7
 80004a0:	3802      	subs	r0, #2
 80004a2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80004a6:	eba3 030c 	sub.w	r3, r3, ip
 80004aa:	2100      	movs	r1, #0
 80004ac:	b11d      	cbz	r5, 80004b6 <__udivmoddi4+0xa2>
 80004ae:	40f3      	lsrs	r3, r6
 80004b0:	2200      	movs	r2, #0
 80004b2:	e9c5 3200 	strd	r3, r2, [r5]
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d905      	bls.n	80004ca <__udivmoddi4+0xb6>
 80004be:	b10d      	cbz	r5, 80004c4 <__udivmoddi4+0xb0>
 80004c0:	e9c5 0100 	strd	r0, r1, [r5]
 80004c4:	2100      	movs	r1, #0
 80004c6:	4608      	mov	r0, r1
 80004c8:	e7f5      	b.n	80004b6 <__udivmoddi4+0xa2>
 80004ca:	fab3 f183 	clz	r1, r3
 80004ce:	2900      	cmp	r1, #0
 80004d0:	d146      	bne.n	8000560 <__udivmoddi4+0x14c>
 80004d2:	4573      	cmp	r3, lr
 80004d4:	d302      	bcc.n	80004dc <__udivmoddi4+0xc8>
 80004d6:	4282      	cmp	r2, r0
 80004d8:	f200 8105 	bhi.w	80006e6 <__udivmoddi4+0x2d2>
 80004dc:	1a84      	subs	r4, r0, r2
 80004de:	eb6e 0203 	sbc.w	r2, lr, r3
 80004e2:	2001      	movs	r0, #1
 80004e4:	4690      	mov	r8, r2
 80004e6:	2d00      	cmp	r5, #0
 80004e8:	d0e5      	beq.n	80004b6 <__udivmoddi4+0xa2>
 80004ea:	e9c5 4800 	strd	r4, r8, [r5]
 80004ee:	e7e2      	b.n	80004b6 <__udivmoddi4+0xa2>
 80004f0:	2a00      	cmp	r2, #0
 80004f2:	f000 8090 	beq.w	8000616 <__udivmoddi4+0x202>
 80004f6:	fab2 f682 	clz	r6, r2
 80004fa:	2e00      	cmp	r6, #0
 80004fc:	f040 80a4 	bne.w	8000648 <__udivmoddi4+0x234>
 8000500:	1a8a      	subs	r2, r1, r2
 8000502:	0c03      	lsrs	r3, r0, #16
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	b280      	uxth	r0, r0
 800050a:	b2bc      	uxth	r4, r7
 800050c:	2101      	movs	r1, #1
 800050e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000512:	fb0e 221c 	mls	r2, lr, ip, r2
 8000516:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800051a:	fb04 f20c 	mul.w	r2, r4, ip
 800051e:	429a      	cmp	r2, r3
 8000520:	d907      	bls.n	8000532 <__udivmoddi4+0x11e>
 8000522:	18fb      	adds	r3, r7, r3
 8000524:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000528:	d202      	bcs.n	8000530 <__udivmoddi4+0x11c>
 800052a:	429a      	cmp	r2, r3
 800052c:	f200 80e0 	bhi.w	80006f0 <__udivmoddi4+0x2dc>
 8000530:	46c4      	mov	ip, r8
 8000532:	1a9b      	subs	r3, r3, r2
 8000534:	fbb3 f2fe 	udiv	r2, r3, lr
 8000538:	fb0e 3312 	mls	r3, lr, r2, r3
 800053c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000540:	fb02 f404 	mul.w	r4, r2, r4
 8000544:	429c      	cmp	r4, r3
 8000546:	d907      	bls.n	8000558 <__udivmoddi4+0x144>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f102 30ff 	add.w	r0, r2, #4294967295
 800054e:	d202      	bcs.n	8000556 <__udivmoddi4+0x142>
 8000550:	429c      	cmp	r4, r3
 8000552:	f200 80ca 	bhi.w	80006ea <__udivmoddi4+0x2d6>
 8000556:	4602      	mov	r2, r0
 8000558:	1b1b      	subs	r3, r3, r4
 800055a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800055e:	e7a5      	b.n	80004ac <__udivmoddi4+0x98>
 8000560:	f1c1 0620 	rsb	r6, r1, #32
 8000564:	408b      	lsls	r3, r1
 8000566:	fa22 f706 	lsr.w	r7, r2, r6
 800056a:	431f      	orrs	r7, r3
 800056c:	fa0e f401 	lsl.w	r4, lr, r1
 8000570:	fa20 f306 	lsr.w	r3, r0, r6
 8000574:	fa2e fe06 	lsr.w	lr, lr, r6
 8000578:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800057c:	4323      	orrs	r3, r4
 800057e:	fa00 f801 	lsl.w	r8, r0, r1
 8000582:	fa1f fc87 	uxth.w	ip, r7
 8000586:	fbbe f0f9 	udiv	r0, lr, r9
 800058a:	0c1c      	lsrs	r4, r3, #16
 800058c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000590:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000594:	fb00 fe0c 	mul.w	lr, r0, ip
 8000598:	45a6      	cmp	lr, r4
 800059a:	fa02 f201 	lsl.w	r2, r2, r1
 800059e:	d909      	bls.n	80005b4 <__udivmoddi4+0x1a0>
 80005a0:	193c      	adds	r4, r7, r4
 80005a2:	f100 3aff 	add.w	sl, r0, #4294967295
 80005a6:	f080 809c 	bcs.w	80006e2 <__udivmoddi4+0x2ce>
 80005aa:	45a6      	cmp	lr, r4
 80005ac:	f240 8099 	bls.w	80006e2 <__udivmoddi4+0x2ce>
 80005b0:	3802      	subs	r0, #2
 80005b2:	443c      	add	r4, r7
 80005b4:	eba4 040e 	sub.w	r4, r4, lr
 80005b8:	fa1f fe83 	uxth.w	lr, r3
 80005bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80005c0:	fb09 4413 	mls	r4, r9, r3, r4
 80005c4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005c8:	fb03 fc0c 	mul.w	ip, r3, ip
 80005cc:	45a4      	cmp	ip, r4
 80005ce:	d908      	bls.n	80005e2 <__udivmoddi4+0x1ce>
 80005d0:	193c      	adds	r4, r7, r4
 80005d2:	f103 3eff 	add.w	lr, r3, #4294967295
 80005d6:	f080 8082 	bcs.w	80006de <__udivmoddi4+0x2ca>
 80005da:	45a4      	cmp	ip, r4
 80005dc:	d97f      	bls.n	80006de <__udivmoddi4+0x2ca>
 80005de:	3b02      	subs	r3, #2
 80005e0:	443c      	add	r4, r7
 80005e2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005e6:	eba4 040c 	sub.w	r4, r4, ip
 80005ea:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ee:	4564      	cmp	r4, ip
 80005f0:	4673      	mov	r3, lr
 80005f2:	46e1      	mov	r9, ip
 80005f4:	d362      	bcc.n	80006bc <__udivmoddi4+0x2a8>
 80005f6:	d05f      	beq.n	80006b8 <__udivmoddi4+0x2a4>
 80005f8:	b15d      	cbz	r5, 8000612 <__udivmoddi4+0x1fe>
 80005fa:	ebb8 0203 	subs.w	r2, r8, r3
 80005fe:	eb64 0409 	sbc.w	r4, r4, r9
 8000602:	fa04 f606 	lsl.w	r6, r4, r6
 8000606:	fa22 f301 	lsr.w	r3, r2, r1
 800060a:	431e      	orrs	r6, r3
 800060c:	40cc      	lsrs	r4, r1
 800060e:	e9c5 6400 	strd	r6, r4, [r5]
 8000612:	2100      	movs	r1, #0
 8000614:	e74f      	b.n	80004b6 <__udivmoddi4+0xa2>
 8000616:	fbb1 fcf2 	udiv	ip, r1, r2
 800061a:	0c01      	lsrs	r1, r0, #16
 800061c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000620:	b280      	uxth	r0, r0
 8000622:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000626:	463b      	mov	r3, r7
 8000628:	4638      	mov	r0, r7
 800062a:	463c      	mov	r4, r7
 800062c:	46b8      	mov	r8, r7
 800062e:	46be      	mov	lr, r7
 8000630:	2620      	movs	r6, #32
 8000632:	fbb1 f1f7 	udiv	r1, r1, r7
 8000636:	eba2 0208 	sub.w	r2, r2, r8
 800063a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800063e:	e766      	b.n	800050e <__udivmoddi4+0xfa>
 8000640:	4601      	mov	r1, r0
 8000642:	e718      	b.n	8000476 <__udivmoddi4+0x62>
 8000644:	4610      	mov	r0, r2
 8000646:	e72c      	b.n	80004a2 <__udivmoddi4+0x8e>
 8000648:	f1c6 0220 	rsb	r2, r6, #32
 800064c:	fa2e f302 	lsr.w	r3, lr, r2
 8000650:	40b7      	lsls	r7, r6
 8000652:	40b1      	lsls	r1, r6
 8000654:	fa20 f202 	lsr.w	r2, r0, r2
 8000658:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800065c:	430a      	orrs	r2, r1
 800065e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000662:	b2bc      	uxth	r4, r7
 8000664:	fb0e 3318 	mls	r3, lr, r8, r3
 8000668:	0c11      	lsrs	r1, r2, #16
 800066a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800066e:	fb08 f904 	mul.w	r9, r8, r4
 8000672:	40b0      	lsls	r0, r6
 8000674:	4589      	cmp	r9, r1
 8000676:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800067a:	b280      	uxth	r0, r0
 800067c:	d93e      	bls.n	80006fc <__udivmoddi4+0x2e8>
 800067e:	1879      	adds	r1, r7, r1
 8000680:	f108 3cff 	add.w	ip, r8, #4294967295
 8000684:	d201      	bcs.n	800068a <__udivmoddi4+0x276>
 8000686:	4589      	cmp	r9, r1
 8000688:	d81f      	bhi.n	80006ca <__udivmoddi4+0x2b6>
 800068a:	eba1 0109 	sub.w	r1, r1, r9
 800068e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000692:	fb09 f804 	mul.w	r8, r9, r4
 8000696:	fb0e 1119 	mls	r1, lr, r9, r1
 800069a:	b292      	uxth	r2, r2
 800069c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80006a0:	4542      	cmp	r2, r8
 80006a2:	d229      	bcs.n	80006f8 <__udivmoddi4+0x2e4>
 80006a4:	18ba      	adds	r2, r7, r2
 80006a6:	f109 31ff 	add.w	r1, r9, #4294967295
 80006aa:	d2c4      	bcs.n	8000636 <__udivmoddi4+0x222>
 80006ac:	4542      	cmp	r2, r8
 80006ae:	d2c2      	bcs.n	8000636 <__udivmoddi4+0x222>
 80006b0:	f1a9 0102 	sub.w	r1, r9, #2
 80006b4:	443a      	add	r2, r7
 80006b6:	e7be      	b.n	8000636 <__udivmoddi4+0x222>
 80006b8:	45f0      	cmp	r8, lr
 80006ba:	d29d      	bcs.n	80005f8 <__udivmoddi4+0x1e4>
 80006bc:	ebbe 0302 	subs.w	r3, lr, r2
 80006c0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006c4:	3801      	subs	r0, #1
 80006c6:	46e1      	mov	r9, ip
 80006c8:	e796      	b.n	80005f8 <__udivmoddi4+0x1e4>
 80006ca:	eba7 0909 	sub.w	r9, r7, r9
 80006ce:	4449      	add	r1, r9
 80006d0:	f1a8 0c02 	sub.w	ip, r8, #2
 80006d4:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d8:	fb09 f804 	mul.w	r8, r9, r4
 80006dc:	e7db      	b.n	8000696 <__udivmoddi4+0x282>
 80006de:	4673      	mov	r3, lr
 80006e0:	e77f      	b.n	80005e2 <__udivmoddi4+0x1ce>
 80006e2:	4650      	mov	r0, sl
 80006e4:	e766      	b.n	80005b4 <__udivmoddi4+0x1a0>
 80006e6:	4608      	mov	r0, r1
 80006e8:	e6fd      	b.n	80004e6 <__udivmoddi4+0xd2>
 80006ea:	443b      	add	r3, r7
 80006ec:	3a02      	subs	r2, #2
 80006ee:	e733      	b.n	8000558 <__udivmoddi4+0x144>
 80006f0:	f1ac 0c02 	sub.w	ip, ip, #2
 80006f4:	443b      	add	r3, r7
 80006f6:	e71c      	b.n	8000532 <__udivmoddi4+0x11e>
 80006f8:	4649      	mov	r1, r9
 80006fa:	e79c      	b.n	8000636 <__udivmoddi4+0x222>
 80006fc:	eba1 0109 	sub.w	r1, r1, r9
 8000700:	46c4      	mov	ip, r8
 8000702:	fbb1 f9fe 	udiv	r9, r1, lr
 8000706:	fb09 f804 	mul.w	r8, r9, r4
 800070a:	e7c4      	b.n	8000696 <__udivmoddi4+0x282>

0800070c <__aeabi_idiv0>:
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop

08000710 <createWavHeader>:
int16_t audioChunk[AUDIO_BUF/2];
uint8_t wavHeader[44];
volatile uint8_t isRecordingActive = 0;

void createWavHeader(uint8_t *header, uint32_t sampleRate, uint32_t dataSize)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b08a      	sub	sp, #40	@ 0x28
 8000714:	af00      	add	r7, sp, #0
 8000716:	60f8      	str	r0, [r7, #12]
 8000718:	60b9      	str	r1, [r7, #8]
 800071a:	607a      	str	r2, [r7, #4]
	memset(header, 0, 44);
 800071c:	222c      	movs	r2, #44	@ 0x2c
 800071e:	2100      	movs	r1, #0
 8000720:	68f8      	ldr	r0, [r7, #12]
 8000722:	f006 f958 	bl	80069d6 <memset>
	uint32_t chunkSize= 36 + dataSize;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	3324      	adds	r3, #36	@ 0x24
 800072a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t subchunk1Size= 16;
 800072c:	2310      	movs	r3, #16
 800072e:	623b      	str	r3, [r7, #32]
	uint16_t audioFormat= 1;
 8000730:	2301      	movs	r3, #1
 8000732:	83fb      	strh	r3, [r7, #30]
	uint16_t numChannels= 1;
 8000734:	2301      	movs	r3, #1
 8000736:	83bb      	strh	r3, [r7, #28]
	uint16_t bitsPerSample= 16;
 8000738:	2310      	movs	r3, #16
 800073a:	837b      	strh	r3, [r7, #26]
	uint32_t byteRate= sampleRate * numChannels * bitsPerSample / 8;
 800073c:	8bbb      	ldrh	r3, [r7, #28]
 800073e:	461a      	mov	r2, r3
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	fb02 f303 	mul.w	r3, r2, r3
 8000746:	8b7a      	ldrh	r2, [r7, #26]
 8000748:	fb02 f303 	mul.w	r3, r2, r3
 800074c:	08db      	lsrs	r3, r3, #3
 800074e:	617b      	str	r3, [r7, #20]
	uint16_t blockAlign= numChannels * bitsPerSample / 8;
 8000750:	8bbb      	ldrh	r3, [r7, #28]
 8000752:	8b7a      	ldrh	r2, [r7, #26]
 8000754:	fb02 f303 	mul.w	r3, r2, r3
 8000758:	2b00      	cmp	r3, #0
 800075a:	da00      	bge.n	800075e <createWavHeader+0x4e>
 800075c:	3307      	adds	r3, #7
 800075e:	10db      	asrs	r3, r3, #3
 8000760:	b29b      	uxth	r3, r3
 8000762:	827b      	strh	r3, [r7, #18]

	memcpy(header + 0,"RIFF", 4);
 8000764:	2204      	movs	r2, #4
 8000766:	4920      	ldr	r1, [pc, #128]	@ (80007e8 <createWavHeader+0xd8>)
 8000768:	68f8      	ldr	r0, [r7, #12]
 800076a:	f006 f967 	bl	8006a3c <memcpy>
	memcpy(header + 4,&chunkSize, 4);
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	3304      	adds	r3, #4
 8000772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000774:	601a      	str	r2, [r3, #0]
	memcpy(header + 8,"WAVE", 4);
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	3308      	adds	r3, #8
 800077a:	2204      	movs	r2, #4
 800077c:	491b      	ldr	r1, [pc, #108]	@ (80007ec <createWavHeader+0xdc>)
 800077e:	4618      	mov	r0, r3
 8000780:	f006 f95c 	bl	8006a3c <memcpy>

	memcpy(header + 12,"fmt ", 4);
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	330c      	adds	r3, #12
 8000788:	2204      	movs	r2, #4
 800078a:	4919      	ldr	r1, [pc, #100]	@ (80007f0 <createWavHeader+0xe0>)
 800078c:	4618      	mov	r0, r3
 800078e:	f006 f955 	bl	8006a3c <memcpy>
	memcpy(header + 16,&subchunk1Size, 4);
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	3310      	adds	r3, #16
 8000796:	6a3a      	ldr	r2, [r7, #32]
 8000798:	601a      	str	r2, [r3, #0]
	memcpy(header + 20,&audioFormat, 2);
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	3314      	adds	r3, #20
 800079e:	8bfa      	ldrh	r2, [r7, #30]
 80007a0:	801a      	strh	r2, [r3, #0]
	memcpy(header + 22,&numChannels, 2);
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	3316      	adds	r3, #22
 80007a6:	8bba      	ldrh	r2, [r7, #28]
 80007a8:	801a      	strh	r2, [r3, #0]
	memcpy(header + 24,&sampleRate, 4);
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	3318      	adds	r3, #24
 80007ae:	68ba      	ldr	r2, [r7, #8]
 80007b0:	601a      	str	r2, [r3, #0]
	memcpy(header + 28,&byteRate, 4);
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	331c      	adds	r3, #28
 80007b6:	697a      	ldr	r2, [r7, #20]
 80007b8:	601a      	str	r2, [r3, #0]
	memcpy(header + 32,&blockAlign, 2);
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	3320      	adds	r3, #32
 80007be:	8a7a      	ldrh	r2, [r7, #18]
 80007c0:	801a      	strh	r2, [r3, #0]
	memcpy(header + 34,&bitsPerSample, 2);
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	3322      	adds	r3, #34	@ 0x22
 80007c6:	8b7a      	ldrh	r2, [r7, #26]
 80007c8:	801a      	strh	r2, [r3, #0]

	memcpy(header + 36,"data", 4);
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	3324      	adds	r3, #36	@ 0x24
 80007ce:	2204      	movs	r2, #4
 80007d0:	4908      	ldr	r1, [pc, #32]	@ (80007f4 <createWavHeader+0xe4>)
 80007d2:	4618      	mov	r0, r3
 80007d4:	f006 f932 	bl	8006a3c <memcpy>
	memcpy(header + 40,&dataSize, 4);
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	3328      	adds	r3, #40	@ 0x28
 80007dc:	687a      	ldr	r2, [r7, #4]
 80007de:	601a      	str	r2, [r3, #0]
}
 80007e0:	bf00      	nop
 80007e2:	3728      	adds	r7, #40	@ 0x28
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	08006ab4 	.word	0x08006ab4
 80007ec:	08006abc 	.word	0x08006abc
 80007f0:	08006ac4 	.word	0x08006ac4
 80007f4:	08006acc 	.word	0x08006acc

080007f8 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:

void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *h)
{
 80007f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80007fc:	b088      	sub	sp, #32
 80007fe:	af00      	add	r7, sp, #0
 8000800:	6078      	str	r0, [r7, #4]
	uint64_t sum=0;
 8000802:	f04f 0200 	mov.w	r2, #0
 8000806:	f04f 0300 	mov.w	r3, #0
 800080a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	int16_t sample=0;
 800080e:	2300      	movs	r3, #0
 8000810:	827b      	strh	r3, [r7, #18]
	float rms=0;
 8000812:	f04f 0300 	mov.w	r3, #0
 8000816:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < AUDIO_BUF/2; i++){
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]
 800081c:	e01d      	b.n	800085a <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x62>
    	sample = (int16_t)(recBuff[i]);
 800081e:	4a40      	ldr	r2, [pc, #256]	@ (8000920 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x128>)
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000826:	827b      	strh	r3, [r7, #18]
    	audioChunk[i] = sample;
 8000828:	493e      	ldr	r1, [pc, #248]	@ (8000924 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x12c>)
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	8a7a      	ldrh	r2, [r7, #18]
 800082e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    	sum += (uint32_t) sample*sample;
 8000832:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000836:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800083a:	fb02 f303 	mul.w	r3, r2, r3
 800083e:	2200      	movs	r2, #0
 8000840:	461c      	mov	r4, r3
 8000842:	4615      	mov	r5, r2
 8000844:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000848:	eb12 0804 	adds.w	r8, r2, r4
 800084c:	eb43 0905 	adc.w	r9, r3, r5
 8000850:	e9c7 8906 	strd	r8, r9, [r7, #24]
    for (int i = 0; i < AUDIO_BUF/2; i++){
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	3301      	adds	r3, #1
 8000858:	617b      	str	r3, [r7, #20]
 800085a:	697b      	ldr	r3, [r7, #20]
 800085c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000860:	dbdd      	blt.n	800081e <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26>
    }
    rms = sqrtf(sum/(AUDIO_BUF/2));
 8000862:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000866:	f04f 0200 	mov.w	r2, #0
 800086a:	f04f 0300 	mov.w	r3, #0
 800086e:	0a42      	lsrs	r2, r0, #9
 8000870:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8000874:	0a4b      	lsrs	r3, r1, #9
 8000876:	4610      	mov	r0, r2
 8000878:	4619      	mov	r1, r3
 800087a:	f7ff fd6d 	bl	8000358 <__aeabi_ul2f>
 800087e:	4603      	mov	r3, r0
 8000880:	ee00 3a10 	vmov	s0, r3
 8000884:	f006 f8e8 	bl	8006a58 <sqrtf>
 8000888:	ed87 0a03 	vstr	s0, [r7, #12]
    if (!isRecordingActive && rms >= RMS_THRESHOLD){
 800088c:	4b26      	ldr	r3, [pc, #152]	@ (8000928 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x130>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	b2db      	uxtb	r3, r3
 8000892:	2b00      	cmp	r3, #0
 8000894:	d11e      	bne.n	80008d4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0xdc>
 8000896:	edd7 7a03 	vldr	s15, [r7, #12]
 800089a:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800092c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x134>
 800089e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008a6:	db15      	blt.n	80008d4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0xdc>
    	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 80008a8:	2201      	movs	r2, #1
 80008aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008ae:	4820      	ldr	r0, [pc, #128]	@ (8000930 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x138>)
 80008b0:	f002 f830 	bl	8002914 <HAL_GPIO_WritePin>
    	isRecordingActive = 1;
 80008b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000928 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x130>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	701a      	strb	r2, [r3, #0]
        createWavHeader(wavHeader,SAMPLE_RATE, SAMPLE_RATE * TOTAL_SECONDS * BYTES_PER_SAMPLE);
 80008ba:	4a1e      	ldr	r2, [pc, #120]	@ (8000934 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x13c>)
 80008bc:	f245 6122 	movw	r1, #22050	@ 0x5622
 80008c0:	481d      	ldr	r0, [pc, #116]	@ (8000938 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x140>)
 80008c2:	f7ff ff25 	bl	8000710 <createWavHeader>
        HAL_UART_Transmit(&huart2, wavHeader, 44, HAL_MAX_DELAY);
 80008c6:	f04f 33ff 	mov.w	r3, #4294967295
 80008ca:	222c      	movs	r2, #44	@ 0x2c
 80008cc:	491a      	ldr	r1, [pc, #104]	@ (8000938 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x140>)
 80008ce:	481b      	ldr	r0, [pc, #108]	@ (800093c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x144>)
 80008d0:	f005 fb24 	bl	8005f1c <HAL_UART_Transmit>
    }

    if (isRecordingActive) {
 80008d4:	4b14      	ldr	r3, [pc, #80]	@ (8000928 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x130>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d01b      	beq.n	8000916 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x11e>
		HAL_UART_Transmit(&huart2, (uint8_t*)audioChunk, AUDIO_BUF, HAL_MAX_DELAY);
 80008de:	f04f 33ff 	mov.w	r3, #4294967295
 80008e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008e6:	490f      	ldr	r1, [pc, #60]	@ (8000924 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x12c>)
 80008e8:	4814      	ldr	r0, [pc, #80]	@ (800093c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x144>)
 80008ea:	f005 fb17 	bl	8005f1c <HAL_UART_Transmit>
		samplesSent += (AUDIO_BUF/2);
 80008ee:	4b14      	ldr	r3, [pc, #80]	@ (8000940 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x148>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80008f6:	4a12      	ldr	r2, [pc, #72]	@ (8000940 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x148>)
 80008f8:	6013      	str	r3, [r2, #0]

		if (samplesSent >= SAMPLE_RATE * TOTAL_SECONDS){
 80008fa:	4b11      	ldr	r3, [pc, #68]	@ (8000940 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x148>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a11      	ldr	r2, [pc, #68]	@ (8000944 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x14c>)
 8000900:	4293      	cmp	r3, r2
 8000902:	d908      	bls.n	8000916 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x11e>
			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000904:	2200      	movs	r2, #0
 8000906:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800090a:	4809      	ldr	r0, [pc, #36]	@ (8000930 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x138>)
 800090c:	f002 f802 	bl	8002914 <HAL_GPIO_WritePin>
			HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 8000910:	480d      	ldr	r0, [pc, #52]	@ (8000948 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x150>)
 8000912:	f001 fad7 	bl	8001ec4 <HAL_DFSDM_FilterRegularStop_DMA>
		}
    }
}
 8000916:	bf00      	nop
 8000918:	3720      	adds	r7, #32
 800091a:	46bd      	mov	sp, r7
 800091c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000920:	20000078 	.word	0x20000078
 8000924:	2000107c 	.word	0x2000107c
 8000928:	200014a8 	.word	0x200014a8
 800092c:	467a0000 	.word	0x467a0000
 8000930:	48001000 	.word	0x48001000
 8000934:	0006baa8 	.word	0x0006baa8
 8000938:	2000147c 	.word	0x2000147c
 800093c:	200056a4 	.word	0x200056a4
 8000940:	20001078 	.word	0x20001078
 8000944:	00035d53 	.word	0x00035d53
 8000948:	200054b0 	.word	0x200054b0

0800094c <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *h)
{
 800094c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000950:	b088      	sub	sp, #32
 8000952:	af00      	add	r7, sp, #0
 8000954:	6078      	str	r0, [r7, #4]
	uint64_t sum=0;
 8000956:	f04f 0200 	mov.w	r2, #0
 800095a:	f04f 0300 	mov.w	r3, #0
 800095e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	int16_t sample=0;
 8000962:	2300      	movs	r3, #0
 8000964:	827b      	strh	r3, [r7, #18]
	float rms=0;
 8000966:	f04f 0300 	mov.w	r3, #0
 800096a:	60fb      	str	r3, [r7, #12]
    for (int i = AUDIO_BUF/2; i < AUDIO_BUF; i++){
 800096c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000970:	617b      	str	r3, [r7, #20]
 8000972:	e01f      	b.n	80009b4 <HAL_DFSDM_FilterRegConvCpltCallback+0x68>
    	sample = (int16_t)(recBuff[i]);
 8000974:	4a41      	ldr	r2, [pc, #260]	@ (8000a7c <HAL_DFSDM_FilterRegConvCpltCallback+0x130>)
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800097c:	827b      	strh	r3, [r7, #18]
    	audioChunk[i - AUDIO_BUF/2] = sample;
 800097e:	697b      	ldr	r3, [r7, #20]
 8000980:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8000984:	493e      	ldr	r1, [pc, #248]	@ (8000a80 <HAL_DFSDM_FilterRegConvCpltCallback+0x134>)
 8000986:	8a7a      	ldrh	r2, [r7, #18]
 8000988:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    	sum += (uint32_t) sample*sample;
 800098c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000990:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000994:	fb02 f303 	mul.w	r3, r2, r3
 8000998:	2200      	movs	r2, #0
 800099a:	461c      	mov	r4, r3
 800099c:	4615      	mov	r5, r2
 800099e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80009a2:	eb12 0804 	adds.w	r8, r2, r4
 80009a6:	eb43 0905 	adc.w	r9, r3, r5
 80009aa:	e9c7 8906 	strd	r8, r9, [r7, #24]
    for (int i = AUDIO_BUF/2; i < AUDIO_BUF; i++){
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	3301      	adds	r3, #1
 80009b2:	617b      	str	r3, [r7, #20]
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80009ba:	dbdb      	blt.n	8000974 <HAL_DFSDM_FilterRegConvCpltCallback+0x28>
	}
    rms = sqrtf(sum/(AUDIO_BUF/2));
 80009bc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80009c0:	f04f 0200 	mov.w	r2, #0
 80009c4:	f04f 0300 	mov.w	r3, #0
 80009c8:	0a42      	lsrs	r2, r0, #9
 80009ca:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 80009ce:	0a4b      	lsrs	r3, r1, #9
 80009d0:	4610      	mov	r0, r2
 80009d2:	4619      	mov	r1, r3
 80009d4:	f7ff fcc0 	bl	8000358 <__aeabi_ul2f>
 80009d8:	4603      	mov	r3, r0
 80009da:	ee00 3a10 	vmov	s0, r3
 80009de:	f006 f83b 	bl	8006a58 <sqrtf>
 80009e2:	ed87 0a03 	vstr	s0, [r7, #12]
    if (!isRecordingActive && rms >= RMS_THRESHOLD){
 80009e6:	4b27      	ldr	r3, [pc, #156]	@ (8000a84 <HAL_DFSDM_FilterRegConvCpltCallback+0x138>)
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d11e      	bne.n	8000a2e <HAL_DFSDM_FilterRegConvCpltCallback+0xe2>
 80009f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80009f4:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8000a88 <HAL_DFSDM_FilterRegConvCpltCallback+0x13c>
 80009f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a00:	db15      	blt.n	8000a2e <HAL_DFSDM_FilterRegConvCpltCallback+0xe2>
        HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a08:	4820      	ldr	r0, [pc, #128]	@ (8000a8c <HAL_DFSDM_FilterRegConvCpltCallback+0x140>)
 8000a0a:	f001 ff83 	bl	8002914 <HAL_GPIO_WritePin>
        isRecordingActive = 1;
 8000a0e:	4b1d      	ldr	r3, [pc, #116]	@ (8000a84 <HAL_DFSDM_FilterRegConvCpltCallback+0x138>)
 8000a10:	2201      	movs	r2, #1
 8000a12:	701a      	strb	r2, [r3, #0]
        createWavHeader(wavHeader,SAMPLE_RATE, SAMPLE_RATE * TOTAL_SECONDS * BYTES_PER_SAMPLE);
 8000a14:	4a1e      	ldr	r2, [pc, #120]	@ (8000a90 <HAL_DFSDM_FilterRegConvCpltCallback+0x144>)
 8000a16:	f245 6122 	movw	r1, #22050	@ 0x5622
 8000a1a:	481e      	ldr	r0, [pc, #120]	@ (8000a94 <HAL_DFSDM_FilterRegConvCpltCallback+0x148>)
 8000a1c:	f7ff fe78 	bl	8000710 <createWavHeader>
        HAL_UART_Transmit(&huart2, wavHeader, 44, HAL_MAX_DELAY);
 8000a20:	f04f 33ff 	mov.w	r3, #4294967295
 8000a24:	222c      	movs	r2, #44	@ 0x2c
 8000a26:	491b      	ldr	r1, [pc, #108]	@ (8000a94 <HAL_DFSDM_FilterRegConvCpltCallback+0x148>)
 8000a28:	481b      	ldr	r0, [pc, #108]	@ (8000a98 <HAL_DFSDM_FilterRegConvCpltCallback+0x14c>)
 8000a2a:	f005 fa77 	bl	8005f1c <HAL_UART_Transmit>
    }

    if (isRecordingActive){
 8000a2e:	4b15      	ldr	r3, [pc, #84]	@ (8000a84 <HAL_DFSDM_FilterRegConvCpltCallback+0x138>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d01b      	beq.n	8000a70 <HAL_DFSDM_FilterRegConvCpltCallback+0x124>
		HAL_UART_Transmit(&huart2, (uint8_t*)audioChunk, AUDIO_BUF, HAL_MAX_DELAY);
 8000a38:	f04f 33ff 	mov.w	r3, #4294967295
 8000a3c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a40:	490f      	ldr	r1, [pc, #60]	@ (8000a80 <HAL_DFSDM_FilterRegConvCpltCallback+0x134>)
 8000a42:	4815      	ldr	r0, [pc, #84]	@ (8000a98 <HAL_DFSDM_FilterRegConvCpltCallback+0x14c>)
 8000a44:	f005 fa6a 	bl	8005f1c <HAL_UART_Transmit>
		samplesSent += (AUDIO_BUF/2);
 8000a48:	4b14      	ldr	r3, [pc, #80]	@ (8000a9c <HAL_DFSDM_FilterRegConvCpltCallback+0x150>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000a50:	4a12      	ldr	r2, [pc, #72]	@ (8000a9c <HAL_DFSDM_FilterRegConvCpltCallback+0x150>)
 8000a52:	6013      	str	r3, [r2, #0]

		if (samplesSent >= SAMPLE_RATE * TOTAL_SECONDS){
 8000a54:	4b11      	ldr	r3, [pc, #68]	@ (8000a9c <HAL_DFSDM_FilterRegConvCpltCallback+0x150>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a11      	ldr	r2, [pc, #68]	@ (8000aa0 <HAL_DFSDM_FilterRegConvCpltCallback+0x154>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d908      	bls.n	8000a70 <HAL_DFSDM_FilterRegConvCpltCallback+0x124>
			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a64:	4809      	ldr	r0, [pc, #36]	@ (8000a8c <HAL_DFSDM_FilterRegConvCpltCallback+0x140>)
 8000a66:	f001 ff55 	bl	8002914 <HAL_GPIO_WritePin>
			HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 8000a6a:	480e      	ldr	r0, [pc, #56]	@ (8000aa4 <HAL_DFSDM_FilterRegConvCpltCallback+0x158>)
 8000a6c:	f001 fa2a 	bl	8001ec4 <HAL_DFSDM_FilterRegularStop_DMA>
		}
    }
}
 8000a70:	bf00      	nop
 8000a72:	3720      	adds	r7, #32
 8000a74:	46bd      	mov	sp, r7
 8000a76:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000a7a:	bf00      	nop
 8000a7c:	20000078 	.word	0x20000078
 8000a80:	2000107c 	.word	0x2000107c
 8000a84:	200014a8 	.word	0x200014a8
 8000a88:	467a0000 	.word	0x467a0000
 8000a8c:	48001000 	.word	0x48001000
 8000a90:	0006baa8 	.word	0x0006baa8
 8000a94:	2000147c 	.word	0x2000147c
 8000a98:	200056a4 	.word	0x200056a4
 8000a9c:	20001078 	.word	0x20001078
 8000aa0:	00035d53 	.word	0x00035d53
 8000aa4:	200054b0 	.word	0x200054b0

08000aa8 <cs43l22_write>:
#include"c22.h"
void cs43l22_write(I2C_HandleTypeDef *hi2c,uint8_t reg, uint8_t value)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b086      	sub	sp, #24
 8000aac:	af04      	add	r7, sp, #16
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	460b      	mov	r3, r1
 8000ab2:	70fb      	strb	r3, [r7, #3]
 8000ab4:	4613      	mov	r3, r2
 8000ab6:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(hi2c, AUDIO_I2C_ADDR, reg, 1, &value, sizeof(value), HAL_MAX_DELAY);
 8000ab8:	78fb      	ldrb	r3, [r7, #3]
 8000aba:	b29a      	uxth	r2, r3
 8000abc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ac0:	9302      	str	r3, [sp, #8]
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	9301      	str	r3, [sp, #4]
 8000ac6:	1cbb      	adds	r3, r7, #2
 8000ac8:	9300      	str	r3, [sp, #0]
 8000aca:	2301      	movs	r3, #1
 8000acc:	2194      	movs	r1, #148	@ 0x94
 8000ace:	6878      	ldr	r0, [r7, #4]
 8000ad0:	f001 ffd4 	bl	8002a7c <HAL_I2C_Mem_Write>
}
 8000ad4:	bf00      	nop
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}

08000adc <cs43l22_init>:
void cs43l22_init(I2C_HandleTypeDef *hi2c)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(AUDIO_RST_GPIO_Port, AUDIO_RST_Pin, GPIO_PIN_SET);
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	2108      	movs	r1, #8
 8000ae8:	480a      	ldr	r0, [pc, #40]	@ (8000b14 <cs43l22_init+0x38>)
 8000aea:	f001 ff13 	bl	8002914 <HAL_GPIO_WritePin>

	cs43l22_write(hi2c,0x04, 0xaf);
 8000aee:	22af      	movs	r2, #175	@ 0xaf
 8000af0:	2104      	movs	r1, #4
 8000af2:	6878      	ldr	r0, [r7, #4]
 8000af4:	f7ff ffd8 	bl	8000aa8 <cs43l22_write>
	cs43l22_write(hi2c,0x06, 0x07);
 8000af8:	2207      	movs	r2, #7
 8000afa:	2106      	movs	r1, #6
 8000afc:	6878      	ldr	r0, [r7, #4]
 8000afe:	f7ff ffd3 	bl	8000aa8 <cs43l22_write>
	cs43l22_write(hi2c,0x02, 0x9e);
 8000b02:	229e      	movs	r2, #158	@ 0x9e
 8000b04:	2102      	movs	r1, #2
 8000b06:	6878      	ldr	r0, [r7, #4]
 8000b08:	f7ff ffce 	bl	8000aa8 <cs43l22_write>
}
 8000b0c:	bf00      	nop
 8000b0e:	3708      	adds	r7, #8
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	48001000 	.word	0x48001000

08000b18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b1e:	f000 fdc4 	bl	80016aa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b22:	f000 f843 	bl	8000bac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b26:	f000 f9d1 	bl	8000ecc <MX_GPIO_Init>
  MX_DMA_Init();
 8000b2a:	f000 f99d 	bl	8000e68 <MX_DMA_Init>
  MX_DFSDM1_Init();
 8000b2e:	f000 f88f 	bl	8000c50 <MX_DFSDM1_Init>
  MX_USART2_UART_Init();
 8000b32:	f000 f969 	bl	8000e08 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000b36:	f000 f8f1 	bl	8000d1c <MX_I2C1_Init>
  MX_SAI1_Init();
 8000b3a:	f000 f92f 	bl	8000d9c <MX_SAI1_Init>
  /* USER CODE BEGIN 2 */
  uint8_t prezentacja=2;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  if (prezentacja==1){
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d114      	bne.n	8000b72 <main+0x5a>
	  memset(audio_data, 0, sizeof(audio_data));
 8000b48:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4811      	ldr	r0, [pc, #68]	@ (8000b94 <main+0x7c>)
 8000b50:	f005 ff41 	bl	80069d6 <memset>
	  cs43l22_init(&hi2c1);
 8000b54:	4810      	ldr	r0, [pc, #64]	@ (8000b98 <main+0x80>)
 8000b56:	f7ff ffc1 	bl	8000adc <cs43l22_init>
	  HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t*)audio_data, 2 * BUFFER_SIZE);
 8000b5a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b5e:	490d      	ldr	r1, [pc, #52]	@ (8000b94 <main+0x7c>)
 8000b60:	480e      	ldr	r0, [pc, #56]	@ (8000b9c <main+0x84>)
 8000b62:	f004 fec7 	bl	80058f4 <HAL_SAI_Transmit_DMA>
	  HAL_Delay(50);
 8000b66:	2032      	movs	r0, #50	@ 0x32
 8000b68:	f000 fe14 	bl	8001794 <HAL_Delay>
	  g_wav_data_index = 0;
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba0 <main+0x88>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
  }
  if (prezentacja==2){
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	2b02      	cmp	r3, #2
 8000b76:	d10a      	bne.n	8000b8e <main+0x76>
	  HAL_Delay(500);
 8000b78:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b7c:	f000 fe0a 	bl	8001794 <HAL_Delay>
	  HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, (int32_t *)recBuff, AUDIO_BUF);
 8000b80:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b84:	4907      	ldr	r1, [pc, #28]	@ (8000ba4 <main+0x8c>)
 8000b86:	4808      	ldr	r0, [pc, #32]	@ (8000ba8 <main+0x90>)
 8000b88:	f001 f91a 	bl	8001dc0 <HAL_DFSDM_FilterRegularStart_DMA>
  }
  while (1)
 8000b8c:	bf00      	nop
 8000b8e:	bf00      	nop
 8000b90:	e7fd      	b.n	8000b8e <main+0x76>
 8000b92:	bf00      	nop
 8000b94:	200014ac 	.word	0x200014ac
 8000b98:	20005584 	.word	0x20005584
 8000b9c:	200055d8 	.word	0x200055d8
 8000ba0:	200054ac 	.word	0x200054ac
 8000ba4:	20000078 	.word	0x20000078
 8000ba8:	200054b0 	.word	0x200054b0

08000bac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b096      	sub	sp, #88	@ 0x58
 8000bb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bb2:	f107 0314 	add.w	r3, r7, #20
 8000bb6:	2244      	movs	r2, #68	@ 0x44
 8000bb8:	2100      	movs	r1, #0
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f005 ff0b 	bl	80069d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc0:	463b      	mov	r3, r7
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	609a      	str	r2, [r3, #8]
 8000bca:	60da      	str	r2, [r3, #12]
 8000bcc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000bce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000bd2:	f002 fb7b 	bl	80032cc <HAL_PWREx_ControlVoltageScaling>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000bdc:	f000 fa4c 	bl	8001078 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000be0:	2310      	movs	r3, #16
 8000be2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000be4:	2301      	movs	r3, #1
 8000be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000be8:	2300      	movs	r3, #0
 8000bea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000bec:	2360      	movs	r3, #96	@ 0x60
 8000bee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000bfc:	2328      	movs	r3, #40	@ 0x28
 8000bfe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c00:	2307      	movs	r3, #7
 8000c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c04:	2302      	movs	r3, #2
 8000c06:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000c08:	2304      	movs	r3, #4
 8000c0a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c0c:	f107 0314 	add.w	r3, r7, #20
 8000c10:	4618      	mov	r0, r3
 8000c12:	f002 fbb1 	bl	8003378 <HAL_RCC_OscConfig>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000c1c:	f000 fa2c 	bl	8001078 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c20:	230f      	movs	r3, #15
 8000c22:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c24:	2303      	movs	r3, #3
 8000c26:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c30:	2300      	movs	r3, #0
 8000c32:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c34:	463b      	mov	r3, r7
 8000c36:	2102      	movs	r1, #2
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f002 ff79 	bl	8003b30 <HAL_RCC_ClockConfig>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000c44:	f000 fa18 	bl	8001078 <Error_Handler>
  }
}
 8000c48:	bf00      	nop
 8000c4a:	3758      	adds	r7, #88	@ 0x58
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}

08000c50 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8000c54:	4b2c      	ldr	r3, [pc, #176]	@ (8000d08 <MX_DFSDM1_Init+0xb8>)
 8000c56:	4a2d      	ldr	r2, [pc, #180]	@ (8000d0c <MX_DFSDM1_Init+0xbc>)
 8000c58:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8000c5a:	4b2b      	ldr	r3, [pc, #172]	@ (8000d08 <MX_DFSDM1_Init+0xb8>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8000c60:	4b29      	ldr	r3, [pc, #164]	@ (8000d08 <MX_DFSDM1_Init+0xb8>)
 8000c62:	2201      	movs	r2, #1
 8000c64:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8000c66:	4b28      	ldr	r3, [pc, #160]	@ (8000d08 <MX_DFSDM1_Init+0xb8>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8000c6c:	4b26      	ldr	r3, [pc, #152]	@ (8000d08 <MX_DFSDM1_Init+0xb8>)
 8000c6e:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8000c72:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 90;
 8000c74:	4b24      	ldr	r3, [pc, #144]	@ (8000d08 <MX_DFSDM1_Init+0xb8>)
 8000c76:	225a      	movs	r2, #90	@ 0x5a
 8000c78:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8000c7a:	4b23      	ldr	r3, [pc, #140]	@ (8000d08 <MX_DFSDM1_Init+0xb8>)
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8000c80:	4821      	ldr	r0, [pc, #132]	@ (8000d08 <MX_DFSDM1_Init+0xb8>)
 8000c82:	f000 ff7d 	bl	8001b80 <HAL_DFSDM_FilterInit>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 8000c8c:	f000 f9f4 	bl	8001078 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8000c90:	4b1f      	ldr	r3, [pc, #124]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000c92:	4a20      	ldr	r2, [pc, #128]	@ (8000d14 <MX_DFSDM1_Init+0xc4>)
 8000c94:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8000c96:	4b1e      	ldr	r3, [pc, #120]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000c98:	2201      	movs	r2, #1
 8000c9a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000c9c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 20;
 8000ca2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000ca4:	2214      	movs	r2, #20
 8000ca6:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000ca8:	4b19      	ldr	r3, [pc, #100]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000cae:	4b18      	ldr	r3, [pc, #96]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000cb4:	4b16      	ldr	r3, [pc, #88]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000cba:	4b15      	ldr	r3, [pc, #84]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000cc0:	4b13      	ldr	r3, [pc, #76]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000cc2:	2204      	movs	r2, #4
 8000cc4:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000cc6:	4b12      	ldr	r3, [pc, #72]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000ccc:	4b10      	ldr	r3, [pc, #64]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8000cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x08;
 8000cd8:	4b0d      	ldr	r3, [pc, #52]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000cda:	2208      	movs	r2, #8
 8000cdc:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8000cde:	480c      	ldr	r0, [pc, #48]	@ (8000d10 <MX_DFSDM1_Init+0xc0>)
 8000ce0:	f000 fe8e 	bl	8001a00 <HAL_DFSDM_ChannelInit>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <MX_DFSDM1_Init+0x9e>
  {
    Error_Handler();
 8000cea:	f000 f9c5 	bl	8001078 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8000cee:	2201      	movs	r2, #1
 8000cf0:	4909      	ldr	r1, [pc, #36]	@ (8000d18 <MX_DFSDM1_Init+0xc8>)
 8000cf2:	4805      	ldr	r0, [pc, #20]	@ (8000d08 <MX_DFSDM1_Init+0xb8>)
 8000cf4:	f001 f81e 	bl	8001d34 <HAL_DFSDM_FilterConfigRegChannel>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <MX_DFSDM1_Init+0xb2>
  {
    Error_Handler();
 8000cfe:	f000 f9bb 	bl	8001078 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000d02:	bf00      	nop
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	200054b0 	.word	0x200054b0
 8000d0c:	40016100 	.word	0x40016100
 8000d10:	20005504 	.word	0x20005504
 8000d14:	40016040 	.word	0x40016040
 8000d18:	00020004 	.word	0x00020004

08000d1c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d20:	4b1b      	ldr	r3, [pc, #108]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d22:	4a1c      	ldr	r2, [pc, #112]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00D09BE3;
 8000d26:	4b1a      	ldr	r3, [pc, #104]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d28:	4a1b      	ldr	r2, [pc, #108]	@ (8000d98 <MX_I2C1_Init+0x7c>)
 8000d2a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d2c:	4b18      	ldr	r3, [pc, #96]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d32:	4b17      	ldr	r3, [pc, #92]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d38:	4b15      	ldr	r3, [pc, #84]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d3e:	4b14      	ldr	r3, [pc, #80]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d44:	4b12      	ldr	r3, [pc, #72]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d4a:	4b11      	ldr	r3, [pc, #68]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d50:	4b0f      	ldr	r3, [pc, #60]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d56:	480e      	ldr	r0, [pc, #56]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d58:	f001 fdf4 	bl	8002944 <HAL_I2C_Init>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d62:	f000 f989 	bl	8001078 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d66:	2100      	movs	r1, #0
 8000d68:	4809      	ldr	r0, [pc, #36]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d6a:	f002 fa09 	bl	8003180 <HAL_I2CEx_ConfigAnalogFilter>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d74:	f000 f980 	bl	8001078 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4805      	ldr	r0, [pc, #20]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d7c:	f002 fa4b 	bl	8003216 <HAL_I2CEx_ConfigDigitalFilter>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d86:	f000 f977 	bl	8001078 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d8a:	bf00      	nop
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	20005584 	.word	0x20005584
 8000d94:	40005400 	.word	0x40005400
 8000d98:	00d09be3 	.word	0x00d09be3

08000d9c <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000da0:	4b17      	ldr	r3, [pc, #92]	@ (8000e00 <MX_SAI1_Init+0x64>)
 8000da2:	4a18      	ldr	r2, [pc, #96]	@ (8000e04 <MX_SAI1_Init+0x68>)
 8000da4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000da6:	4b16      	ldr	r3, [pc, #88]	@ (8000e00 <MX_SAI1_Init+0x64>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000dac:	4b14      	ldr	r3, [pc, #80]	@ (8000e00 <MX_SAI1_Init+0x64>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000db2:	4b13      	ldr	r3, [pc, #76]	@ (8000e00 <MX_SAI1_Init+0x64>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000db8:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <MX_SAI1_Init+0x64>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <MX_SAI1_Init+0x64>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_22K;
 8000dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e00 <MX_SAI1_Init+0x64>)
 8000dc6:	f245 6222 	movw	r2, #22050	@ 0x5622
 8000dca:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e00 <MX_SAI1_Init+0x64>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e00 <MX_SAI1_Init+0x64>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000dd8:	4b09      	ldr	r3, [pc, #36]	@ (8000e00 <MX_SAI1_Init+0x64>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000dde:	4b08      	ldr	r3, [pc, #32]	@ (8000e00 <MX_SAI1_Init+0x64>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000de4:	2302      	movs	r3, #2
 8000de6:	2200      	movs	r2, #0
 8000de8:	2100      	movs	r1, #0
 8000dea:	4805      	ldr	r0, [pc, #20]	@ (8000e00 <MX_SAI1_Init+0x64>)
 8000dec:	f004 fbde 	bl	80055ac <HAL_SAI_InitProtocol>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_SAI1_Init+0x5e>
  {
    Error_Handler();
 8000df6:	f000 f93f 	bl	8001078 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	200055d8 	.word	0x200055d8
 8000e04:	40015404 	.word	0x40015404

08000e08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e0c:	4b14      	ldr	r3, [pc, #80]	@ (8000e60 <MX_USART2_UART_Init+0x58>)
 8000e0e:	4a15      	ldr	r2, [pc, #84]	@ (8000e64 <MX_USART2_UART_Init+0x5c>)
 8000e10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8000e12:	4b13      	ldr	r3, [pc, #76]	@ (8000e60 <MX_USART2_UART_Init+0x58>)
 8000e14:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8000e18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e1a:	4b11      	ldr	r3, [pc, #68]	@ (8000e60 <MX_USART2_UART_Init+0x58>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e20:	4b0f      	ldr	r3, [pc, #60]	@ (8000e60 <MX_USART2_UART_Init+0x58>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e26:	4b0e      	ldr	r3, [pc, #56]	@ (8000e60 <MX_USART2_UART_Init+0x58>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e60 <MX_USART2_UART_Init+0x58>)
 8000e2e:	220c      	movs	r2, #12
 8000e30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e32:	4b0b      	ldr	r3, [pc, #44]	@ (8000e60 <MX_USART2_UART_Init+0x58>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e38:	4b09      	ldr	r3, [pc, #36]	@ (8000e60 <MX_USART2_UART_Init+0x58>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e3e:	4b08      	ldr	r3, [pc, #32]	@ (8000e60 <MX_USART2_UART_Init+0x58>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e44:	4b06      	ldr	r3, [pc, #24]	@ (8000e60 <MX_USART2_UART_Init+0x58>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e4a:	4805      	ldr	r0, [pc, #20]	@ (8000e60 <MX_USART2_UART_Init+0x58>)
 8000e4c:	f005 f818 	bl	8005e80 <HAL_UART_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e56:	f000 f90f 	bl	8001078 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	200056a4 	.word	0x200056a4
 8000e64:	40004400 	.word	0x40004400

08000e68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e6e:	4b16      	ldr	r3, [pc, #88]	@ (8000ec8 <MX_DMA_Init+0x60>)
 8000e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e72:	4a15      	ldr	r2, [pc, #84]	@ (8000ec8 <MX_DMA_Init+0x60>)
 8000e74:	f043 0301 	orr.w	r3, r3, #1
 8000e78:	6493      	str	r3, [r2, #72]	@ 0x48
 8000e7a:	4b13      	ldr	r3, [pc, #76]	@ (8000ec8 <MX_DMA_Init+0x60>)
 8000e7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	607b      	str	r3, [r7, #4]
 8000e84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e86:	4b10      	ldr	r3, [pc, #64]	@ (8000ec8 <MX_DMA_Init+0x60>)
 8000e88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e8a:	4a0f      	ldr	r2, [pc, #60]	@ (8000ec8 <MX_DMA_Init+0x60>)
 8000e8c:	f043 0302 	orr.w	r3, r3, #2
 8000e90:	6493      	str	r3, [r2, #72]	@ 0x48
 8000e92:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec8 <MX_DMA_Init+0x60>)
 8000e94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e96:	f003 0302 	and.w	r3, r3, #2
 8000e9a:	603b      	str	r3, [r7, #0]
 8000e9c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	200e      	movs	r0, #14
 8000ea4:	f000 fd75 	bl	8001992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000ea8:	200e      	movs	r0, #14
 8000eaa:	f000 fd8e 	bl	80019ca <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	2038      	movs	r0, #56	@ 0x38
 8000eb4:	f000 fd6d 	bl	8001992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000eb8:	2038      	movs	r0, #56	@ 0x38
 8000eba:	f000 fd86 	bl	80019ca <HAL_NVIC_EnableIRQ>

}
 8000ebe:	bf00      	nop
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40021000 	.word	0x40021000

08000ecc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08a      	sub	sp, #40	@ 0x28
 8000ed0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed2:	f107 0314 	add.w	r3, r7, #20
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	605a      	str	r2, [r3, #4]
 8000edc:	609a      	str	r2, [r3, #8]
 8000ede:	60da      	str	r2, [r3, #12]
 8000ee0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ee2:	4b2e      	ldr	r3, [pc, #184]	@ (8000f9c <MX_GPIO_Init+0xd0>)
 8000ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee6:	4a2d      	ldr	r2, [pc, #180]	@ (8000f9c <MX_GPIO_Init+0xd0>)
 8000ee8:	f043 0310 	orr.w	r3, r3, #16
 8000eec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eee:	4b2b      	ldr	r3, [pc, #172]	@ (8000f9c <MX_GPIO_Init+0xd0>)
 8000ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef2:	f003 0310 	and.w	r3, r3, #16
 8000ef6:	613b      	str	r3, [r7, #16]
 8000ef8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000efa:	4b28      	ldr	r3, [pc, #160]	@ (8000f9c <MX_GPIO_Init+0xd0>)
 8000efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efe:	4a27      	ldr	r2, [pc, #156]	@ (8000f9c <MX_GPIO_Init+0xd0>)
 8000f00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f06:	4b25      	ldr	r3, [pc, #148]	@ (8000f9c <MX_GPIO_Init+0xd0>)
 8000f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f12:	4b22      	ldr	r3, [pc, #136]	@ (8000f9c <MX_GPIO_Init+0xd0>)
 8000f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f16:	4a21      	ldr	r2, [pc, #132]	@ (8000f9c <MX_GPIO_Init+0xd0>)
 8000f18:	f043 0308 	orr.w	r3, r3, #8
 8000f1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f1e:	4b1f      	ldr	r3, [pc, #124]	@ (8000f9c <MX_GPIO_Init+0xd0>)
 8000f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f22:	f003 0308 	and.w	r3, r3, #8
 8000f26:	60bb      	str	r3, [r7, #8]
 8000f28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000f9c <MX_GPIO_Init+0xd0>)
 8000f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f2e:	4a1b      	ldr	r2, [pc, #108]	@ (8000f9c <MX_GPIO_Init+0xd0>)
 8000f30:	f043 0302 	orr.w	r3, r3, #2
 8000f34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f36:	4b19      	ldr	r3, [pc, #100]	@ (8000f9c <MX_GPIO_Init+0xd0>)
 8000f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3a:	f003 0302 	and.w	r3, r3, #2
 8000f3e:	607b      	str	r3, [r7, #4]
 8000f40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000f42:	2200      	movs	r2, #0
 8000f44:	f44f 7184 	mov.w	r1, #264	@ 0x108
 8000f48:	4815      	ldr	r0, [pc, #84]	@ (8000fa0 <MX_GPIO_Init+0xd4>)
 8000f4a:	f001 fce3 	bl	8002914 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_Output_GPIO_Port, GPIO_Output_Pin, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2110      	movs	r1, #16
 8000f52:	4814      	ldr	r0, [pc, #80]	@ (8000fa4 <MX_GPIO_Init+0xd8>)
 8000f54:	f001 fcde 	bl	8002914 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : AUDIO_RST_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin|LED_GREEN_Pin;
 8000f58:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000f5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f66:	2300      	movs	r3, #0
 8000f68:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f6a:	f107 0314 	add.w	r3, r7, #20
 8000f6e:	4619      	mov	r1, r3
 8000f70:	480b      	ldr	r0, [pc, #44]	@ (8000fa0 <MX_GPIO_Init+0xd4>)
 8000f72:	f001 fb25 	bl	80025c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_Output_Pin */
  GPIO_InitStruct.Pin = GPIO_Output_Pin;
 8000f76:	2310      	movs	r3, #16
 8000f78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f82:	2300      	movs	r3, #0
 8000f84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIO_Output_GPIO_Port, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4805      	ldr	r0, [pc, #20]	@ (8000fa4 <MX_GPIO_Init+0xd8>)
 8000f8e:	f001 fb17 	bl	80025c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f92:	bf00      	nop
 8000f94:	3728      	adds	r7, #40	@ 0x28
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	48001000 	.word	0x48001000
 8000fa4:	48000c00 	.word	0x48000c00

08000fa8 <Fill_Audio_Buffer>:

/* USER CODE BEGIN 4 */
static void Fill_Audio_Buffer(int16_t* buf, uint32_t n)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
  for (uint32_t i = 0; i < n; i += 2)
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	e021      	b.n	8000ffc <Fill_Audio_Buffer+0x54>
  {
    if (g_wav_data_index >= wav_audio_data_16bit_size_samples)
 8000fb8:	4b16      	ldr	r3, [pc, #88]	@ (8001014 <Fill_Audio_Buffer+0x6c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d302      	bcc.n	8000fca <Fill_Audio_Buffer+0x22>
      g_wav_data_index = 0;
 8000fc4:	4b13      	ldr	r3, [pc, #76]	@ (8001014 <Fill_Audio_Buffer+0x6c>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]

    int16_t s = wav_audio_data_16bit[g_wav_data_index++];
 8000fca:	4b12      	ldr	r3, [pc, #72]	@ (8001014 <Fill_Audio_Buffer+0x6c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	1c5a      	adds	r2, r3, #1
 8000fd0:	4910      	ldr	r1, [pc, #64]	@ (8001014 <Fill_Audio_Buffer+0x6c>)
 8000fd2:	600a      	str	r2, [r1, #0]
 8000fd4:	4a10      	ldr	r2, [pc, #64]	@ (8001018 <Fill_Audio_Buffer+0x70>)
 8000fd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fda:	817b      	strh	r3, [r7, #10]

    buf[i]   = s;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	897a      	ldrh	r2, [r7, #10]
 8000fe6:	801a      	strh	r2, [r3, #0]
    buf[i+1] = s;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	3301      	adds	r3, #1
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	897a      	ldrh	r2, [r7, #10]
 8000ff4:	801a      	strh	r2, [r3, #0]
  for (uint32_t i = 0; i < n; i += 2)
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	3302      	adds	r3, #2
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fa      	ldr	r2, [r7, #12]
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	429a      	cmp	r2, r3
 8001002:	d3d9      	bcc.n	8000fb8 <Fill_Audio_Buffer+0x10>
  }
}
 8001004:	bf00      	nop
 8001006:	bf00      	nop
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	200054ac 	.word	0x200054ac
 8001018:	08006ad4 	.word	0x08006ad4

0800101c <HAL_SAI_TxHalfCpltCallback>:

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a05      	ldr	r2, [pc, #20]	@ (8001040 <HAL_SAI_TxHalfCpltCallback+0x24>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d104      	bne.n	8001038 <HAL_SAI_TxHalfCpltCallback+0x1c>
  {
    Fill_Audio_Buffer(audio_data, BUFFER_SIZE);
 800102e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001032:	4804      	ldr	r0, [pc, #16]	@ (8001044 <HAL_SAI_TxHalfCpltCallback+0x28>)
 8001034:	f7ff ffb8 	bl	8000fa8 <Fill_Audio_Buffer>
  }
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40015404 	.word	0x40015404
 8001044:	200014ac 	.word	0x200014ac

08001048 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a06      	ldr	r2, [pc, #24]	@ (8001070 <HAL_SAI_TxCpltCallback+0x28>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d105      	bne.n	8001066 <HAL_SAI_TxCpltCallback+0x1e>
  {
    Fill_Audio_Buffer(audio_data + BUFFER_SIZE, BUFFER_SIZE);
 800105a:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <HAL_SAI_TxCpltCallback+0x2c>)
 800105c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff ffa1 	bl	8000fa8 <Fill_Audio_Buffer>
  }
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40015404 	.word	0x40015404
 8001074:	200034ac 	.word	0x200034ac

08001078 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800107c:	b672      	cpsid	i
}
 800107e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <Error_Handler+0x8>

08001084 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108a:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <HAL_MspInit+0x44>)
 800108c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800108e:	4a0e      	ldr	r2, [pc, #56]	@ (80010c8 <HAL_MspInit+0x44>)
 8001090:	f043 0301 	orr.w	r3, r3, #1
 8001094:	6613      	str	r3, [r2, #96]	@ 0x60
 8001096:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <HAL_MspInit+0x44>)
 8001098:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	607b      	str	r3, [r7, #4]
 80010a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a2:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <HAL_MspInit+0x44>)
 80010a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a6:	4a08      	ldr	r2, [pc, #32]	@ (80010c8 <HAL_MspInit+0x44>)
 80010a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80010ae:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <HAL_MspInit+0x44>)
 80010b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b6:	603b      	str	r3, [r7, #0]
 80010b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ba:	bf00      	nop
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	40021000 	.word	0x40021000

080010cc <HAL_DFSDM_FilterMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_filter: DFSDM_Filter handle pointer
  * @retval None
  */
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b0ac      	sub	sp, #176	@ 0xb0
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	2288      	movs	r2, #136	@ 0x88
 80010ea:	2100      	movs	r1, #0
 80010ec:	4618      	mov	r0, r3
 80010ee:	f005 fc72 	bl	80069d6 <memset>
  if(DFSDM1_Init == 0)
 80010f2:	4b45      	ldr	r3, [pc, #276]	@ (8001208 <HAL_DFSDM_FilterMspInit+0x13c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d14b      	bne.n	8001192 <HAL_DFSDM_FilterMspInit+0xc6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80010fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010fe:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001100:	2300      	movs	r3, #0
 8001102:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001106:	f107 0314 	add.w	r3, r7, #20
 800110a:	4618      	mov	r0, r3
 800110c:	f002 ff34 	bl	8003f78 <HAL_RCCEx_PeriphCLKConfig>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8001116:	f7ff ffaf 	bl	8001078 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800111a:	4b3c      	ldr	r3, [pc, #240]	@ (800120c <HAL_DFSDM_FilterMspInit+0x140>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	3301      	adds	r3, #1
 8001120:	4a3a      	ldr	r2, [pc, #232]	@ (800120c <HAL_DFSDM_FilterMspInit+0x140>)
 8001122:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001124:	4b39      	ldr	r3, [pc, #228]	@ (800120c <HAL_DFSDM_FilterMspInit+0x140>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2b01      	cmp	r3, #1
 800112a:	d10b      	bne.n	8001144 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 800112c:	4b38      	ldr	r3, [pc, #224]	@ (8001210 <HAL_DFSDM_FilterMspInit+0x144>)
 800112e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001130:	4a37      	ldr	r2, [pc, #220]	@ (8001210 <HAL_DFSDM_FilterMspInit+0x144>)
 8001132:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001136:	6613      	str	r3, [r2, #96]	@ 0x60
 8001138:	4b35      	ldr	r3, [pc, #212]	@ (8001210 <HAL_DFSDM_FilterMspInit+0x144>)
 800113a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800113c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001140:	613b      	str	r3, [r7, #16]
 8001142:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001144:	4b32      	ldr	r3, [pc, #200]	@ (8001210 <HAL_DFSDM_FilterMspInit+0x144>)
 8001146:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001148:	4a31      	ldr	r2, [pc, #196]	@ (8001210 <HAL_DFSDM_FilterMspInit+0x144>)
 800114a:	f043 0310 	orr.w	r3, r3, #16
 800114e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001150:	4b2f      	ldr	r3, [pc, #188]	@ (8001210 <HAL_DFSDM_FilterMspInit+0x144>)
 8001152:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001154:	f003 0310 	and.w	r3, r3, #16
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = MIC_DATA_Pin|MIC_CLKOUT_Pin;
 800115c:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001160:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001164:	2302      	movs	r3, #2
 8001166:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001170:	2300      	movs	r3, #0
 8001172:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001176:	2306      	movs	r3, #6
 8001178:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800117c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001180:	4619      	mov	r1, r3
 8001182:	4824      	ldr	r0, [pc, #144]	@ (8001214 <HAL_DFSDM_FilterMspInit+0x148>)
 8001184:	f001 fa1c 	bl	80025c0 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8001188:	4b1f      	ldr	r3, [pc, #124]	@ (8001208 <HAL_DFSDM_FilterMspInit+0x13c>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	3301      	adds	r3, #1
 800118e:	4a1e      	ldr	r2, [pc, #120]	@ (8001208 <HAL_DFSDM_FilterMspInit+0x13c>)
 8001190:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a20      	ldr	r2, [pc, #128]	@ (8001218 <HAL_DFSDM_FilterMspInit+0x14c>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d130      	bne.n	80011fe <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 800119c:	4b1f      	ldr	r3, [pc, #124]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 800119e:	4a20      	ldr	r2, [pc, #128]	@ (8001220 <HAL_DFSDM_FilterMspInit+0x154>)
 80011a0:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 80011a2:	4b1e      	ldr	r3, [pc, #120]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011a8:	4b1c      	ldr	r3, [pc, #112]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 80011ae:	4b1b      	ldr	r3, [pc, #108]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 80011b4:	4b19      	ldr	r3, [pc, #100]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 80011b6:	2280      	movs	r2, #128	@ 0x80
 80011b8:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80011ba:	4b18      	ldr	r3, [pc, #96]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 80011bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011c0:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80011c2:	4b16      	ldr	r3, [pc, #88]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 80011c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80011c8:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 80011ca:	4b14      	ldr	r3, [pc, #80]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 80011cc:	2220      	movs	r2, #32
 80011ce:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 80011d0:	4b12      	ldr	r3, [pc, #72]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 80011d6:	4811      	ldr	r0, [pc, #68]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 80011d8:	f000 ffbc 	bl	8002154 <HAL_DMA_Init>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 80011e2:	f7ff ff49 	bl	8001078 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a0c      	ldr	r2, [pc, #48]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 80011ea:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011ec:	4a0b      	ldr	r2, [pc, #44]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a09      	ldr	r2, [pc, #36]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 80011f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80011f8:	4a08      	ldr	r2, [pc, #32]	@ (800121c <HAL_DFSDM_FilterMspInit+0x150>)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6293      	str	r3, [r2, #40]	@ 0x28
  }

}
 80011fe:	bf00      	nop
 8001200:	37b0      	adds	r7, #176	@ 0xb0
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20005730 	.word	0x20005730
 800120c:	2000572c 	.word	0x2000572c
 8001210:	40021000 	.word	0x40021000
 8001214:	48001000 	.word	0x48001000
 8001218:	40016100 	.word	0x40016100
 800121c:	2000553c 	.word	0x2000553c
 8001220:	40020044 	.word	0x40020044

08001224 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b0ac      	sub	sp, #176	@ 0xb0
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800123c:	f107 0314 	add.w	r3, r7, #20
 8001240:	2288      	movs	r2, #136	@ 0x88
 8001242:	2100      	movs	r1, #0
 8001244:	4618      	mov	r0, r3
 8001246:	f005 fbc6 	bl	80069d6 <memset>
  if(DFSDM1_Init == 0)
 800124a:	4b2a      	ldr	r3, [pc, #168]	@ (80012f4 <HAL_DFSDM_ChannelMspInit+0xd0>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d14b      	bne.n	80012ea <HAL_DFSDM_ChannelMspInit+0xc6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001252:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001256:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001258:	2300      	movs	r3, #0
 800125a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800125e:	f107 0314 	add.w	r3, r7, #20
 8001262:	4618      	mov	r0, r3
 8001264:	f002 fe88 	bl	8003f78 <HAL_RCCEx_PeriphCLKConfig>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800126e:	f7ff ff03 	bl	8001078 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001272:	4b21      	ldr	r3, [pc, #132]	@ (80012f8 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	3301      	adds	r3, #1
 8001278:	4a1f      	ldr	r2, [pc, #124]	@ (80012f8 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800127a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800127c:	4b1e      	ldr	r3, [pc, #120]	@ (80012f8 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2b01      	cmp	r3, #1
 8001282:	d10b      	bne.n	800129c <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001284:	4b1d      	ldr	r3, [pc, #116]	@ (80012fc <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001286:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001288:	4a1c      	ldr	r2, [pc, #112]	@ (80012fc <HAL_DFSDM_ChannelMspInit+0xd8>)
 800128a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800128e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001290:	4b1a      	ldr	r3, [pc, #104]	@ (80012fc <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001292:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001294:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001298:	613b      	str	r3, [r7, #16]
 800129a:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800129c:	4b17      	ldr	r3, [pc, #92]	@ (80012fc <HAL_DFSDM_ChannelMspInit+0xd8>)
 800129e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a0:	4a16      	ldr	r2, [pc, #88]	@ (80012fc <HAL_DFSDM_ChannelMspInit+0xd8>)
 80012a2:	f043 0310 	orr.w	r3, r3, #16
 80012a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012a8:	4b14      	ldr	r3, [pc, #80]	@ (80012fc <HAL_DFSDM_ChannelMspInit+0xd8>)
 80012aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ac:	f003 0310 	and.w	r3, r3, #16
 80012b0:	60fb      	str	r3, [r7, #12]
 80012b2:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = MIC_DATA_Pin|MIC_CLKOUT_Pin;
 80012b4:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80012b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012bc:	2302      	movs	r3, #2
 80012be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c2:	2300      	movs	r3, #0
 80012c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c8:	2300      	movs	r3, #0
 80012ca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80012ce:	2306      	movs	r3, #6
 80012d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012d4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80012d8:	4619      	mov	r1, r3
 80012da:	4809      	ldr	r0, [pc, #36]	@ (8001300 <HAL_DFSDM_ChannelMspInit+0xdc>)
 80012dc:	f001 f970 	bl	80025c0 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 80012e0:	4b04      	ldr	r3, [pc, #16]	@ (80012f4 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	3301      	adds	r3, #1
 80012e6:	4a03      	ldr	r2, [pc, #12]	@ (80012f4 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80012e8:	6013      	str	r3, [r2, #0]
  }

}
 80012ea:	bf00      	nop
 80012ec:	37b0      	adds	r7, #176	@ 0xb0
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	20005730 	.word	0x20005730
 80012f8:	2000572c 	.word	0x2000572c
 80012fc:	40021000 	.word	0x40021000
 8001300:	48001000 	.word	0x48001000

08001304 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b0ac      	sub	sp, #176	@ 0xb0
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]
 800131a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800131c:	f107 0314 	add.w	r3, r7, #20
 8001320:	2288      	movs	r2, #136	@ 0x88
 8001322:	2100      	movs	r1, #0
 8001324:	4618      	mov	r0, r3
 8001326:	f005 fb56 	bl	80069d6 <memset>
  if(hi2c->Instance==I2C1)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a21      	ldr	r2, [pc, #132]	@ (80013b4 <HAL_I2C_MspInit+0xb0>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d13a      	bne.n	80013aa <HAL_I2C_MspInit+0xa6>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001334:	2340      	movs	r3, #64	@ 0x40
 8001336:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001338:	2300      	movs	r3, #0
 800133a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800133c:	f107 0314 	add.w	r3, r7, #20
 8001340:	4618      	mov	r0, r3
 8001342:	f002 fe19 	bl	8003f78 <HAL_RCCEx_PeriphCLKConfig>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800134c:	f7ff fe94 	bl	8001078 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001350:	4b19      	ldr	r3, [pc, #100]	@ (80013b8 <HAL_I2C_MspInit+0xb4>)
 8001352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001354:	4a18      	ldr	r2, [pc, #96]	@ (80013b8 <HAL_I2C_MspInit+0xb4>)
 8001356:	f043 0302 	orr.w	r3, r3, #2
 800135a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135c:	4b16      	ldr	r3, [pc, #88]	@ (80013b8 <HAL_I2C_MspInit+0xb4>)
 800135e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001360:	f003 0302 	and.w	r3, r3, #2
 8001364:	613b      	str	r3, [r7, #16]
 8001366:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001368:	23c0      	movs	r3, #192	@ 0xc0
 800136a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800136e:	2312      	movs	r3, #18
 8001370:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800137a:	2303      	movs	r3, #3
 800137c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001380:	2304      	movs	r3, #4
 8001382:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001386:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800138a:	4619      	mov	r1, r3
 800138c:	480b      	ldr	r0, [pc, #44]	@ (80013bc <HAL_I2C_MspInit+0xb8>)
 800138e:	f001 f917 	bl	80025c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001392:	4b09      	ldr	r3, [pc, #36]	@ (80013b8 <HAL_I2C_MspInit+0xb4>)
 8001394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001396:	4a08      	ldr	r2, [pc, #32]	@ (80013b8 <HAL_I2C_MspInit+0xb4>)
 8001398:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800139c:	6593      	str	r3, [r2, #88]	@ 0x58
 800139e:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <HAL_I2C_MspInit+0xb4>)
 80013a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80013aa:	bf00      	nop
 80013ac:	37b0      	adds	r7, #176	@ 0xb0
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40005400 	.word	0x40005400
 80013b8:	40021000 	.word	0x40021000
 80013bc:	48000400 	.word	0x48000400

080013c0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b0ac      	sub	sp, #176	@ 0xb0
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
 80013d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	2288      	movs	r2, #136	@ 0x88
 80013de:	2100      	movs	r1, #0
 80013e0:	4618      	mov	r0, r3
 80013e2:	f005 faf8 	bl	80069d6 <memset>
  if(huart->Instance==USART2)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a21      	ldr	r2, [pc, #132]	@ (8001470 <HAL_UART_MspInit+0xb0>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d13a      	bne.n	8001466 <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013f0:	2302      	movs	r3, #2
 80013f2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80013f4:	2300      	movs	r3, #0
 80013f6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013f8:	f107 0314 	add.w	r3, r7, #20
 80013fc:	4618      	mov	r0, r3
 80013fe:	f002 fdbb 	bl	8003f78 <HAL_RCCEx_PeriphCLKConfig>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001408:	f7ff fe36 	bl	8001078 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800140c:	4b19      	ldr	r3, [pc, #100]	@ (8001474 <HAL_UART_MspInit+0xb4>)
 800140e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001410:	4a18      	ldr	r2, [pc, #96]	@ (8001474 <HAL_UART_MspInit+0xb4>)
 8001412:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001416:	6593      	str	r3, [r2, #88]	@ 0x58
 8001418:	4b16      	ldr	r3, [pc, #88]	@ (8001474 <HAL_UART_MspInit+0xb4>)
 800141a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800141c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001420:	613b      	str	r3, [r7, #16]
 8001422:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001424:	4b13      	ldr	r3, [pc, #76]	@ (8001474 <HAL_UART_MspInit+0xb4>)
 8001426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001428:	4a12      	ldr	r2, [pc, #72]	@ (8001474 <HAL_UART_MspInit+0xb4>)
 800142a:	f043 0308 	orr.w	r3, r3, #8
 800142e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001430:	4b10      	ldr	r3, [pc, #64]	@ (8001474 <HAL_UART_MspInit+0xb4>)
 8001432:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001434:	f003 0308 	and.w	r3, r3, #8
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800143c:	2360      	movs	r3, #96	@ 0x60
 800143e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001442:	2302      	movs	r3, #2
 8001444:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001448:	2300      	movs	r3, #0
 800144a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144e:	2303      	movs	r3, #3
 8001450:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001454:	2307      	movs	r3, #7
 8001456:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800145a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800145e:	4619      	mov	r1, r3
 8001460:	4805      	ldr	r0, [pc, #20]	@ (8001478 <HAL_UART_MspInit+0xb8>)
 8001462:	f001 f8ad 	bl	80025c0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001466:	bf00      	nop
 8001468:	37b0      	adds	r7, #176	@ 0xb0
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40004400 	.word	0x40004400
 8001474:	40021000 	.word	0x40021000
 8001478:	48000c00 	.word	0x48000c00

0800147c <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai1_a;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b0aa      	sub	sp, #168	@ 0xa8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001484:	f107 030c 	add.w	r3, r7, #12
 8001488:	2288      	movs	r2, #136	@ 0x88
 800148a:	2100      	movs	r1, #0
 800148c:	4618      	mov	r0, r3
 800148e:	f005 faa2 	bl	80069d6 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a3f      	ldr	r2, [pc, #252]	@ (8001594 <HAL_SAI_MspInit+0x118>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d177      	bne.n	800158c <HAL_SAI_MspInit+0x110>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800149c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80014a0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI2;
 80014a2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014a6:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 80014a8:	2301      	movs	r3, #1
 80014aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI2.PLLSAI2M = 1;
 80014ac:	2301      	movs	r3, #1
 80014ae:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI2.PLLSAI2N = 24;
 80014b0:	2318      	movs	r3, #24
 80014b2:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV17;
 80014b4:	2311      	movs	r3, #17
 80014b6:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV2;
 80014b8:	2302      	movs	r3, #2
 80014ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_SAI2CLK;
 80014bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014c0:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014c2:	f107 030c 	add.w	r3, r7, #12
 80014c6:	4618      	mov	r0, r3
 80014c8:	f002 fd56 	bl	8003f78 <HAL_RCCEx_PeriphCLKConfig>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <HAL_SAI_MspInit+0x5a>
    {
      Error_Handler();
 80014d2:	f7ff fdd1 	bl	8001078 <Error_Handler>
    }

    if (SAI1_client == 0)
 80014d6:	4b30      	ldr	r3, [pc, #192]	@ (8001598 <HAL_SAI_MspInit+0x11c>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d10b      	bne.n	80014f6 <HAL_SAI_MspInit+0x7a>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80014de:	4b2f      	ldr	r3, [pc, #188]	@ (800159c <HAL_SAI_MspInit+0x120>)
 80014e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014e2:	4a2e      	ldr	r2, [pc, #184]	@ (800159c <HAL_SAI_MspInit+0x120>)
 80014e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80014ea:	4b2c      	ldr	r3, [pc, #176]	@ (800159c <HAL_SAI_MspInit+0x120>)
 80014ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014f2:	60bb      	str	r3, [r7, #8]
 80014f4:	68bb      	ldr	r3, [r7, #8]
    }
    SAI1_client ++;
 80014f6:	4b28      	ldr	r3, [pc, #160]	@ (8001598 <HAL_SAI_MspInit+0x11c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	3301      	adds	r3, #1
 80014fc:	4a26      	ldr	r2, [pc, #152]	@ (8001598 <HAL_SAI_MspInit+0x11c>)
 80014fe:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001500:	2374      	movs	r3, #116	@ 0x74
 8001502:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001506:	2302      	movs	r3, #2
 8001508:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001512:	2300      	movs	r3, #0
 8001514:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001518:	230d      	movs	r3, #13
 800151a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800151e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001522:	4619      	mov	r1, r3
 8001524:	481e      	ldr	r0, [pc, #120]	@ (80015a0 <HAL_SAI_MspInit+0x124>)
 8001526:	f001 f84b 	bl	80025c0 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Channel1;
 800152a:	4b1e      	ldr	r3, [pc, #120]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 800152c:	4a1e      	ldr	r2, [pc, #120]	@ (80015a8 <HAL_SAI_MspInit+0x12c>)
 800152e:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_1;
 8001530:	4b1c      	ldr	r3, [pc, #112]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 8001532:	2201      	movs	r2, #1
 8001534:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001536:	4b1b      	ldr	r3, [pc, #108]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 8001538:	2210      	movs	r2, #16
 800153a:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800153c:	4b19      	ldr	r3, [pc, #100]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 800153e:	2200      	movs	r2, #0
 8001540:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8001542:	4b18      	ldr	r3, [pc, #96]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 8001544:	2280      	movs	r2, #128	@ 0x80
 8001546:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001548:	4b16      	ldr	r3, [pc, #88]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 800154a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800154e:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001550:	4b14      	ldr	r3, [pc, #80]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 8001552:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001556:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8001558:	4b12      	ldr	r3, [pc, #72]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 800155a:	2220      	movs	r2, #32
 800155c:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_LOW;
 800155e:	4b11      	ldr	r3, [pc, #68]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 8001560:	2200      	movs	r2, #0
 8001562:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001564:	480f      	ldr	r0, [pc, #60]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 8001566:	f000 fdf5 	bl	8002154 <HAL_DMA_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <HAL_SAI_MspInit+0xf8>
    {
      Error_Handler();
 8001570:	f7ff fd82 	bl	8001078 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a0b      	ldr	r2, [pc, #44]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 8001578:	671a      	str	r2, [r3, #112]	@ 0x70
 800157a:	4a0a      	ldr	r2, [pc, #40]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6293      	str	r3, [r2, #40]	@ 0x28

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	4a08      	ldr	r2, [pc, #32]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 8001584:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001586:	4a07      	ldr	r2, [pc, #28]	@ (80015a4 <HAL_SAI_MspInit+0x128>)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6293      	str	r3, [r2, #40]	@ 0x28

    }
}
 800158c:	bf00      	nop
 800158e:	37a8      	adds	r7, #168	@ 0xa8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40015404 	.word	0x40015404
 8001598:	20005734 	.word	0x20005734
 800159c:	40021000 	.word	0x40021000
 80015a0:	48001000 	.word	0x48001000
 80015a4:	2000565c 	.word	0x2000565c
 80015a8:	40020408 	.word	0x40020408

080015ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <NMI_Handler+0x4>

080015b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015b8:	bf00      	nop
 80015ba:	e7fd      	b.n	80015b8 <HardFault_Handler+0x4>

080015bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c0:	bf00      	nop
 80015c2:	e7fd      	b.n	80015c0 <MemManage_Handler+0x4>

080015c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c8:	bf00      	nop
 80015ca:	e7fd      	b.n	80015c8 <BusFault_Handler+0x4>

080015cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015d0:	bf00      	nop
 80015d2:	e7fd      	b.n	80015d0 <UsageFault_Handler+0x4>

080015d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015e2:	b480      	push	{r7}
 80015e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e6:	bf00      	nop
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr

080015fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001602:	f000 f8a7 	bl	8001754 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}
	...

0800160c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8001610:	4802      	ldr	r0, [pc, #8]	@ (800161c <DMA1_Channel4_IRQHandler+0x10>)
 8001612:	f000 fef5 	bl	8002400 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	2000553c 	.word	0x2000553c

08001620 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8001624:	4802      	ldr	r0, [pc, #8]	@ (8001630 <DMA2_Channel1_IRQHandler+0x10>)
 8001626:	f000 feeb 	bl	8002400 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	2000565c 	.word	0x2000565c

08001634 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001638:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <SystemInit+0x20>)
 800163a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800163e:	4a05      	ldr	r2, [pc, #20]	@ (8001654 <SystemInit+0x20>)
 8001640:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001644:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	e000ed00 	.word	0xe000ed00

08001658 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001658:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001690 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800165c:	f7ff ffea 	bl	8001634 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001660:	480c      	ldr	r0, [pc, #48]	@ (8001694 <LoopForever+0x6>)
  ldr r1, =_edata
 8001662:	490d      	ldr	r1, [pc, #52]	@ (8001698 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001664:	4a0d      	ldr	r2, [pc, #52]	@ (800169c <LoopForever+0xe>)
  movs r3, #0
 8001666:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001668:	e002      	b.n	8001670 <LoopCopyDataInit>

0800166a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800166a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800166c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800166e:	3304      	adds	r3, #4

08001670 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001670:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001672:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001674:	d3f9      	bcc.n	800166a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001676:	4a0a      	ldr	r2, [pc, #40]	@ (80016a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001678:	4c0a      	ldr	r4, [pc, #40]	@ (80016a4 <LoopForever+0x16>)
  movs r3, #0
 800167a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800167c:	e001      	b.n	8001682 <LoopFillZerobss>

0800167e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800167e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001680:	3204      	adds	r2, #4

08001682 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001682:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001684:	d3fb      	bcc.n	800167e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001686:	f005 f9b5 	bl	80069f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800168a:	f7ff fa45 	bl	8000b18 <main>

0800168e <LoopForever>:

LoopForever:
    b LoopForever
 800168e:	e7fe      	b.n	800168e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001690:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001694:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001698:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800169c:	08046b2c 	.word	0x08046b2c
  ldr r2, =_sbss
 80016a0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80016a4:	20005898 	.word	0x20005898

080016a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016a8:	e7fe      	b.n	80016a8 <ADC1_2_IRQHandler>

080016aa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b082      	sub	sp, #8
 80016ae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016b0:	2300      	movs	r3, #0
 80016b2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016b4:	2003      	movs	r0, #3
 80016b6:	f000 f961 	bl	800197c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016ba:	200f      	movs	r0, #15
 80016bc:	f000 f80e 	bl	80016dc <HAL_InitTick>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d002      	beq.n	80016cc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	71fb      	strb	r3, [r7, #7]
 80016ca:	e001      	b.n	80016d0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016cc:	f7ff fcda 	bl	8001084 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016d0:	79fb      	ldrb	r3, [r7, #7]
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
	...

080016dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80016e4:	2300      	movs	r3, #0
 80016e6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80016e8:	4b17      	ldr	r3, [pc, #92]	@ (8001748 <HAL_InitTick+0x6c>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d023      	beq.n	8001738 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80016f0:	4b16      	ldr	r3, [pc, #88]	@ (800174c <HAL_InitTick+0x70>)
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	4b14      	ldr	r3, [pc, #80]	@ (8001748 <HAL_InitTick+0x6c>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	4619      	mov	r1, r3
 80016fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001702:	fbb2 f3f3 	udiv	r3, r2, r3
 8001706:	4618      	mov	r0, r3
 8001708:	f000 f96d 	bl	80019e6 <HAL_SYSTICK_Config>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d10f      	bne.n	8001732 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2b0f      	cmp	r3, #15
 8001716:	d809      	bhi.n	800172c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001718:	2200      	movs	r2, #0
 800171a:	6879      	ldr	r1, [r7, #4]
 800171c:	f04f 30ff 	mov.w	r0, #4294967295
 8001720:	f000 f937 	bl	8001992 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001724:	4a0a      	ldr	r2, [pc, #40]	@ (8001750 <HAL_InitTick+0x74>)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6013      	str	r3, [r2, #0]
 800172a:	e007      	b.n	800173c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	73fb      	strb	r3, [r7, #15]
 8001730:	e004      	b.n	800173c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	73fb      	strb	r3, [r7, #15]
 8001736:	e001      	b.n	800173c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800173c:	7bfb      	ldrb	r3, [r7, #15]
}
 800173e:	4618      	mov	r0, r3
 8001740:	3710      	adds	r7, #16
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20000008 	.word	0x20000008
 800174c:	20000000 	.word	0x20000000
 8001750:	20000004 	.word	0x20000004

08001754 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001758:	4b06      	ldr	r3, [pc, #24]	@ (8001774 <HAL_IncTick+0x20>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	461a      	mov	r2, r3
 800175e:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <HAL_IncTick+0x24>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4413      	add	r3, r2
 8001764:	4a04      	ldr	r2, [pc, #16]	@ (8001778 <HAL_IncTick+0x24>)
 8001766:	6013      	str	r3, [r2, #0]
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	20000008 	.word	0x20000008
 8001778:	20005738 	.word	0x20005738

0800177c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  return uwTick;
 8001780:	4b03      	ldr	r3, [pc, #12]	@ (8001790 <HAL_GetTick+0x14>)
 8001782:	681b      	ldr	r3, [r3, #0]
}
 8001784:	4618      	mov	r0, r3
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	20005738 	.word	0x20005738

08001794 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800179c:	f7ff ffee 	bl	800177c <HAL_GetTick>
 80017a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017ac:	d005      	beq.n	80017ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80017ae:	4b0a      	ldr	r3, [pc, #40]	@ (80017d8 <HAL_Delay+0x44>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	461a      	mov	r2, r3
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	4413      	add	r3, r2
 80017b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017ba:	bf00      	nop
 80017bc:	f7ff ffde 	bl	800177c <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	68fa      	ldr	r2, [r7, #12]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d8f7      	bhi.n	80017bc <HAL_Delay+0x28>
  {
  }
}
 80017cc:	bf00      	nop
 80017ce:	bf00      	nop
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20000008 	.word	0x20000008

080017dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f003 0307 	and.w	r3, r3, #7
 80017ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001820 <__NVIC_SetPriorityGrouping+0x44>)
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017f2:	68ba      	ldr	r2, [r7, #8]
 80017f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017f8:	4013      	ands	r3, r2
 80017fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001804:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001808:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800180c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800180e:	4a04      	ldr	r2, [pc, #16]	@ (8001820 <__NVIC_SetPriorityGrouping+0x44>)
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	60d3      	str	r3, [r2, #12]
}
 8001814:	bf00      	nop
 8001816:	3714      	adds	r7, #20
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	e000ed00 	.word	0xe000ed00

08001824 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001828:	4b04      	ldr	r3, [pc, #16]	@ (800183c <__NVIC_GetPriorityGrouping+0x18>)
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	0a1b      	lsrs	r3, r3, #8
 800182e:	f003 0307 	and.w	r3, r3, #7
}
 8001832:	4618      	mov	r0, r3
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	e000ed00 	.word	0xe000ed00

08001840 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800184a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184e:	2b00      	cmp	r3, #0
 8001850:	db0b      	blt.n	800186a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	f003 021f 	and.w	r2, r3, #31
 8001858:	4907      	ldr	r1, [pc, #28]	@ (8001878 <__NVIC_EnableIRQ+0x38>)
 800185a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185e:	095b      	lsrs	r3, r3, #5
 8001860:	2001      	movs	r0, #1
 8001862:	fa00 f202 	lsl.w	r2, r0, r2
 8001866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800186a:	bf00      	nop
 800186c:	370c      	adds	r7, #12
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	e000e100 	.word	0xe000e100

0800187c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	6039      	str	r1, [r7, #0]
 8001886:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188c:	2b00      	cmp	r3, #0
 800188e:	db0a      	blt.n	80018a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	b2da      	uxtb	r2, r3
 8001894:	490c      	ldr	r1, [pc, #48]	@ (80018c8 <__NVIC_SetPriority+0x4c>)
 8001896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189a:	0112      	lsls	r2, r2, #4
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	440b      	add	r3, r1
 80018a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018a4:	e00a      	b.n	80018bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	4908      	ldr	r1, [pc, #32]	@ (80018cc <__NVIC_SetPriority+0x50>)
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	f003 030f 	and.w	r3, r3, #15
 80018b2:	3b04      	subs	r3, #4
 80018b4:	0112      	lsls	r2, r2, #4
 80018b6:	b2d2      	uxtb	r2, r2
 80018b8:	440b      	add	r3, r1
 80018ba:	761a      	strb	r2, [r3, #24]
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	e000e100 	.word	0xe000e100
 80018cc:	e000ed00 	.word	0xe000ed00

080018d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b089      	sub	sp, #36	@ 0x24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f003 0307 	and.w	r3, r3, #7
 80018e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	f1c3 0307 	rsb	r3, r3, #7
 80018ea:	2b04      	cmp	r3, #4
 80018ec:	bf28      	it	cs
 80018ee:	2304      	movcs	r3, #4
 80018f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	3304      	adds	r3, #4
 80018f6:	2b06      	cmp	r3, #6
 80018f8:	d902      	bls.n	8001900 <NVIC_EncodePriority+0x30>
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	3b03      	subs	r3, #3
 80018fe:	e000      	b.n	8001902 <NVIC_EncodePriority+0x32>
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001904:	f04f 32ff 	mov.w	r2, #4294967295
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	fa02 f303 	lsl.w	r3, r2, r3
 800190e:	43da      	mvns	r2, r3
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	401a      	ands	r2, r3
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001918:	f04f 31ff 	mov.w	r1, #4294967295
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	fa01 f303 	lsl.w	r3, r1, r3
 8001922:	43d9      	mvns	r1, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001928:	4313      	orrs	r3, r2
         );
}
 800192a:	4618      	mov	r0, r3
 800192c:	3724      	adds	r7, #36	@ 0x24
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
	...

08001938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	3b01      	subs	r3, #1
 8001944:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001948:	d301      	bcc.n	800194e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800194a:	2301      	movs	r3, #1
 800194c:	e00f      	b.n	800196e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800194e:	4a0a      	ldr	r2, [pc, #40]	@ (8001978 <SysTick_Config+0x40>)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	3b01      	subs	r3, #1
 8001954:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001956:	210f      	movs	r1, #15
 8001958:	f04f 30ff 	mov.w	r0, #4294967295
 800195c:	f7ff ff8e 	bl	800187c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001960:	4b05      	ldr	r3, [pc, #20]	@ (8001978 <SysTick_Config+0x40>)
 8001962:	2200      	movs	r2, #0
 8001964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001966:	4b04      	ldr	r3, [pc, #16]	@ (8001978 <SysTick_Config+0x40>)
 8001968:	2207      	movs	r2, #7
 800196a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	e000e010 	.word	0xe000e010

0800197c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f7ff ff29 	bl	80017dc <__NVIC_SetPriorityGrouping>
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	b086      	sub	sp, #24
 8001996:	af00      	add	r7, sp, #0
 8001998:	4603      	mov	r3, r0
 800199a:	60b9      	str	r1, [r7, #8]
 800199c:	607a      	str	r2, [r7, #4]
 800199e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019a4:	f7ff ff3e 	bl	8001824 <__NVIC_GetPriorityGrouping>
 80019a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	68b9      	ldr	r1, [r7, #8]
 80019ae:	6978      	ldr	r0, [r7, #20]
 80019b0:	f7ff ff8e 	bl	80018d0 <NVIC_EncodePriority>
 80019b4:	4602      	mov	r2, r0
 80019b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ba:	4611      	mov	r1, r2
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff ff5d 	bl	800187c <__NVIC_SetPriority>
}
 80019c2:	bf00      	nop
 80019c4:	3718      	adds	r7, #24
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b082      	sub	sp, #8
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	4603      	mov	r3, r0
 80019d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff ff31 	bl	8001840 <__NVIC_EnableIRQ>
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b082      	sub	sp, #8
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f7ff ffa2 	bl	8001938 <SysTick_Config>
 80019f4:	4603      	mov	r3, r0
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
	...

08001a00 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d101      	bne.n	8001a12 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e0ac      	b.n	8001b6c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f000 faac 	bl	8001f74 <DFSDM_GetChannelFromInstance>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	4a55      	ldr	r2, [pc, #340]	@ (8001b74 <HAL_DFSDM_ChannelInit+0x174>)
 8001a20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e09f      	b.n	8001b6c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f7ff fbf9 	bl	8001224 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001a32:	4b51      	ldr	r3, [pc, #324]	@ (8001b78 <HAL_DFSDM_ChannelInit+0x178>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	3301      	adds	r3, #1
 8001a38:	4a4f      	ldr	r2, [pc, #316]	@ (8001b78 <HAL_DFSDM_ChannelInit+0x178>)
 8001a3a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001a3c:	4b4e      	ldr	r3, [pc, #312]	@ (8001b78 <HAL_DFSDM_ChannelInit+0x178>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d125      	bne.n	8001a90 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001a44:	4b4d      	ldr	r3, [pc, #308]	@ (8001b7c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a4c      	ldr	r2, [pc, #304]	@ (8001b7c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a4a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001a4e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001a50:	4b4a      	ldr	r3, [pc, #296]	@ (8001b7c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	4948      	ldr	r1, [pc, #288]	@ (8001b7c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001a5e:	4b47      	ldr	r3, [pc, #284]	@ (8001b7c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a46      	ldr	r2, [pc, #280]	@ (8001b7c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a64:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8001a68:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	791b      	ldrb	r3, [r3, #4]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d108      	bne.n	8001a84 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001a72:	4b42      	ldr	r3, [pc, #264]	@ (8001b7c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	041b      	lsls	r3, r3, #16
 8001a7e:	493f      	ldr	r1, [pc, #252]	@ (8001b7c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a80:	4313      	orrs	r3, r2
 8001a82:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001a84:	4b3d      	ldr	r3, [pc, #244]	@ (8001b7c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a3c      	ldr	r2, [pc, #240]	@ (8001b7c <HAL_DFSDM_ChannelInit+0x17c>)
 8001a8a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001a8e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8001a9e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	6819      	ldr	r1, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001aae:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001ab4:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	430a      	orrs	r2, r1
 8001abc:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f022 020f 	bic.w	r2, r2, #15
 8001acc:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	6819      	ldr	r1, [r3, #0]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001adc:	431a      	orrs	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	430a      	orrs	r2, r1
 8001ae4:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	689a      	ldr	r2, [r3, #8]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8001af4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	6899      	ldr	r1, [r3, #8]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b04:	3b01      	subs	r3, #1
 8001b06:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001b08:	431a      	orrs	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	685a      	ldr	r2, [r3, #4]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f002 0207 	and.w	r2, r2, #7
 8001b20:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6859      	ldr	r1, [r3, #4]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b2c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b32:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001b34:	431a      	orrs	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	430a      	orrs	r2, r1
 8001b3c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001b4c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2201      	movs	r2, #1
 8001b52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 fa0a 	bl	8001f74 <DFSDM_GetChannelFromInstance>
 8001b60:	4602      	mov	r2, r0
 8001b62:	4904      	ldr	r1, [pc, #16]	@ (8001b74 <HAL_DFSDM_ChannelInit+0x174>)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001b6a:	2300      	movs	r3, #0
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	20005740 	.word	0x20005740
 8001b78:	2000573c 	.word	0x2000573c
 8001b7c:	40016000 	.word	0x40016000

08001b80 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e0ca      	b.n	8001d28 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a66      	ldr	r2, [pc, #408]	@ (8001d30 <HAL_DFSDM_FilterInit+0x1b0>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d109      	bne.n	8001bb0 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d003      	beq.n	8001bac <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d101      	bne.n	8001bb0 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e0bb      	b.n	8001d28 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2201      	movs	r2, #1
 8001bba:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f7ff fa7f 	bl	80010cc <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8001bdc:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	7a1b      	ldrb	r3, [r3, #8]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d108      	bne.n	8001bf8 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	e007      	b.n	8001c08 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8001c06:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	7a5b      	ldrb	r3, [r3, #9]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d108      	bne.n	8001c22 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	e007      	b.n	8001c32 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8001c30:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	6812      	ldr	r2, [r2, #0]
 8001c3c:	f423 43ce 	bic.w	r3, r3, #26368	@ 0x6700
 8001c40:	f023 0308 	bic.w	r3, r3, #8
 8001c44:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d108      	bne.n	8001c60 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	6819      	ldr	r1, [r3, #0]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	695a      	ldr	r2, [r3, #20]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	7c1b      	ldrb	r3, [r3, #16]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d108      	bne.n	8001c7a <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f042 0210 	orr.w	r2, r2, #16
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	e007      	b.n	8001c8a <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f022 0210 	bic.w	r2, r2, #16
 8001c88:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	7c5b      	ldrb	r3, [r3, #17]
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d108      	bne.n	8001ca4 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f042 0220 	orr.w	r2, r2, #32
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	e007      	b.n	8001cb4 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f022 0220 	bic.w	r2, r2, #32
 8001cb2:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	6812      	ldr	r2, [r2, #0]
 8001cbe:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 8001cc2:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8001cc6:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	6959      	ldr	r1, [r3, #20]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a1b      	ldr	r3, [r3, #32]
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001cda:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce0:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8001ce2:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685a      	ldr	r2, [r3, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	68da      	ldr	r2, [r3, #12]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	699a      	ldr	r2, [r3, #24]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	7c1a      	ldrb	r2, [r3, #16]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f042 0201 	orr.w	r2, r2, #1
 8001d1c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40016100 	.word	0x40016100

08001d34 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b087      	sub	sp, #28
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d40:	2300      	movs	r3, #0
 8001d42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d02e      	beq.n	8001dac <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001d54:	2bff      	cmp	r3, #255	@ 0xff
 8001d56:	d029      	beq.n	8001dac <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	68fa      	ldr	r2, [r7, #12]
 8001d60:	6812      	ldr	r2, [r2, #0]
 8001d62:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001d66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d6a:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d10d      	bne.n	8001d8e <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	021b      	lsls	r3, r3, #8
 8001d7c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8001d80:	431a      	orrs	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	e00a      	b.n	8001da4 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	6819      	ldr	r1, [r3, #0]
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	021b      	lsls	r3, r3, #8
 8001d98:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	631a      	str	r2, [r3, #48]	@ 0x30
 8001daa:	e001      	b.n	8001db0 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8001db0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	371c      	adds	r7, #28
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
	...

08001dc0 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d002      	beq.n	8001ddc <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d102      	bne.n	8001de2 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	75fb      	strb	r3, [r7, #23]
 8001de0:	e064      	b.n	8001eac <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001df0:	d002      	beq.n	8001df8 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	75fb      	strb	r3, [r7, #23]
 8001df6:	e059      	b.n	8001eac <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d10e      	bne.n	8001e1e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d10a      	bne.n	8001e1e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e0c:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d105      	bne.n	8001e1e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d002      	beq.n	8001e1e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	75fb      	strb	r3, [r7, #23]
 8001e1c:	e046      	b.n	8001eac <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d10b      	bne.n	8001e3e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d107      	bne.n	8001e3e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e32:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001e34:	2b20      	cmp	r3, #32
 8001e36:	d102      	bne.n	8001e3e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	75fb      	strb	r3, [r7, #23]
 8001e3c:	e036      	b.n	8001eac <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d004      	beq.n	8001e52 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8001e4e:	2b03      	cmp	r3, #3
 8001e50:	d12a      	bne.n	8001ea8 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e56:	4a18      	ldr	r2, [pc, #96]	@ (8001eb8 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8001e58:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e5e:	4a17      	ldr	r2, [pc, #92]	@ (8001ebc <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8001e60:	635a      	str	r2, [r3, #52]	@ 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e66:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8001e68:	2b20      	cmp	r3, #32
 8001e6a:	d101      	bne.n	8001e70 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8001e6c:	4a14      	ldr	r2, [pc, #80]	@ (8001ec0 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8001e6e:	e000      	b.n	8001e72 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8001e70:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e76:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	331c      	adds	r3, #28
 8001e82:	4619      	mov	r1, r3
 8001e84:	68ba      	ldr	r2, [r7, #8]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	f000 fa1c 	bl	80022c4 <HAL_DMA_Start_IT>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d006      	beq.n	8001ea0 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	22ff      	movs	r2, #255	@ 0xff
 8001e96:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      status = HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001e9e:	e005      	b.n	8001eac <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8001ea0:	68f8      	ldr	r0, [r7, #12]
 8001ea2:	f000 f8b3 	bl	800200c <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001ea6:	e001      	b.n	8001eac <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8001eac:	7dfb      	ldrb	r3, [r7, #23]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	08001f35 	.word	0x08001f35
 8001ebc:	08001f51 	.word	0x08001f51
 8001ec0:	08001f19 	.word	0x08001f19

08001ec4 <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d007      	beq.n	8001eea <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8001ee0:	2b04      	cmp	r3, #4
 8001ee2:	d002      	beq.n	8001eea <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	73fb      	strb	r3, [r7, #15]
 8001ee8:	e007      	b.n	8001efa <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f000 fa48 	bl	8002384 <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f000 f8df 	bl	80020b8 <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 8001efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3710      	adds	r7, #16
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8001f0c:	bf00      	nop
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f24:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8001f26:	68f8      	ldr	r0, [r7, #12]
 8001f28:	f7fe fc66 	bl	80007f8 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8001f2c:	bf00      	nop
 8001f2e:	3710      	adds	r7, #16
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f40:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8001f42:	68f8      	ldr	r0, [r7, #12]
 8001f44:	f7fe fd02 	bl	800094c <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 8001f48:	bf00      	nop
 8001f4a:	3710      	adds	r7, #16
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f5c:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2203      	movs	r2, #3
 8001f62:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	f7ff ffcd 	bl	8001f04 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 8001f6a:	bf00      	nop
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
	...

08001f74 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	4a1c      	ldr	r2, [pc, #112]	@ (8001ff0 <DFSDM_GetChannelFromInstance+0x7c>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d102      	bne.n	8001f8a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	60fb      	str	r3, [r7, #12]
 8001f88:	e02b      	b.n	8001fe2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a19      	ldr	r2, [pc, #100]	@ (8001ff4 <DFSDM_GetChannelFromInstance+0x80>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d102      	bne.n	8001f98 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8001f92:	2301      	movs	r3, #1
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	e024      	b.n	8001fe2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a17      	ldr	r2, [pc, #92]	@ (8001ff8 <DFSDM_GetChannelFromInstance+0x84>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d102      	bne.n	8001fa6 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	e01d      	b.n	8001fe2 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a14      	ldr	r2, [pc, #80]	@ (8001ffc <DFSDM_GetChannelFromInstance+0x88>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d102      	bne.n	8001fb4 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8001fae:	2304      	movs	r3, #4
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	e016      	b.n	8001fe2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4a12      	ldr	r2, [pc, #72]	@ (8002000 <DFSDM_GetChannelFromInstance+0x8c>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d102      	bne.n	8001fc2 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8001fbc:	2305      	movs	r3, #5
 8001fbe:	60fb      	str	r3, [r7, #12]
 8001fc0:	e00f      	b.n	8001fe2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a0f      	ldr	r2, [pc, #60]	@ (8002004 <DFSDM_GetChannelFromInstance+0x90>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d102      	bne.n	8001fd0 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8001fca:	2306      	movs	r3, #6
 8001fcc:	60fb      	str	r3, [r7, #12]
 8001fce:	e008      	b.n	8001fe2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	4a0d      	ldr	r2, [pc, #52]	@ (8002008 <DFSDM_GetChannelFromInstance+0x94>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d102      	bne.n	8001fde <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8001fd8:	2307      	movs	r3, #7
 8001fda:	60fb      	str	r3, [r7, #12]
 8001fdc:	e001      	b.n	8001fe2 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3714      	adds	r7, #20
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr
 8001ff0:	40016000 	.word	0x40016000
 8001ff4:	40016020 	.word	0x40016020
 8001ff8:	40016040 	.word	0x40016040
 8001ffc:	40016080 	.word	0x40016080
 8002000:	400160a0 	.word	0x400160a0
 8002004:	400160c0 	.word	0x400160c0
 8002008:	400160e0 	.word	0x400160e0

0800200c <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002018:	2b00      	cmp	r3, #0
 800201a:	d108      	bne.n	800202e <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	e033      	b.n	8002096 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 0201 	bic.w	r2, r2, #1
 800203c:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 800204c:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f042 0201 	orr.w	r2, r2, #1
 800205c:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8002064:	2b03      	cmp	r3, #3
 8002066:	d116      	bne.n	8002096 <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800206c:	2b00      	cmp	r3, #0
 800206e:	d107      	bne.n	8002080 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f042 0202 	orr.w	r2, r2, #2
 800207e:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8002086:	2b01      	cmp	r3, #1
 8002088:	d102      	bne.n	8002090 <DFSDM_RegConvStart+0x84>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208e:	e000      	b.n	8002092 <DFSDM_RegConvStart+0x86>
 8002090:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	6493      	str	r3, [r2, #72]	@ 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 800209c:	2b01      	cmp	r3, #1
 800209e:	d101      	bne.n	80020a4 <DFSDM_RegConvStart+0x98>
 80020a0:	2202      	movs	r2, #2
 80020a2:	e000      	b.n	80020a6 <DFSDM_RegConvStart+0x9a>
 80020a4:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f022 0201 	bic.w	r2, r2, #1
 80020ce:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d107      	bne.n	80020e8 <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 80020e6:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f042 0201 	orr.w	r2, r2, #1
 80020f6:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80020fe:	2b04      	cmp	r3, #4
 8002100:	d116      	bne.n	8002130 <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002106:	2b00      	cmp	r3, #0
 8002108:	d107      	bne.n	800211a <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f042 0202 	orr.w	r2, r2, #2
 8002118:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 8002120:	2b01      	cmp	r3, #1
 8002122:	d102      	bne.n	800212a <DFSDM_RegConvStop+0x72>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002128:	e000      	b.n	800212c <DFSDM_RegConvStop+0x74>
 800212a:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8002136:	2b02      	cmp	r3, #2
 8002138:	d101      	bne.n	800213e <DFSDM_RegConvStop+0x86>
 800213a:	2201      	movs	r2, #1
 800213c:	e000      	b.n	8002140 <DFSDM_RegConvStop+0x88>
 800213e:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8002146:	bf00      	nop
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
	...

08002154 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002154:	b480      	push	{r7}
 8002156:	b085      	sub	sp, #20
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e098      	b.n	8002298 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	461a      	mov	r2, r3
 800216c:	4b4d      	ldr	r3, [pc, #308]	@ (80022a4 <HAL_DMA_Init+0x150>)
 800216e:	429a      	cmp	r2, r3
 8002170:	d80f      	bhi.n	8002192 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	461a      	mov	r2, r3
 8002178:	4b4b      	ldr	r3, [pc, #300]	@ (80022a8 <HAL_DMA_Init+0x154>)
 800217a:	4413      	add	r3, r2
 800217c:	4a4b      	ldr	r2, [pc, #300]	@ (80022ac <HAL_DMA_Init+0x158>)
 800217e:	fba2 2303 	umull	r2, r3, r2, r3
 8002182:	091b      	lsrs	r3, r3, #4
 8002184:	009a      	lsls	r2, r3, #2
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a48      	ldr	r2, [pc, #288]	@ (80022b0 <HAL_DMA_Init+0x15c>)
 800218e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002190:	e00e      	b.n	80021b0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	461a      	mov	r2, r3
 8002198:	4b46      	ldr	r3, [pc, #280]	@ (80022b4 <HAL_DMA_Init+0x160>)
 800219a:	4413      	add	r3, r2
 800219c:	4a43      	ldr	r2, [pc, #268]	@ (80022ac <HAL_DMA_Init+0x158>)
 800219e:	fba2 2303 	umull	r2, r3, r2, r3
 80021a2:	091b      	lsrs	r3, r3, #4
 80021a4:	009a      	lsls	r2, r3, #2
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a42      	ldr	r2, [pc, #264]	@ (80022b8 <HAL_DMA_Init+0x164>)
 80021ae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2202      	movs	r2, #2
 80021b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80021c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80021d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	699b      	ldr	r3, [r3, #24]
 80021e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a1b      	ldr	r3, [r3, #32]
 80021f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80021f4:	68fa      	ldr	r2, [r7, #12]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68fa      	ldr	r2, [r7, #12]
 8002200:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800220a:	d039      	beq.n	8002280 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002210:	4a27      	ldr	r2, [pc, #156]	@ (80022b0 <HAL_DMA_Init+0x15c>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d11a      	bne.n	800224c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002216:	4b29      	ldr	r3, [pc, #164]	@ (80022bc <HAL_DMA_Init+0x168>)
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221e:	f003 031c 	and.w	r3, r3, #28
 8002222:	210f      	movs	r1, #15
 8002224:	fa01 f303 	lsl.w	r3, r1, r3
 8002228:	43db      	mvns	r3, r3
 800222a:	4924      	ldr	r1, [pc, #144]	@ (80022bc <HAL_DMA_Init+0x168>)
 800222c:	4013      	ands	r3, r2
 800222e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002230:	4b22      	ldr	r3, [pc, #136]	@ (80022bc <HAL_DMA_Init+0x168>)
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6859      	ldr	r1, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800223c:	f003 031c 	and.w	r3, r3, #28
 8002240:	fa01 f303 	lsl.w	r3, r1, r3
 8002244:	491d      	ldr	r1, [pc, #116]	@ (80022bc <HAL_DMA_Init+0x168>)
 8002246:	4313      	orrs	r3, r2
 8002248:	600b      	str	r3, [r1, #0]
 800224a:	e019      	b.n	8002280 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800224c:	4b1c      	ldr	r3, [pc, #112]	@ (80022c0 <HAL_DMA_Init+0x16c>)
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002254:	f003 031c 	and.w	r3, r3, #28
 8002258:	210f      	movs	r1, #15
 800225a:	fa01 f303 	lsl.w	r3, r1, r3
 800225e:	43db      	mvns	r3, r3
 8002260:	4917      	ldr	r1, [pc, #92]	@ (80022c0 <HAL_DMA_Init+0x16c>)
 8002262:	4013      	ands	r3, r2
 8002264:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002266:	4b16      	ldr	r3, [pc, #88]	@ (80022c0 <HAL_DMA_Init+0x16c>)
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6859      	ldr	r1, [r3, #4]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002272:	f003 031c 	and.w	r3, r3, #28
 8002276:	fa01 f303 	lsl.w	r3, r1, r3
 800227a:	4911      	ldr	r1, [pc, #68]	@ (80022c0 <HAL_DMA_Init+0x16c>)
 800227c:	4313      	orrs	r3, r2
 800227e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2201      	movs	r2, #1
 800228a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3714      	adds	r7, #20
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	40020407 	.word	0x40020407
 80022a8:	bffdfff8 	.word	0xbffdfff8
 80022ac:	cccccccd 	.word	0xcccccccd
 80022b0:	40020000 	.word	0x40020000
 80022b4:	bffdfbf8 	.word	0xbffdfbf8
 80022b8:	40020400 	.word	0x40020400
 80022bc:	400200a8 	.word	0x400200a8
 80022c0:	400204a8 	.word	0x400204a8

080022c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
 80022d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022d2:	2300      	movs	r3, #0
 80022d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d101      	bne.n	80022e4 <HAL_DMA_Start_IT+0x20>
 80022e0:	2302      	movs	r3, #2
 80022e2:	e04b      	b.n	800237c <HAL_DMA_Start_IT+0xb8>
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d13a      	bne.n	800236e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2202      	movs	r2, #2
 80022fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2200      	movs	r2, #0
 8002304:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f022 0201 	bic.w	r2, r2, #1
 8002314:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	68b9      	ldr	r1, [r7, #8]
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	f000 f91e 	bl	800255e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	2b00      	cmp	r3, #0
 8002328:	d008      	beq.n	800233c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f042 020e 	orr.w	r2, r2, #14
 8002338:	601a      	str	r2, [r3, #0]
 800233a:	e00f      	b.n	800235c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f022 0204 	bic.w	r2, r2, #4
 800234a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f042 020a 	orr.w	r2, r2, #10
 800235a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f042 0201 	orr.w	r2, r2, #1
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	e005      	b.n	800237a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002376:	2302      	movs	r3, #2
 8002378:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800237a:	7dfb      	ldrb	r3, [r7, #23]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800238c:	2300      	movs	r3, #0
 800238e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002396:	b2db      	uxtb	r3, r3
 8002398:	2b02      	cmp	r3, #2
 800239a:	d008      	beq.n	80023ae <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2204      	movs	r2, #4
 80023a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e022      	b.n	80023f4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f022 020e 	bic.w	r2, r2, #14
 80023bc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 0201 	bic.w	r2, r2, #1
 80023cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d2:	f003 021c 	and.w	r2, r3, #28
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023da:	2101      	movs	r1, #1
 80023dc:	fa01 f202 	lsl.w	r2, r1, r2
 80023e0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2201      	movs	r2, #1
 80023e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80023f2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3714      	adds	r7, #20
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241c:	f003 031c 	and.w	r3, r3, #28
 8002420:	2204      	movs	r2, #4
 8002422:	409a      	lsls	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	4013      	ands	r3, r2
 8002428:	2b00      	cmp	r3, #0
 800242a:	d026      	beq.n	800247a <HAL_DMA_IRQHandler+0x7a>
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	f003 0304 	and.w	r3, r3, #4
 8002432:	2b00      	cmp	r3, #0
 8002434:	d021      	beq.n	800247a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0320 	and.w	r3, r3, #32
 8002440:	2b00      	cmp	r3, #0
 8002442:	d107      	bne.n	8002454 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f022 0204 	bic.w	r2, r2, #4
 8002452:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002458:	f003 021c 	and.w	r2, r3, #28
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002460:	2104      	movs	r1, #4
 8002462:	fa01 f202 	lsl.w	r2, r1, r2
 8002466:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246c:	2b00      	cmp	r3, #0
 800246e:	d071      	beq.n	8002554 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002478:	e06c      	b.n	8002554 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247e:	f003 031c 	and.w	r3, r3, #28
 8002482:	2202      	movs	r2, #2
 8002484:	409a      	lsls	r2, r3
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	4013      	ands	r3, r2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d02e      	beq.n	80024ec <HAL_DMA_IRQHandler+0xec>
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	f003 0302 	and.w	r3, r3, #2
 8002494:	2b00      	cmp	r3, #0
 8002496:	d029      	beq.n	80024ec <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0320 	and.w	r3, r3, #32
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d10b      	bne.n	80024be <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 020a 	bic.w	r2, r2, #10
 80024b4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2201      	movs	r2, #1
 80024ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c2:	f003 021c 	and.w	r2, r3, #28
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	2102      	movs	r1, #2
 80024cc:	fa01 f202 	lsl.w	r2, r1, r2
 80024d0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d038      	beq.n	8002554 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80024ea:	e033      	b.n	8002554 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f0:	f003 031c 	and.w	r3, r3, #28
 80024f4:	2208      	movs	r2, #8
 80024f6:	409a      	lsls	r2, r3
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	4013      	ands	r3, r2
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d02a      	beq.n	8002556 <HAL_DMA_IRQHandler+0x156>
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	f003 0308 	and.w	r3, r3, #8
 8002506:	2b00      	cmp	r3, #0
 8002508:	d025      	beq.n	8002556 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f022 020e 	bic.w	r2, r2, #14
 8002518:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251e:	f003 021c 	and.w	r2, r3, #28
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002526:	2101      	movs	r1, #1
 8002528:	fa01 f202 	lsl.w	r2, r1, r2
 800252c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002548:	2b00      	cmp	r3, #0
 800254a:	d004      	beq.n	8002556 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002554:	bf00      	nop
 8002556:	bf00      	nop
}
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800255e:	b480      	push	{r7}
 8002560:	b085      	sub	sp, #20
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002570:	f003 021c 	and.w	r2, r3, #28
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002578:	2101      	movs	r1, #1
 800257a:	fa01 f202 	lsl.w	r2, r1, r2
 800257e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	683a      	ldr	r2, [r7, #0]
 8002586:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	2b10      	cmp	r3, #16
 800258e:	d108      	bne.n	80025a2 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	68ba      	ldr	r2, [r7, #8]
 800259e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80025a0:	e007      	b.n	80025b2 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68ba      	ldr	r2, [r7, #8]
 80025a8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	60da      	str	r2, [r3, #12]
}
 80025b2:	bf00      	nop
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
	...

080025c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b087      	sub	sp, #28
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025ca:	2300      	movs	r3, #0
 80025cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025ce:	e17f      	b.n	80028d0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	2101      	movs	r1, #1
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	fa01 f303 	lsl.w	r3, r1, r3
 80025dc:	4013      	ands	r3, r2
 80025de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	f000 8171 	beq.w	80028ca <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f003 0303 	and.w	r3, r3, #3
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d005      	beq.n	8002600 <HAL_GPIO_Init+0x40>
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f003 0303 	and.w	r3, r3, #3
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d130      	bne.n	8002662 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	2203      	movs	r2, #3
 800260c:	fa02 f303 	lsl.w	r3, r2, r3
 8002610:	43db      	mvns	r3, r3
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	4013      	ands	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	fa02 f303 	lsl.w	r3, r2, r3
 8002624:	693a      	ldr	r2, [r7, #16]
 8002626:	4313      	orrs	r3, r2
 8002628:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002636:	2201      	movs	r2, #1
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	fa02 f303 	lsl.w	r3, r2, r3
 800263e:	43db      	mvns	r3, r3
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	4013      	ands	r3, r2
 8002644:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	091b      	lsrs	r3, r3, #4
 800264c:	f003 0201 	and.w	r2, r3, #1
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	4313      	orrs	r3, r2
 800265a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f003 0303 	and.w	r3, r3, #3
 800266a:	2b03      	cmp	r3, #3
 800266c:	d118      	bne.n	80026a0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002672:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002674:	2201      	movs	r2, #1
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	fa02 f303 	lsl.w	r3, r2, r3
 800267c:	43db      	mvns	r3, r3
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	4013      	ands	r3, r2
 8002682:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	08db      	lsrs	r3, r3, #3
 800268a:	f003 0201 	and.w	r2, r3, #1
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	fa02 f303 	lsl.w	r3, r2, r3
 8002694:	693a      	ldr	r2, [r7, #16]
 8002696:	4313      	orrs	r3, r2
 8002698:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	693a      	ldr	r2, [r7, #16]
 800269e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f003 0303 	and.w	r3, r3, #3
 80026a8:	2b03      	cmp	r3, #3
 80026aa:	d017      	beq.n	80026dc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	2203      	movs	r2, #3
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	43db      	mvns	r3, r3
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	4013      	ands	r3, r2
 80026c2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	689a      	ldr	r2, [r3, #8]
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	005b      	lsls	r3, r3, #1
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f003 0303 	and.w	r3, r3, #3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d123      	bne.n	8002730 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	08da      	lsrs	r2, r3, #3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	3208      	adds	r2, #8
 80026f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f003 0307 	and.w	r3, r3, #7
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	220f      	movs	r2, #15
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	43db      	mvns	r3, r3
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	4013      	ands	r3, r2
 800270a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	691a      	ldr	r2, [r3, #16]
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	f003 0307 	and.w	r3, r3, #7
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	4313      	orrs	r3, r2
 8002720:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	08da      	lsrs	r2, r3, #3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	3208      	adds	r2, #8
 800272a:	6939      	ldr	r1, [r7, #16]
 800272c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	2203      	movs	r2, #3
 800273c:	fa02 f303 	lsl.w	r3, r2, r3
 8002740:	43db      	mvns	r3, r3
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	4013      	ands	r3, r2
 8002746:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f003 0203 	and.w	r2, r3, #3
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	4313      	orrs	r3, r2
 800275c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800276c:	2b00      	cmp	r3, #0
 800276e:	f000 80ac 	beq.w	80028ca <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002772:	4b5f      	ldr	r3, [pc, #380]	@ (80028f0 <HAL_GPIO_Init+0x330>)
 8002774:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002776:	4a5e      	ldr	r2, [pc, #376]	@ (80028f0 <HAL_GPIO_Init+0x330>)
 8002778:	f043 0301 	orr.w	r3, r3, #1
 800277c:	6613      	str	r3, [r2, #96]	@ 0x60
 800277e:	4b5c      	ldr	r3, [pc, #368]	@ (80028f0 <HAL_GPIO_Init+0x330>)
 8002780:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	60bb      	str	r3, [r7, #8]
 8002788:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800278a:	4a5a      	ldr	r2, [pc, #360]	@ (80028f4 <HAL_GPIO_Init+0x334>)
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	089b      	lsrs	r3, r3, #2
 8002790:	3302      	adds	r3, #2
 8002792:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002796:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	f003 0303 	and.w	r3, r3, #3
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	220f      	movs	r2, #15
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	43db      	mvns	r3, r3
 80027a8:	693a      	ldr	r2, [r7, #16]
 80027aa:	4013      	ands	r3, r2
 80027ac:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80027b4:	d025      	beq.n	8002802 <HAL_GPIO_Init+0x242>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a4f      	ldr	r2, [pc, #316]	@ (80028f8 <HAL_GPIO_Init+0x338>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d01f      	beq.n	80027fe <HAL_GPIO_Init+0x23e>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a4e      	ldr	r2, [pc, #312]	@ (80028fc <HAL_GPIO_Init+0x33c>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d019      	beq.n	80027fa <HAL_GPIO_Init+0x23a>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a4d      	ldr	r2, [pc, #308]	@ (8002900 <HAL_GPIO_Init+0x340>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d013      	beq.n	80027f6 <HAL_GPIO_Init+0x236>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a4c      	ldr	r2, [pc, #304]	@ (8002904 <HAL_GPIO_Init+0x344>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d00d      	beq.n	80027f2 <HAL_GPIO_Init+0x232>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a4b      	ldr	r2, [pc, #300]	@ (8002908 <HAL_GPIO_Init+0x348>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d007      	beq.n	80027ee <HAL_GPIO_Init+0x22e>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a4a      	ldr	r2, [pc, #296]	@ (800290c <HAL_GPIO_Init+0x34c>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d101      	bne.n	80027ea <HAL_GPIO_Init+0x22a>
 80027e6:	2306      	movs	r3, #6
 80027e8:	e00c      	b.n	8002804 <HAL_GPIO_Init+0x244>
 80027ea:	2307      	movs	r3, #7
 80027ec:	e00a      	b.n	8002804 <HAL_GPIO_Init+0x244>
 80027ee:	2305      	movs	r3, #5
 80027f0:	e008      	b.n	8002804 <HAL_GPIO_Init+0x244>
 80027f2:	2304      	movs	r3, #4
 80027f4:	e006      	b.n	8002804 <HAL_GPIO_Init+0x244>
 80027f6:	2303      	movs	r3, #3
 80027f8:	e004      	b.n	8002804 <HAL_GPIO_Init+0x244>
 80027fa:	2302      	movs	r3, #2
 80027fc:	e002      	b.n	8002804 <HAL_GPIO_Init+0x244>
 80027fe:	2301      	movs	r3, #1
 8002800:	e000      	b.n	8002804 <HAL_GPIO_Init+0x244>
 8002802:	2300      	movs	r3, #0
 8002804:	697a      	ldr	r2, [r7, #20]
 8002806:	f002 0203 	and.w	r2, r2, #3
 800280a:	0092      	lsls	r2, r2, #2
 800280c:	4093      	lsls	r3, r2
 800280e:	693a      	ldr	r2, [r7, #16]
 8002810:	4313      	orrs	r3, r2
 8002812:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002814:	4937      	ldr	r1, [pc, #220]	@ (80028f4 <HAL_GPIO_Init+0x334>)
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	089b      	lsrs	r3, r3, #2
 800281a:	3302      	adds	r3, #2
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002822:	4b3b      	ldr	r3, [pc, #236]	@ (8002910 <HAL_GPIO_Init+0x350>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	43db      	mvns	r3, r3
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	4013      	ands	r3, r2
 8002830:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	4313      	orrs	r3, r2
 8002844:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002846:	4a32      	ldr	r2, [pc, #200]	@ (8002910 <HAL_GPIO_Init+0x350>)
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800284c:	4b30      	ldr	r3, [pc, #192]	@ (8002910 <HAL_GPIO_Init+0x350>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	43db      	mvns	r3, r3
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	4013      	ands	r3, r2
 800285a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d003      	beq.n	8002870 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	4313      	orrs	r3, r2
 800286e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002870:	4a27      	ldr	r2, [pc, #156]	@ (8002910 <HAL_GPIO_Init+0x350>)
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002876:	4b26      	ldr	r3, [pc, #152]	@ (8002910 <HAL_GPIO_Init+0x350>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	43db      	mvns	r3, r3
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	4013      	ands	r3, r2
 8002884:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4313      	orrs	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800289a:	4a1d      	ldr	r2, [pc, #116]	@ (8002910 <HAL_GPIO_Init+0x350>)
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80028a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002910 <HAL_GPIO_Init+0x350>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	43db      	mvns	r3, r3
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	4013      	ands	r3, r2
 80028ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80028c4:	4a12      	ldr	r2, [pc, #72]	@ (8002910 <HAL_GPIO_Init+0x350>)
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	3301      	adds	r3, #1
 80028ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	fa22 f303 	lsr.w	r3, r2, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f47f ae78 	bne.w	80025d0 <HAL_GPIO_Init+0x10>
  }
}
 80028e0:	bf00      	nop
 80028e2:	bf00      	nop
 80028e4:	371c      	adds	r7, #28
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	40021000 	.word	0x40021000
 80028f4:	40010000 	.word	0x40010000
 80028f8:	48000400 	.word	0x48000400
 80028fc:	48000800 	.word	0x48000800
 8002900:	48000c00 	.word	0x48000c00
 8002904:	48001000 	.word	0x48001000
 8002908:	48001400 	.word	0x48001400
 800290c:	48001800 	.word	0x48001800
 8002910:	40010400 	.word	0x40010400

08002914 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	460b      	mov	r3, r1
 800291e:	807b      	strh	r3, [r7, #2]
 8002920:	4613      	mov	r3, r2
 8002922:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002924:	787b      	ldrb	r3, [r7, #1]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d003      	beq.n	8002932 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800292a:	887a      	ldrh	r2, [r7, #2]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002930:	e002      	b.n	8002938 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002932:	887a      	ldrh	r2, [r7, #2]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002938:	bf00      	nop
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e08d      	b.n	8002a72 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d106      	bne.n	8002970 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f7fe fcca 	bl	8001304 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2224      	movs	r2, #36	@ 0x24
 8002974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f022 0201 	bic.w	r2, r2, #1
 8002986:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685a      	ldr	r2, [r3, #4]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002994:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80029a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d107      	bne.n	80029be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	689a      	ldr	r2, [r3, #8]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029ba:	609a      	str	r2, [r3, #8]
 80029bc:	e006      	b.n	80029cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	689a      	ldr	r2, [r3, #8]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80029ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d108      	bne.n	80029e6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029e2:	605a      	str	r2, [r3, #4]
 80029e4:	e007      	b.n	80029f6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	6812      	ldr	r2, [r2, #0]
 8002a00:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a08:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	68da      	ldr	r2, [r3, #12]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a18:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	691a      	ldr	r2, [r3, #16]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	430a      	orrs	r2, r1
 8002a32:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	69d9      	ldr	r1, [r3, #28]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a1a      	ldr	r2, [r3, #32]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	430a      	orrs	r2, r1
 8002a42:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f042 0201 	orr.w	r2, r2, #1
 8002a52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2220      	movs	r2, #32
 8002a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
	...

08002a7c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b088      	sub	sp, #32
 8002a80:	af02      	add	r7, sp, #8
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	4608      	mov	r0, r1
 8002a86:	4611      	mov	r1, r2
 8002a88:	461a      	mov	r2, r3
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	817b      	strh	r3, [r7, #10]
 8002a8e:	460b      	mov	r3, r1
 8002a90:	813b      	strh	r3, [r7, #8]
 8002a92:	4613      	mov	r3, r2
 8002a94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2b20      	cmp	r3, #32
 8002aa0:	f040 80f9 	bne.w	8002c96 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aa4:	6a3b      	ldr	r3, [r7, #32]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d002      	beq.n	8002ab0 <HAL_I2C_Mem_Write+0x34>
 8002aaa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d105      	bne.n	8002abc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ab6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e0ed      	b.n	8002c98 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d101      	bne.n	8002aca <HAL_I2C_Mem_Write+0x4e>
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	e0e6      	b.n	8002c98 <HAL_I2C_Mem_Write+0x21c>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2201      	movs	r2, #1
 8002ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002ad2:	f7fe fe53 	bl	800177c <HAL_GetTick>
 8002ad6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	2319      	movs	r3, #25
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002ae4:	68f8      	ldr	r0, [r7, #12]
 8002ae6:	f000 f955 	bl	8002d94 <I2C_WaitOnFlagUntilTimeout>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e0d1      	b.n	8002c98 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2221      	movs	r2, #33	@ 0x21
 8002af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2240      	movs	r2, #64	@ 0x40
 8002b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2200      	movs	r2, #0
 8002b08:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6a3a      	ldr	r2, [r7, #32]
 8002b0e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002b14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b1c:	88f8      	ldrh	r0, [r7, #6]
 8002b1e:	893a      	ldrh	r2, [r7, #8]
 8002b20:	8979      	ldrh	r1, [r7, #10]
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	9301      	str	r3, [sp, #4]
 8002b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f000 f8b9 	bl	8002ca4 <I2C_RequestMemoryWrite>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d005      	beq.n	8002b44 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e0a9      	b.n	8002c98 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	2bff      	cmp	r3, #255	@ 0xff
 8002b4c:	d90e      	bls.n	8002b6c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	22ff      	movs	r2, #255	@ 0xff
 8002b52:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b58:	b2da      	uxtb	r2, r3
 8002b5a:	8979      	ldrh	r1, [r7, #10]
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	9300      	str	r3, [sp, #0]
 8002b60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b64:	68f8      	ldr	r0, [r7, #12]
 8002b66:	f000 fad9 	bl	800311c <I2C_TransferConfig>
 8002b6a:	e00f      	b.n	8002b8c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b7a:	b2da      	uxtb	r2, r3
 8002b7c:	8979      	ldrh	r1, [r7, #10]
 8002b7e:	2300      	movs	r3, #0
 8002b80:	9300      	str	r3, [sp, #0]
 8002b82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b86:	68f8      	ldr	r0, [r7, #12]
 8002b88:	f000 fac8 	bl	800311c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b8c:	697a      	ldr	r2, [r7, #20]
 8002b8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f000 f958 	bl	8002e46 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e07b      	b.n	8002c98 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba4:	781a      	ldrb	r2, [r3, #0]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb0:	1c5a      	adds	r2, r3, #1
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d034      	beq.n	8002c44 <HAL_I2C_Mem_Write+0x1c8>
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d130      	bne.n	8002c44 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	9300      	str	r3, [sp, #0]
 8002be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002be8:	2200      	movs	r2, #0
 8002bea:	2180      	movs	r1, #128	@ 0x80
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f000 f8d1 	bl	8002d94 <I2C_WaitOnFlagUntilTimeout>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d001      	beq.n	8002bfc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e04d      	b.n	8002c98 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	2bff      	cmp	r3, #255	@ 0xff
 8002c04:	d90e      	bls.n	8002c24 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	22ff      	movs	r2, #255	@ 0xff
 8002c0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c10:	b2da      	uxtb	r2, r3
 8002c12:	8979      	ldrh	r1, [r7, #10]
 8002c14:	2300      	movs	r3, #0
 8002c16:	9300      	str	r3, [sp, #0]
 8002c18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	f000 fa7d 	bl	800311c <I2C_TransferConfig>
 8002c22:	e00f      	b.n	8002c44 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c28:	b29a      	uxth	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	8979      	ldrh	r1, [r7, #10]
 8002c36:	2300      	movs	r3, #0
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	f000 fa6c 	bl	800311c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d19e      	bne.n	8002b8c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c52:	68f8      	ldr	r0, [r7, #12]
 8002c54:	f000 f93e 	bl	8002ed4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e01a      	b.n	8002c98 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2220      	movs	r2, #32
 8002c68:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	6859      	ldr	r1, [r3, #4]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca0 <HAL_I2C_Mem_Write+0x224>)
 8002c76:	400b      	ands	r3, r1
 8002c78:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2220      	movs	r2, #32
 8002c7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002c92:	2300      	movs	r3, #0
 8002c94:	e000      	b.n	8002c98 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002c96:	2302      	movs	r3, #2
  }
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3718      	adds	r7, #24
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	fe00e800 	.word	0xfe00e800

08002ca4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af02      	add	r7, sp, #8
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	4608      	mov	r0, r1
 8002cae:	4611      	mov	r1, r2
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	817b      	strh	r3, [r7, #10]
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	813b      	strh	r3, [r7, #8]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002cbe:	88fb      	ldrh	r3, [r7, #6]
 8002cc0:	b2da      	uxtb	r2, r3
 8002cc2:	8979      	ldrh	r1, [r7, #10]
 8002cc4:	4b20      	ldr	r3, [pc, #128]	@ (8002d48 <I2C_RequestMemoryWrite+0xa4>)
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ccc:	68f8      	ldr	r0, [r7, #12]
 8002cce:	f000 fa25 	bl	800311c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cd2:	69fa      	ldr	r2, [r7, #28]
 8002cd4:	69b9      	ldr	r1, [r7, #24]
 8002cd6:	68f8      	ldr	r0, [r7, #12]
 8002cd8:	f000 f8b5 	bl	8002e46 <I2C_WaitOnTXISFlagUntilTimeout>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e02c      	b.n	8002d40 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ce6:	88fb      	ldrh	r3, [r7, #6]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d105      	bne.n	8002cf8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002cec:	893b      	ldrh	r3, [r7, #8]
 8002cee:	b2da      	uxtb	r2, r3
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	629a      	str	r2, [r3, #40]	@ 0x28
 8002cf6:	e015      	b.n	8002d24 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002cf8:	893b      	ldrh	r3, [r7, #8]
 8002cfa:	0a1b      	lsrs	r3, r3, #8
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	b2da      	uxtb	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d06:	69fa      	ldr	r2, [r7, #28]
 8002d08:	69b9      	ldr	r1, [r7, #24]
 8002d0a:	68f8      	ldr	r0, [r7, #12]
 8002d0c:	f000 f89b 	bl	8002e46 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e012      	b.n	8002d40 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d1a:	893b      	ldrh	r3, [r7, #8]
 8002d1c:	b2da      	uxtb	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	2180      	movs	r1, #128	@ 0x80
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 f830 	bl	8002d94 <I2C_WaitOnFlagUntilTimeout>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e000      	b.n	8002d40 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	80002000 	.word	0x80002000

08002d4c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	699b      	ldr	r3, [r3, #24]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d103      	bne.n	8002d6a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2200      	movs	r2, #0
 8002d68:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	699b      	ldr	r3, [r3, #24]
 8002d70:	f003 0301 	and.w	r3, r3, #1
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d007      	beq.n	8002d88 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	699a      	ldr	r2, [r3, #24]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f042 0201 	orr.w	r2, r2, #1
 8002d86:	619a      	str	r2, [r3, #24]
  }
}
 8002d88:	bf00      	nop
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	603b      	str	r3, [r7, #0]
 8002da0:	4613      	mov	r3, r2
 8002da2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002da4:	e03b      	b.n	8002e1e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002da6:	69ba      	ldr	r2, [r7, #24]
 8002da8:	6839      	ldr	r1, [r7, #0]
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f000 f8d6 	bl	8002f5c <I2C_IsErrorOccurred>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e041      	b.n	8002e3e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dc0:	d02d      	beq.n	8002e1e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dc2:	f7fe fcdb 	bl	800177c <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	683a      	ldr	r2, [r7, #0]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d302      	bcc.n	8002dd8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d122      	bne.n	8002e1e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	699a      	ldr	r2, [r3, #24]
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	4013      	ands	r3, r2
 8002de2:	68ba      	ldr	r2, [r7, #8]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	bf0c      	ite	eq
 8002de8:	2301      	moveq	r3, #1
 8002dea:	2300      	movne	r3, #0
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	461a      	mov	r2, r3
 8002df0:	79fb      	ldrb	r3, [r7, #7]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d113      	bne.n	8002e1e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfa:	f043 0220 	orr.w	r2, r3, #32
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2220      	movs	r2, #32
 8002e06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e00f      	b.n	8002e3e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	699a      	ldr	r2, [r3, #24]
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	4013      	ands	r3, r2
 8002e28:	68ba      	ldr	r2, [r7, #8]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	bf0c      	ite	eq
 8002e2e:	2301      	moveq	r3, #1
 8002e30:	2300      	movne	r3, #0
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	461a      	mov	r2, r3
 8002e36:	79fb      	ldrb	r3, [r7, #7]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d0b4      	beq.n	8002da6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b084      	sub	sp, #16
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	60f8      	str	r0, [r7, #12]
 8002e4e:	60b9      	str	r1, [r7, #8]
 8002e50:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e52:	e033      	b.n	8002ebc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	68b9      	ldr	r1, [r7, #8]
 8002e58:	68f8      	ldr	r0, [r7, #12]
 8002e5a:	f000 f87f 	bl	8002f5c <I2C_IsErrorOccurred>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e031      	b.n	8002ecc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e6e:	d025      	beq.n	8002ebc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e70:	f7fe fc84 	bl	800177c <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d302      	bcc.n	8002e86 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d11a      	bne.n	8002ebc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	699b      	ldr	r3, [r3, #24]
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d013      	beq.n	8002ebc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e98:	f043 0220 	orr.w	r2, r3, #32
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e007      	b.n	8002ecc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	699b      	ldr	r3, [r3, #24]
 8002ec2:	f003 0302 	and.w	r3, r3, #2
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d1c4      	bne.n	8002e54 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3710      	adds	r7, #16
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ee0:	e02f      	b.n	8002f42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	68b9      	ldr	r1, [r7, #8]
 8002ee6:	68f8      	ldr	r0, [r7, #12]
 8002ee8:	f000 f838 	bl	8002f5c <I2C_IsErrorOccurred>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e02d      	b.n	8002f52 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ef6:	f7fe fc41 	bl	800177c <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	68ba      	ldr	r2, [r7, #8]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d302      	bcc.n	8002f0c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d11a      	bne.n	8002f42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	f003 0320 	and.w	r3, r3, #32
 8002f16:	2b20      	cmp	r3, #32
 8002f18:	d013      	beq.n	8002f42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1e:	f043 0220 	orr.w	r2, r3, #32
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2220      	movs	r2, #32
 8002f2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e007      	b.n	8002f52 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	f003 0320 	and.w	r3, r3, #32
 8002f4c:	2b20      	cmp	r3, #32
 8002f4e:	d1c8      	bne.n	8002ee2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3710      	adds	r7, #16
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
	...

08002f5c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b08a      	sub	sp, #40	@ 0x28
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	699b      	ldr	r3, [r3, #24]
 8002f74:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002f76:	2300      	movs	r3, #0
 8002f78:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	f003 0310 	and.w	r3, r3, #16
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d068      	beq.n	800305a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2210      	movs	r2, #16
 8002f8e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f90:	e049      	b.n	8003026 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f98:	d045      	beq.n	8003026 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f9a:	f7fe fbef 	bl	800177c <HAL_GetTick>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	68ba      	ldr	r2, [r7, #8]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d302      	bcc.n	8002fb0 <I2C_IsErrorOccurred+0x54>
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d13a      	bne.n	8003026 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fba:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002fc2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	699b      	ldr	r3, [r3, #24]
 8002fca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fd2:	d121      	bne.n	8003018 <I2C_IsErrorOccurred+0xbc>
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fda:	d01d      	beq.n	8003018 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002fdc:	7cfb      	ldrb	r3, [r7, #19]
 8002fde:	2b20      	cmp	r3, #32
 8002fe0:	d01a      	beq.n	8003018 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	685a      	ldr	r2, [r3, #4]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002ff0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002ff2:	f7fe fbc3 	bl	800177c <HAL_GetTick>
 8002ff6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ff8:	e00e      	b.n	8003018 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002ffa:	f7fe fbbf 	bl	800177c <HAL_GetTick>
 8002ffe:	4602      	mov	r2, r0
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	2b19      	cmp	r3, #25
 8003006:	d907      	bls.n	8003018 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003008:	6a3b      	ldr	r3, [r7, #32]
 800300a:	f043 0320 	orr.w	r3, r3, #32
 800300e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003016:	e006      	b.n	8003026 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	f003 0320 	and.w	r3, r3, #32
 8003022:	2b20      	cmp	r3, #32
 8003024:	d1e9      	bne.n	8002ffa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	699b      	ldr	r3, [r3, #24]
 800302c:	f003 0320 	and.w	r3, r3, #32
 8003030:	2b20      	cmp	r3, #32
 8003032:	d003      	beq.n	800303c <I2C_IsErrorOccurred+0xe0>
 8003034:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003038:	2b00      	cmp	r3, #0
 800303a:	d0aa      	beq.n	8002f92 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800303c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003040:	2b00      	cmp	r3, #0
 8003042:	d103      	bne.n	800304c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2220      	movs	r2, #32
 800304a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800304c:	6a3b      	ldr	r3, [r7, #32]
 800304e:	f043 0304 	orr.w	r3, r3, #4
 8003052:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	699b      	ldr	r3, [r3, #24]
 8003060:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003068:	2b00      	cmp	r3, #0
 800306a:	d00b      	beq.n	8003084 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800306c:	6a3b      	ldr	r3, [r7, #32]
 800306e:	f043 0301 	orr.w	r3, r3, #1
 8003072:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800307c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00b      	beq.n	80030a6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800308e:	6a3b      	ldr	r3, [r7, #32]
 8003090:	f043 0308 	orr.w	r3, r3, #8
 8003094:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800309e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d00b      	beq.n	80030c8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80030b0:	6a3b      	ldr	r3, [r7, #32]
 80030b2:	f043 0302 	orr.w	r3, r3, #2
 80030b6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80030c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d01c      	beq.n	800310a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80030d0:	68f8      	ldr	r0, [r7, #12]
 80030d2:	f7ff fe3b 	bl	8002d4c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	6859      	ldr	r1, [r3, #4]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	4b0d      	ldr	r3, [pc, #52]	@ (8003118 <I2C_IsErrorOccurred+0x1bc>)
 80030e2:	400b      	ands	r3, r1
 80030e4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80030ea:	6a3b      	ldr	r3, [r7, #32]
 80030ec:	431a      	orrs	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2220      	movs	r2, #32
 80030f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800310a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800310e:	4618      	mov	r0, r3
 8003110:	3728      	adds	r7, #40	@ 0x28
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	fe00e800 	.word	0xfe00e800

0800311c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800311c:	b480      	push	{r7}
 800311e:	b087      	sub	sp, #28
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	607b      	str	r3, [r7, #4]
 8003126:	460b      	mov	r3, r1
 8003128:	817b      	strh	r3, [r7, #10]
 800312a:	4613      	mov	r3, r2
 800312c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800312e:	897b      	ldrh	r3, [r7, #10]
 8003130:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003134:	7a7b      	ldrb	r3, [r7, #9]
 8003136:	041b      	lsls	r3, r3, #16
 8003138:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800313c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003142:	6a3b      	ldr	r3, [r7, #32]
 8003144:	4313      	orrs	r3, r2
 8003146:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800314a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	6a3b      	ldr	r3, [r7, #32]
 8003154:	0d5b      	lsrs	r3, r3, #21
 8003156:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800315a:	4b08      	ldr	r3, [pc, #32]	@ (800317c <I2C_TransferConfig+0x60>)
 800315c:	430b      	orrs	r3, r1
 800315e:	43db      	mvns	r3, r3
 8003160:	ea02 0103 	and.w	r1, r2, r3
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	697a      	ldr	r2, [r7, #20]
 800316a:	430a      	orrs	r2, r1
 800316c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800316e:	bf00      	nop
 8003170:	371c      	adds	r7, #28
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	03ff63ff 	.word	0x03ff63ff

08003180 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b20      	cmp	r3, #32
 8003194:	d138      	bne.n	8003208 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800319c:	2b01      	cmp	r3, #1
 800319e:	d101      	bne.n	80031a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80031a0:	2302      	movs	r3, #2
 80031a2:	e032      	b.n	800320a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2224      	movs	r2, #36	@ 0x24
 80031b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 0201 	bic.w	r2, r2, #1
 80031c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80031d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	6819      	ldr	r1, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	683a      	ldr	r2, [r7, #0]
 80031e0:	430a      	orrs	r2, r1
 80031e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f042 0201 	orr.w	r2, r2, #1
 80031f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2220      	movs	r2, #32
 80031f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003204:	2300      	movs	r3, #0
 8003206:	e000      	b.n	800320a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003208:	2302      	movs	r3, #2
  }
}
 800320a:	4618      	mov	r0, r3
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003216:	b480      	push	{r7}
 8003218:	b085      	sub	sp, #20
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
 800321e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003226:	b2db      	uxtb	r3, r3
 8003228:	2b20      	cmp	r3, #32
 800322a:	d139      	bne.n	80032a0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003232:	2b01      	cmp	r3, #1
 8003234:	d101      	bne.n	800323a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003236:	2302      	movs	r3, #2
 8003238:	e033      	b.n	80032a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2201      	movs	r2, #1
 800323e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2224      	movs	r2, #36	@ 0x24
 8003246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f022 0201 	bic.w	r2, r2, #1
 8003258:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003268:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	021b      	lsls	r3, r3, #8
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	4313      	orrs	r3, r2
 8003272:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f042 0201 	orr.w	r2, r2, #1
 800328a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2220      	movs	r2, #32
 8003290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800329c:	2300      	movs	r3, #0
 800329e:	e000      	b.n	80032a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80032a0:	2302      	movs	r3, #2
  }
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3714      	adds	r7, #20
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
	...

080032b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80032b4:	4b04      	ldr	r3, [pc, #16]	@ (80032c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80032bc:	4618      	mov	r0, r3
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	40007000 	.word	0x40007000

080032cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032da:	d130      	bne.n	800333e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80032dc:	4b23      	ldr	r3, [pc, #140]	@ (800336c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80032e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032e8:	d038      	beq.n	800335c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80032ea:	4b20      	ldr	r3, [pc, #128]	@ (800336c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80032f2:	4a1e      	ldr	r2, [pc, #120]	@ (800336c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032f4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032f8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80032fa:	4b1d      	ldr	r3, [pc, #116]	@ (8003370 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2232      	movs	r2, #50	@ 0x32
 8003300:	fb02 f303 	mul.w	r3, r2, r3
 8003304:	4a1b      	ldr	r2, [pc, #108]	@ (8003374 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003306:	fba2 2303 	umull	r2, r3, r2, r3
 800330a:	0c9b      	lsrs	r3, r3, #18
 800330c:	3301      	adds	r3, #1
 800330e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003310:	e002      	b.n	8003318 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	3b01      	subs	r3, #1
 8003316:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003318:	4b14      	ldr	r3, [pc, #80]	@ (800336c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800331a:	695b      	ldr	r3, [r3, #20]
 800331c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003320:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003324:	d102      	bne.n	800332c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1f2      	bne.n	8003312 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800332c:	4b0f      	ldr	r3, [pc, #60]	@ (800336c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800332e:	695b      	ldr	r3, [r3, #20]
 8003330:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003334:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003338:	d110      	bne.n	800335c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e00f      	b.n	800335e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800333e:	4b0b      	ldr	r3, [pc, #44]	@ (800336c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003346:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800334a:	d007      	beq.n	800335c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800334c:	4b07      	ldr	r3, [pc, #28]	@ (800336c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003354:	4a05      	ldr	r2, [pc, #20]	@ (800336c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003356:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800335a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3714      	adds	r7, #20
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	40007000 	.word	0x40007000
 8003370:	20000000 	.word	0x20000000
 8003374:	431bde83 	.word	0x431bde83

08003378 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b088      	sub	sp, #32
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e3ca      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800338a:	4b97      	ldr	r3, [pc, #604]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f003 030c 	and.w	r3, r3, #12
 8003392:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003394:	4b94      	ldr	r3, [pc, #592]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	f003 0303 	and.w	r3, r3, #3
 800339c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0310 	and.w	r3, r3, #16
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f000 80e4 	beq.w	8003574 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d007      	beq.n	80033c2 <HAL_RCC_OscConfig+0x4a>
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	2b0c      	cmp	r3, #12
 80033b6:	f040 808b 	bne.w	80034d0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	f040 8087 	bne.w	80034d0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033c2:	4b89      	ldr	r3, [pc, #548]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d005      	beq.n	80033da <HAL_RCC_OscConfig+0x62>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	699b      	ldr	r3, [r3, #24]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e3a2      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a1a      	ldr	r2, [r3, #32]
 80033de:	4b82      	ldr	r3, [pc, #520]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0308 	and.w	r3, r3, #8
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d004      	beq.n	80033f4 <HAL_RCC_OscConfig+0x7c>
 80033ea:	4b7f      	ldr	r3, [pc, #508]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033f2:	e005      	b.n	8003400 <HAL_RCC_OscConfig+0x88>
 80033f4:	4b7c      	ldr	r3, [pc, #496]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 80033f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033fa:	091b      	lsrs	r3, r3, #4
 80033fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003400:	4293      	cmp	r3, r2
 8003402:	d223      	bcs.n	800344c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	4618      	mov	r0, r3
 800340a:	f000 fd55 	bl	8003eb8 <RCC_SetFlashLatencyFromMSIRange>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e383      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003418:	4b73      	ldr	r3, [pc, #460]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a72      	ldr	r2, [pc, #456]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 800341e:	f043 0308 	orr.w	r3, r3, #8
 8003422:	6013      	str	r3, [r2, #0]
 8003424:	4b70      	ldr	r3, [pc, #448]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	496d      	ldr	r1, [pc, #436]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003432:	4313      	orrs	r3, r2
 8003434:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003436:	4b6c      	ldr	r3, [pc, #432]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	69db      	ldr	r3, [r3, #28]
 8003442:	021b      	lsls	r3, r3, #8
 8003444:	4968      	ldr	r1, [pc, #416]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003446:	4313      	orrs	r3, r2
 8003448:	604b      	str	r3, [r1, #4]
 800344a:	e025      	b.n	8003498 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800344c:	4b66      	ldr	r3, [pc, #408]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a65      	ldr	r2, [pc, #404]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003452:	f043 0308 	orr.w	r3, r3, #8
 8003456:	6013      	str	r3, [r2, #0]
 8003458:	4b63      	ldr	r3, [pc, #396]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6a1b      	ldr	r3, [r3, #32]
 8003464:	4960      	ldr	r1, [pc, #384]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003466:	4313      	orrs	r3, r2
 8003468:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800346a:	4b5f      	ldr	r3, [pc, #380]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	69db      	ldr	r3, [r3, #28]
 8003476:	021b      	lsls	r3, r3, #8
 8003478:	495b      	ldr	r1, [pc, #364]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 800347a:	4313      	orrs	r3, r2
 800347c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d109      	bne.n	8003498 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a1b      	ldr	r3, [r3, #32]
 8003488:	4618      	mov	r0, r3
 800348a:	f000 fd15 	bl	8003eb8 <RCC_SetFlashLatencyFromMSIRange>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d001      	beq.n	8003498 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e343      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003498:	f000 fc4a 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 800349c:	4602      	mov	r2, r0
 800349e:	4b52      	ldr	r3, [pc, #328]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	091b      	lsrs	r3, r3, #4
 80034a4:	f003 030f 	and.w	r3, r3, #15
 80034a8:	4950      	ldr	r1, [pc, #320]	@ (80035ec <HAL_RCC_OscConfig+0x274>)
 80034aa:	5ccb      	ldrb	r3, [r1, r3]
 80034ac:	f003 031f 	and.w	r3, r3, #31
 80034b0:	fa22 f303 	lsr.w	r3, r2, r3
 80034b4:	4a4e      	ldr	r2, [pc, #312]	@ (80035f0 <HAL_RCC_OscConfig+0x278>)
 80034b6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80034b8:	4b4e      	ldr	r3, [pc, #312]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7fe f90d 	bl	80016dc <HAL_InitTick>
 80034c2:	4603      	mov	r3, r0
 80034c4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80034c6:	7bfb      	ldrb	r3, [r7, #15]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d052      	beq.n	8003572 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80034cc:	7bfb      	ldrb	r3, [r7, #15]
 80034ce:	e327      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d032      	beq.n	800353e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80034d8:	4b43      	ldr	r3, [pc, #268]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a42      	ldr	r2, [pc, #264]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 80034de:	f043 0301 	orr.w	r3, r3, #1
 80034e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034e4:	f7fe f94a 	bl	800177c <HAL_GetTick>
 80034e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034ea:	e008      	b.n	80034fe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034ec:	f7fe f946 	bl	800177c <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e310      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034fe:	4b3a      	ldr	r3, [pc, #232]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b00      	cmp	r3, #0
 8003508:	d0f0      	beq.n	80034ec <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800350a:	4b37      	ldr	r3, [pc, #220]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a36      	ldr	r2, [pc, #216]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003510:	f043 0308 	orr.w	r3, r3, #8
 8003514:	6013      	str	r3, [r2, #0]
 8003516:	4b34      	ldr	r3, [pc, #208]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a1b      	ldr	r3, [r3, #32]
 8003522:	4931      	ldr	r1, [pc, #196]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003524:	4313      	orrs	r3, r2
 8003526:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003528:	4b2f      	ldr	r3, [pc, #188]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	69db      	ldr	r3, [r3, #28]
 8003534:	021b      	lsls	r3, r3, #8
 8003536:	492c      	ldr	r1, [pc, #176]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003538:	4313      	orrs	r3, r2
 800353a:	604b      	str	r3, [r1, #4]
 800353c:	e01a      	b.n	8003574 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800353e:	4b2a      	ldr	r3, [pc, #168]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a29      	ldr	r2, [pc, #164]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003544:	f023 0301 	bic.w	r3, r3, #1
 8003548:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800354a:	f7fe f917 	bl	800177c <HAL_GetTick>
 800354e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003550:	e008      	b.n	8003564 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003552:	f7fe f913 	bl	800177c <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	2b02      	cmp	r3, #2
 800355e:	d901      	bls.n	8003564 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e2dd      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003564:	4b20      	ldr	r3, [pc, #128]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0302 	and.w	r3, r3, #2
 800356c:	2b00      	cmp	r3, #0
 800356e:	d1f0      	bne.n	8003552 <HAL_RCC_OscConfig+0x1da>
 8003570:	e000      	b.n	8003574 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003572:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	2b00      	cmp	r3, #0
 800357e:	d074      	beq.n	800366a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	2b08      	cmp	r3, #8
 8003584:	d005      	beq.n	8003592 <HAL_RCC_OscConfig+0x21a>
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	2b0c      	cmp	r3, #12
 800358a:	d10e      	bne.n	80035aa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	2b03      	cmp	r3, #3
 8003590:	d10b      	bne.n	80035aa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003592:	4b15      	ldr	r3, [pc, #84]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d064      	beq.n	8003668 <HAL_RCC_OscConfig+0x2f0>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d160      	bne.n	8003668 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e2ba      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035b2:	d106      	bne.n	80035c2 <HAL_RCC_OscConfig+0x24a>
 80035b4:	4b0c      	ldr	r3, [pc, #48]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a0b      	ldr	r2, [pc, #44]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 80035ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035be:	6013      	str	r3, [r2, #0]
 80035c0:	e026      	b.n	8003610 <HAL_RCC_OscConfig+0x298>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035ca:	d115      	bne.n	80035f8 <HAL_RCC_OscConfig+0x280>
 80035cc:	4b06      	ldr	r3, [pc, #24]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a05      	ldr	r2, [pc, #20]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 80035d2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035d6:	6013      	str	r3, [r2, #0]
 80035d8:	4b03      	ldr	r3, [pc, #12]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a02      	ldr	r2, [pc, #8]	@ (80035e8 <HAL_RCC_OscConfig+0x270>)
 80035de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035e2:	6013      	str	r3, [r2, #0]
 80035e4:	e014      	b.n	8003610 <HAL_RCC_OscConfig+0x298>
 80035e6:	bf00      	nop
 80035e8:	40021000 	.word	0x40021000
 80035ec:	08046ad4 	.word	0x08046ad4
 80035f0:	20000000 	.word	0x20000000
 80035f4:	20000004 	.word	0x20000004
 80035f8:	4ba0      	ldr	r3, [pc, #640]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a9f      	ldr	r2, [pc, #636]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 80035fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003602:	6013      	str	r3, [r2, #0]
 8003604:	4b9d      	ldr	r3, [pc, #628]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a9c      	ldr	r2, [pc, #624]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 800360a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800360e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d013      	beq.n	8003640 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003618:	f7fe f8b0 	bl	800177c <HAL_GetTick>
 800361c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800361e:	e008      	b.n	8003632 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003620:	f7fe f8ac 	bl	800177c <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	2b64      	cmp	r3, #100	@ 0x64
 800362c:	d901      	bls.n	8003632 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e276      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003632:	4b92      	ldr	r3, [pc, #584]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d0f0      	beq.n	8003620 <HAL_RCC_OscConfig+0x2a8>
 800363e:	e014      	b.n	800366a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003640:	f7fe f89c 	bl	800177c <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003648:	f7fe f898 	bl	800177c <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b64      	cmp	r3, #100	@ 0x64
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e262      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800365a:	4b88      	ldr	r3, [pc, #544]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d1f0      	bne.n	8003648 <HAL_RCC_OscConfig+0x2d0>
 8003666:	e000      	b.n	800366a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003668:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d060      	beq.n	8003738 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003676:	69bb      	ldr	r3, [r7, #24]
 8003678:	2b04      	cmp	r3, #4
 800367a:	d005      	beq.n	8003688 <HAL_RCC_OscConfig+0x310>
 800367c:	69bb      	ldr	r3, [r7, #24]
 800367e:	2b0c      	cmp	r3, #12
 8003680:	d119      	bne.n	80036b6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	2b02      	cmp	r3, #2
 8003686:	d116      	bne.n	80036b6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003688:	4b7c      	ldr	r3, [pc, #496]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003690:	2b00      	cmp	r3, #0
 8003692:	d005      	beq.n	80036a0 <HAL_RCC_OscConfig+0x328>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e23f      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036a0:	4b76      	ldr	r3, [pc, #472]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	691b      	ldr	r3, [r3, #16]
 80036ac:	061b      	lsls	r3, r3, #24
 80036ae:	4973      	ldr	r1, [pc, #460]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036b4:	e040      	b.n	8003738 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d023      	beq.n	8003706 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036be:	4b6f      	ldr	r3, [pc, #444]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a6e      	ldr	r2, [pc, #440]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 80036c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ca:	f7fe f857 	bl	800177c <HAL_GetTick>
 80036ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036d0:	e008      	b.n	80036e4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036d2:	f7fe f853 	bl	800177c <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d901      	bls.n	80036e4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80036e0:	2303      	movs	r3, #3
 80036e2:	e21d      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036e4:	4b65      	ldr	r3, [pc, #404]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d0f0      	beq.n	80036d2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036f0:	4b62      	ldr	r3, [pc, #392]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	061b      	lsls	r3, r3, #24
 80036fe:	495f      	ldr	r1, [pc, #380]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 8003700:	4313      	orrs	r3, r2
 8003702:	604b      	str	r3, [r1, #4]
 8003704:	e018      	b.n	8003738 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003706:	4b5d      	ldr	r3, [pc, #372]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a5c      	ldr	r2, [pc, #368]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 800370c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003710:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003712:	f7fe f833 	bl	800177c <HAL_GetTick>
 8003716:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003718:	e008      	b.n	800372c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800371a:	f7fe f82f 	bl	800177c <HAL_GetTick>
 800371e:	4602      	mov	r2, r0
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	2b02      	cmp	r3, #2
 8003726:	d901      	bls.n	800372c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e1f9      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800372c:	4b53      	ldr	r3, [pc, #332]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003734:	2b00      	cmp	r3, #0
 8003736:	d1f0      	bne.n	800371a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0308 	and.w	r3, r3, #8
 8003740:	2b00      	cmp	r3, #0
 8003742:	d03c      	beq.n	80037be <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	695b      	ldr	r3, [r3, #20]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d01c      	beq.n	8003786 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800374c:	4b4b      	ldr	r3, [pc, #300]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 800374e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003752:	4a4a      	ldr	r2, [pc, #296]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 8003754:	f043 0301 	orr.w	r3, r3, #1
 8003758:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800375c:	f7fe f80e 	bl	800177c <HAL_GetTick>
 8003760:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003762:	e008      	b.n	8003776 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003764:	f7fe f80a 	bl	800177c <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b02      	cmp	r3, #2
 8003770:	d901      	bls.n	8003776 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e1d4      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003776:	4b41      	ldr	r3, [pc, #260]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 8003778:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800377c:	f003 0302 	and.w	r3, r3, #2
 8003780:	2b00      	cmp	r3, #0
 8003782:	d0ef      	beq.n	8003764 <HAL_RCC_OscConfig+0x3ec>
 8003784:	e01b      	b.n	80037be <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003786:	4b3d      	ldr	r3, [pc, #244]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 8003788:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800378c:	4a3b      	ldr	r2, [pc, #236]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 800378e:	f023 0301 	bic.w	r3, r3, #1
 8003792:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003796:	f7fd fff1 	bl	800177c <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800379c:	e008      	b.n	80037b0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800379e:	f7fd ffed 	bl	800177c <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d901      	bls.n	80037b0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e1b7      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80037b0:	4b32      	ldr	r3, [pc, #200]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 80037b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1ef      	bne.n	800379e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0304 	and.w	r3, r3, #4
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f000 80a6 	beq.w	8003918 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037cc:	2300      	movs	r3, #0
 80037ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80037d0:	4b2a      	ldr	r3, [pc, #168]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 80037d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10d      	bne.n	80037f8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037dc:	4b27      	ldr	r3, [pc, #156]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 80037de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e0:	4a26      	ldr	r2, [pc, #152]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 80037e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80037e8:	4b24      	ldr	r3, [pc, #144]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 80037ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037f0:	60bb      	str	r3, [r7, #8]
 80037f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037f4:	2301      	movs	r3, #1
 80037f6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037f8:	4b21      	ldr	r3, [pc, #132]	@ (8003880 <HAL_RCC_OscConfig+0x508>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003800:	2b00      	cmp	r3, #0
 8003802:	d118      	bne.n	8003836 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003804:	4b1e      	ldr	r3, [pc, #120]	@ (8003880 <HAL_RCC_OscConfig+0x508>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a1d      	ldr	r2, [pc, #116]	@ (8003880 <HAL_RCC_OscConfig+0x508>)
 800380a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800380e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003810:	f7fd ffb4 	bl	800177c <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003818:	f7fd ffb0 	bl	800177c <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e17a      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800382a:	4b15      	ldr	r3, [pc, #84]	@ (8003880 <HAL_RCC_OscConfig+0x508>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003832:	2b00      	cmp	r3, #0
 8003834:	d0f0      	beq.n	8003818 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	2b01      	cmp	r3, #1
 800383c:	d108      	bne.n	8003850 <HAL_RCC_OscConfig+0x4d8>
 800383e:	4b0f      	ldr	r3, [pc, #60]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 8003840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003844:	4a0d      	ldr	r2, [pc, #52]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 8003846:	f043 0301 	orr.w	r3, r3, #1
 800384a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800384e:	e029      	b.n	80038a4 <HAL_RCC_OscConfig+0x52c>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	2b05      	cmp	r3, #5
 8003856:	d115      	bne.n	8003884 <HAL_RCC_OscConfig+0x50c>
 8003858:	4b08      	ldr	r3, [pc, #32]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 800385a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800385e:	4a07      	ldr	r2, [pc, #28]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 8003860:	f043 0304 	orr.w	r3, r3, #4
 8003864:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003868:	4b04      	ldr	r3, [pc, #16]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 800386a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800386e:	4a03      	ldr	r2, [pc, #12]	@ (800387c <HAL_RCC_OscConfig+0x504>)
 8003870:	f043 0301 	orr.w	r3, r3, #1
 8003874:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003878:	e014      	b.n	80038a4 <HAL_RCC_OscConfig+0x52c>
 800387a:	bf00      	nop
 800387c:	40021000 	.word	0x40021000
 8003880:	40007000 	.word	0x40007000
 8003884:	4b9c      	ldr	r3, [pc, #624]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800388a:	4a9b      	ldr	r2, [pc, #620]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 800388c:	f023 0301 	bic.w	r3, r3, #1
 8003890:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003894:	4b98      	ldr	r3, [pc, #608]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800389a:	4a97      	ldr	r2, [pc, #604]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 800389c:	f023 0304 	bic.w	r3, r3, #4
 80038a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d016      	beq.n	80038da <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ac:	f7fd ff66 	bl	800177c <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038b2:	e00a      	b.n	80038ca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038b4:	f7fd ff62 	bl	800177c <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e12a      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038ca:	4b8b      	ldr	r3, [pc, #556]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 80038cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038d0:	f003 0302 	and.w	r3, r3, #2
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d0ed      	beq.n	80038b4 <HAL_RCC_OscConfig+0x53c>
 80038d8:	e015      	b.n	8003906 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038da:	f7fd ff4f 	bl	800177c <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038e0:	e00a      	b.n	80038f8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038e2:	f7fd ff4b 	bl	800177c <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d901      	bls.n	80038f8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e113      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038f8:	4b7f      	ldr	r3, [pc, #508]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 80038fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038fe:	f003 0302 	and.w	r3, r3, #2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d1ed      	bne.n	80038e2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003906:	7ffb      	ldrb	r3, [r7, #31]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d105      	bne.n	8003918 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800390c:	4b7a      	ldr	r3, [pc, #488]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 800390e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003910:	4a79      	ldr	r2, [pc, #484]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003912:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003916:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391c:	2b00      	cmp	r3, #0
 800391e:	f000 80fe 	beq.w	8003b1e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003926:	2b02      	cmp	r3, #2
 8003928:	f040 80d0 	bne.w	8003acc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800392c:	4b72      	ldr	r3, [pc, #456]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	f003 0203 	and.w	r2, r3, #3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800393c:	429a      	cmp	r2, r3
 800393e:	d130      	bne.n	80039a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800394a:	3b01      	subs	r3, #1
 800394c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800394e:	429a      	cmp	r2, r3
 8003950:	d127      	bne.n	80039a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800395c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800395e:	429a      	cmp	r2, r3
 8003960:	d11f      	bne.n	80039a2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800396c:	2a07      	cmp	r2, #7
 800396e:	bf14      	ite	ne
 8003970:	2201      	movne	r2, #1
 8003972:	2200      	moveq	r2, #0
 8003974:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003976:	4293      	cmp	r3, r2
 8003978:	d113      	bne.n	80039a2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003984:	085b      	lsrs	r3, r3, #1
 8003986:	3b01      	subs	r3, #1
 8003988:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800398a:	429a      	cmp	r2, r3
 800398c:	d109      	bne.n	80039a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003998:	085b      	lsrs	r3, r3, #1
 800399a:	3b01      	subs	r3, #1
 800399c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800399e:	429a      	cmp	r2, r3
 80039a0:	d06e      	beq.n	8003a80 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	2b0c      	cmp	r3, #12
 80039a6:	d069      	beq.n	8003a7c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80039a8:	4b53      	ldr	r3, [pc, #332]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d105      	bne.n	80039c0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80039b4:	4b50      	ldr	r3, [pc, #320]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e0ad      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80039c4:	4b4c      	ldr	r3, [pc, #304]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a4b      	ldr	r2, [pc, #300]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 80039ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039ce:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039d0:	f7fd fed4 	bl	800177c <HAL_GetTick>
 80039d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039d8:	f7fd fed0 	bl	800177c <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e09a      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039ea:	4b43      	ldr	r3, [pc, #268]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1f0      	bne.n	80039d8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039f6:	4b40      	ldr	r3, [pc, #256]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	4b40      	ldr	r3, [pc, #256]	@ (8003afc <HAL_RCC_OscConfig+0x784>)
 80039fc:	4013      	ands	r3, r2
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003a06:	3a01      	subs	r2, #1
 8003a08:	0112      	lsls	r2, r2, #4
 8003a0a:	4311      	orrs	r1, r2
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003a10:	0212      	lsls	r2, r2, #8
 8003a12:	4311      	orrs	r1, r2
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003a18:	0852      	lsrs	r2, r2, #1
 8003a1a:	3a01      	subs	r2, #1
 8003a1c:	0552      	lsls	r2, r2, #21
 8003a1e:	4311      	orrs	r1, r2
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003a24:	0852      	lsrs	r2, r2, #1
 8003a26:	3a01      	subs	r2, #1
 8003a28:	0652      	lsls	r2, r2, #25
 8003a2a:	4311      	orrs	r1, r2
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003a30:	0912      	lsrs	r2, r2, #4
 8003a32:	0452      	lsls	r2, r2, #17
 8003a34:	430a      	orrs	r2, r1
 8003a36:	4930      	ldr	r1, [pc, #192]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003a3c:	4b2e      	ldr	r3, [pc, #184]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a2d      	ldr	r2, [pc, #180]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003a42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a46:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a48:	4b2b      	ldr	r3, [pc, #172]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	4a2a      	ldr	r2, [pc, #168]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003a4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a52:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a54:	f7fd fe92 	bl	800177c <HAL_GetTick>
 8003a58:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a5a:	e008      	b.n	8003a6e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a5c:	f7fd fe8e 	bl	800177c <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d901      	bls.n	8003a6e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e058      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a6e:	4b22      	ldr	r3, [pc, #136]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d0f0      	beq.n	8003a5c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a7a:	e050      	b.n	8003b1e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e04f      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a80:	4b1d      	ldr	r3, [pc, #116]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d148      	bne.n	8003b1e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a19      	ldr	r2, [pc, #100]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003a92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a96:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a98:	4b17      	ldr	r3, [pc, #92]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	4a16      	ldr	r2, [pc, #88]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003a9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003aa2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003aa4:	f7fd fe6a 	bl	800177c <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aac:	f7fd fe66 	bl	800177c <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e030      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003abe:	4b0e      	ldr	r3, [pc, #56]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d0f0      	beq.n	8003aac <HAL_RCC_OscConfig+0x734>
 8003aca:	e028      	b.n	8003b1e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	2b0c      	cmp	r3, #12
 8003ad0:	d023      	beq.n	8003b1a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ad2:	4b09      	ldr	r3, [pc, #36]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a08      	ldr	r2, [pc, #32]	@ (8003af8 <HAL_RCC_OscConfig+0x780>)
 8003ad8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003adc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ade:	f7fd fe4d 	bl	800177c <HAL_GetTick>
 8003ae2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ae4:	e00c      	b.n	8003b00 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ae6:	f7fd fe49 	bl	800177c <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d905      	bls.n	8003b00 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e013      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
 8003af8:	40021000 	.word	0x40021000
 8003afc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b00:	4b09      	ldr	r3, [pc, #36]	@ (8003b28 <HAL_RCC_OscConfig+0x7b0>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1ec      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003b0c:	4b06      	ldr	r3, [pc, #24]	@ (8003b28 <HAL_RCC_OscConfig+0x7b0>)
 8003b0e:	68da      	ldr	r2, [r3, #12]
 8003b10:	4905      	ldr	r1, [pc, #20]	@ (8003b28 <HAL_RCC_OscConfig+0x7b0>)
 8003b12:	4b06      	ldr	r3, [pc, #24]	@ (8003b2c <HAL_RCC_OscConfig+0x7b4>)
 8003b14:	4013      	ands	r3, r2
 8003b16:	60cb      	str	r3, [r1, #12]
 8003b18:	e001      	b.n	8003b1e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e000      	b.n	8003b20 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003b1e:	2300      	movs	r3, #0
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3720      	adds	r7, #32
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	40021000 	.word	0x40021000
 8003b2c:	feeefffc 	.word	0xfeeefffc

08003b30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d101      	bne.n	8003b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e0e7      	b.n	8003d14 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b44:	4b75      	ldr	r3, [pc, #468]	@ (8003d1c <HAL_RCC_ClockConfig+0x1ec>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0307 	and.w	r3, r3, #7
 8003b4c:	683a      	ldr	r2, [r7, #0]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d910      	bls.n	8003b74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b52:	4b72      	ldr	r3, [pc, #456]	@ (8003d1c <HAL_RCC_ClockConfig+0x1ec>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f023 0207 	bic.w	r2, r3, #7
 8003b5a:	4970      	ldr	r1, [pc, #448]	@ (8003d1c <HAL_RCC_ClockConfig+0x1ec>)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b62:	4b6e      	ldr	r3, [pc, #440]	@ (8003d1c <HAL_RCC_ClockConfig+0x1ec>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0307 	and.w	r3, r3, #7
 8003b6a:	683a      	ldr	r2, [r7, #0]
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d001      	beq.n	8003b74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e0cf      	b.n	8003d14 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0302 	and.w	r3, r3, #2
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d010      	beq.n	8003ba2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	4b66      	ldr	r3, [pc, #408]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d908      	bls.n	8003ba2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b90:	4b63      	ldr	r3, [pc, #396]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	4960      	ldr	r1, [pc, #384]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0301 	and.w	r3, r3, #1
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d04c      	beq.n	8003c48 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b03      	cmp	r3, #3
 8003bb4:	d107      	bne.n	8003bc6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bb6:	4b5a      	ldr	r3, [pc, #360]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d121      	bne.n	8003c06 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e0a6      	b.n	8003d14 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d107      	bne.n	8003bde <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bce:	4b54      	ldr	r3, [pc, #336]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d115      	bne.n	8003c06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e09a      	b.n	8003d14 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d107      	bne.n	8003bf6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003be6:	4b4e      	ldr	r3, [pc, #312]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d109      	bne.n	8003c06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e08e      	b.n	8003d14 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d101      	bne.n	8003c06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e086      	b.n	8003d14 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c06:	4b46      	ldr	r3, [pc, #280]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f023 0203 	bic.w	r2, r3, #3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	4943      	ldr	r1, [pc, #268]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c18:	f7fd fdb0 	bl	800177c <HAL_GetTick>
 8003c1c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c1e:	e00a      	b.n	8003c36 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c20:	f7fd fdac 	bl	800177c <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e06e      	b.n	8003d14 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c36:	4b3a      	ldr	r3, [pc, #232]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f003 020c 	and.w	r2, r3, #12
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d1eb      	bne.n	8003c20 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d010      	beq.n	8003c76 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	689a      	ldr	r2, [r3, #8]
 8003c58:	4b31      	ldr	r3, [pc, #196]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d208      	bcs.n	8003c76 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c64:	4b2e      	ldr	r3, [pc, #184]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	492b      	ldr	r1, [pc, #172]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003c72:	4313      	orrs	r3, r2
 8003c74:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c76:	4b29      	ldr	r3, [pc, #164]	@ (8003d1c <HAL_RCC_ClockConfig+0x1ec>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0307 	and.w	r3, r3, #7
 8003c7e:	683a      	ldr	r2, [r7, #0]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d210      	bcs.n	8003ca6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c84:	4b25      	ldr	r3, [pc, #148]	@ (8003d1c <HAL_RCC_ClockConfig+0x1ec>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f023 0207 	bic.w	r2, r3, #7
 8003c8c:	4923      	ldr	r1, [pc, #140]	@ (8003d1c <HAL_RCC_ClockConfig+0x1ec>)
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c94:	4b21      	ldr	r3, [pc, #132]	@ (8003d1c <HAL_RCC_ClockConfig+0x1ec>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0307 	and.w	r3, r3, #7
 8003c9c:	683a      	ldr	r2, [r7, #0]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d001      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e036      	b.n	8003d14 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0304 	and.w	r3, r3, #4
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d008      	beq.n	8003cc4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	4918      	ldr	r1, [pc, #96]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0308 	and.w	r3, r3, #8
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d009      	beq.n	8003ce4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cd0:	4b13      	ldr	r3, [pc, #76]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	00db      	lsls	r3, r3, #3
 8003cde:	4910      	ldr	r1, [pc, #64]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ce4:	f000 f824 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	4b0d      	ldr	r3, [pc, #52]	@ (8003d20 <HAL_RCC_ClockConfig+0x1f0>)
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	091b      	lsrs	r3, r3, #4
 8003cf0:	f003 030f 	and.w	r3, r3, #15
 8003cf4:	490b      	ldr	r1, [pc, #44]	@ (8003d24 <HAL_RCC_ClockConfig+0x1f4>)
 8003cf6:	5ccb      	ldrb	r3, [r1, r3]
 8003cf8:	f003 031f 	and.w	r3, r3, #31
 8003cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8003d00:	4a09      	ldr	r2, [pc, #36]	@ (8003d28 <HAL_RCC_ClockConfig+0x1f8>)
 8003d02:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003d04:	4b09      	ldr	r3, [pc, #36]	@ (8003d2c <HAL_RCC_ClockConfig+0x1fc>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f7fd fce7 	bl	80016dc <HAL_InitTick>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	72fb      	strb	r3, [r7, #11]

  return status;
 8003d12:	7afb      	ldrb	r3, [r7, #11]
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3710      	adds	r7, #16
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	40022000 	.word	0x40022000
 8003d20:	40021000 	.word	0x40021000
 8003d24:	08046ad4 	.word	0x08046ad4
 8003d28:	20000000 	.word	0x20000000
 8003d2c:	20000004 	.word	0x20000004

08003d30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b089      	sub	sp, #36	@ 0x24
 8003d34:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003d36:	2300      	movs	r3, #0
 8003d38:	61fb      	str	r3, [r7, #28]
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d3e:	4b3e      	ldr	r3, [pc, #248]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	f003 030c 	and.w	r3, r3, #12
 8003d46:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d48:	4b3b      	ldr	r3, [pc, #236]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	f003 0303 	and.w	r3, r3, #3
 8003d50:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d005      	beq.n	8003d64 <HAL_RCC_GetSysClockFreq+0x34>
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	2b0c      	cmp	r3, #12
 8003d5c:	d121      	bne.n	8003da2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d11e      	bne.n	8003da2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003d64:	4b34      	ldr	r3, [pc, #208]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0308 	and.w	r3, r3, #8
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d107      	bne.n	8003d80 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003d70:	4b31      	ldr	r3, [pc, #196]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d76:	0a1b      	lsrs	r3, r3, #8
 8003d78:	f003 030f 	and.w	r3, r3, #15
 8003d7c:	61fb      	str	r3, [r7, #28]
 8003d7e:	e005      	b.n	8003d8c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003d80:	4b2d      	ldr	r3, [pc, #180]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	091b      	lsrs	r3, r3, #4
 8003d86:	f003 030f 	and.w	r3, r3, #15
 8003d8a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003d8c:	4a2b      	ldr	r2, [pc, #172]	@ (8003e3c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d94:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d10d      	bne.n	8003db8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003da0:	e00a      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	2b04      	cmp	r3, #4
 8003da6:	d102      	bne.n	8003dae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003da8:	4b25      	ldr	r3, [pc, #148]	@ (8003e40 <HAL_RCC_GetSysClockFreq+0x110>)
 8003daa:	61bb      	str	r3, [r7, #24]
 8003dac:	e004      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	2b08      	cmp	r3, #8
 8003db2:	d101      	bne.n	8003db8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003db4:	4b23      	ldr	r3, [pc, #140]	@ (8003e44 <HAL_RCC_GetSysClockFreq+0x114>)
 8003db6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	2b0c      	cmp	r3, #12
 8003dbc:	d134      	bne.n	8003e28 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	f003 0303 	and.w	r3, r3, #3
 8003dc6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d003      	beq.n	8003dd6 <HAL_RCC_GetSysClockFreq+0xa6>
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	2b03      	cmp	r3, #3
 8003dd2:	d003      	beq.n	8003ddc <HAL_RCC_GetSysClockFreq+0xac>
 8003dd4:	e005      	b.n	8003de2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003dd6:	4b1a      	ldr	r3, [pc, #104]	@ (8003e40 <HAL_RCC_GetSysClockFreq+0x110>)
 8003dd8:	617b      	str	r3, [r7, #20]
      break;
 8003dda:	e005      	b.n	8003de8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ddc:	4b19      	ldr	r3, [pc, #100]	@ (8003e44 <HAL_RCC_GetSysClockFreq+0x114>)
 8003dde:	617b      	str	r3, [r7, #20]
      break;
 8003de0:	e002      	b.n	8003de8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	617b      	str	r3, [r7, #20]
      break;
 8003de6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003de8:	4b13      	ldr	r3, [pc, #76]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	091b      	lsrs	r3, r3, #4
 8003dee:	f003 0307 	and.w	r3, r3, #7
 8003df2:	3301      	adds	r3, #1
 8003df4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003df6:	4b10      	ldr	r3, [pc, #64]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	0a1b      	lsrs	r3, r3, #8
 8003dfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e00:	697a      	ldr	r2, [r7, #20]
 8003e02:	fb03 f202 	mul.w	r2, r3, r2
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e0c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	0e5b      	lsrs	r3, r3, #25
 8003e14:	f003 0303 	and.w	r3, r3, #3
 8003e18:	3301      	adds	r3, #1
 8003e1a:	005b      	lsls	r3, r3, #1
 8003e1c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003e1e:	697a      	ldr	r2, [r7, #20]
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e26:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003e28:	69bb      	ldr	r3, [r7, #24]
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3724      	adds	r7, #36	@ 0x24
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	40021000 	.word	0x40021000
 8003e3c:	08046aec 	.word	0x08046aec
 8003e40:	00f42400 	.word	0x00f42400
 8003e44:	007a1200 	.word	0x007a1200

08003e48 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e4c:	4b03      	ldr	r3, [pc, #12]	@ (8003e5c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	20000000 	.word	0x20000000

08003e60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003e64:	f7ff fff0 	bl	8003e48 <HAL_RCC_GetHCLKFreq>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	4b06      	ldr	r3, [pc, #24]	@ (8003e84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	0a1b      	lsrs	r3, r3, #8
 8003e70:	f003 0307 	and.w	r3, r3, #7
 8003e74:	4904      	ldr	r1, [pc, #16]	@ (8003e88 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e76:	5ccb      	ldrb	r3, [r1, r3]
 8003e78:	f003 031f 	and.w	r3, r3, #31
 8003e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	40021000 	.word	0x40021000
 8003e88:	08046ae4 	.word	0x08046ae4

08003e8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003e90:	f7ff ffda 	bl	8003e48 <HAL_RCC_GetHCLKFreq>
 8003e94:	4602      	mov	r2, r0
 8003e96:	4b06      	ldr	r3, [pc, #24]	@ (8003eb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	0adb      	lsrs	r3, r3, #11
 8003e9c:	f003 0307 	and.w	r3, r3, #7
 8003ea0:	4904      	ldr	r1, [pc, #16]	@ (8003eb4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003ea2:	5ccb      	ldrb	r3, [r1, r3]
 8003ea4:	f003 031f 	and.w	r3, r3, #31
 8003ea8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	08046ae4 	.word	0x08046ae4

08003eb8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b086      	sub	sp, #24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003ec4:	4b2a      	ldr	r3, [pc, #168]	@ (8003f70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ec8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d003      	beq.n	8003ed8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003ed0:	f7ff f9ee 	bl	80032b0 <HAL_PWREx_GetVoltageRange>
 8003ed4:	6178      	str	r0, [r7, #20]
 8003ed6:	e014      	b.n	8003f02 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ed8:	4b25      	ldr	r3, [pc, #148]	@ (8003f70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003edc:	4a24      	ldr	r2, [pc, #144]	@ (8003f70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ede:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ee2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ee4:	4b22      	ldr	r3, [pc, #136]	@ (8003f70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eec:	60fb      	str	r3, [r7, #12]
 8003eee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ef0:	f7ff f9de 	bl	80032b0 <HAL_PWREx_GetVoltageRange>
 8003ef4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8003f70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003efa:	4a1d      	ldr	r2, [pc, #116]	@ (8003f70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003efc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f00:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f08:	d10b      	bne.n	8003f22 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2b80      	cmp	r3, #128	@ 0x80
 8003f0e:	d919      	bls.n	8003f44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2ba0      	cmp	r3, #160	@ 0xa0
 8003f14:	d902      	bls.n	8003f1c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f16:	2302      	movs	r3, #2
 8003f18:	613b      	str	r3, [r7, #16]
 8003f1a:	e013      	b.n	8003f44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	613b      	str	r3, [r7, #16]
 8003f20:	e010      	b.n	8003f44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2b80      	cmp	r3, #128	@ 0x80
 8003f26:	d902      	bls.n	8003f2e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003f28:	2303      	movs	r3, #3
 8003f2a:	613b      	str	r3, [r7, #16]
 8003f2c:	e00a      	b.n	8003f44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2b80      	cmp	r3, #128	@ 0x80
 8003f32:	d102      	bne.n	8003f3a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f34:	2302      	movs	r3, #2
 8003f36:	613b      	str	r3, [r7, #16]
 8003f38:	e004      	b.n	8003f44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2b70      	cmp	r3, #112	@ 0x70
 8003f3e:	d101      	bne.n	8003f44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f40:	2301      	movs	r3, #1
 8003f42:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003f44:	4b0b      	ldr	r3, [pc, #44]	@ (8003f74 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f023 0207 	bic.w	r2, r3, #7
 8003f4c:	4909      	ldr	r1, [pc, #36]	@ (8003f74 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003f54:	4b07      	ldr	r3, [pc, #28]	@ (8003f74 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0307 	and.w	r3, r3, #7
 8003f5c:	693a      	ldr	r2, [r7, #16]
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	d001      	beq.n	8003f66 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e000      	b.n	8003f68 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3718      	adds	r7, #24
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	40021000 	.word	0x40021000
 8003f74:	40022000 	.word	0x40022000

08003f78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f80:	2300      	movs	r3, #0
 8003f82:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f84:	2300      	movs	r3, #0
 8003f86:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d041      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f98:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f9c:	d02a      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003f9e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003fa2:	d824      	bhi.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003fa4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003fa8:	d008      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003faa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003fae:	d81e      	bhi.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00a      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003fb4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fb8:	d010      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003fba:	e018      	b.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003fbc:	4b86      	ldr	r3, [pc, #536]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	4a85      	ldr	r2, [pc, #532]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fc6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fc8:	e015      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	3304      	adds	r3, #4
 8003fce:	2100      	movs	r1, #0
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f001 f829 	bl	8005028 <RCCEx_PLLSAI1_Config>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fda:	e00c      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	3320      	adds	r3, #32
 8003fe0:	2100      	movs	r1, #0
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f001 f914 	bl	8005210 <RCCEx_PLLSAI2_Config>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fec:	e003      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	74fb      	strb	r3, [r7, #19]
      break;
 8003ff2:	e000      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003ff4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ff6:	7cfb      	ldrb	r3, [r7, #19]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d10b      	bne.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ffc:	4b76      	ldr	r3, [pc, #472]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004002:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800400a:	4973      	ldr	r1, [pc, #460]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800400c:	4313      	orrs	r3, r2
 800400e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004012:	e001      	b.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004014:	7cfb      	ldrb	r3, [r7, #19]
 8004016:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004020:	2b00      	cmp	r3, #0
 8004022:	d041      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004028:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800402c:	d02a      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800402e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004032:	d824      	bhi.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004034:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004038:	d008      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800403a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800403e:	d81e      	bhi.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00a      	beq.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004044:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004048:	d010      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800404a:	e018      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800404c:	4b62      	ldr	r3, [pc, #392]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	4a61      	ldr	r2, [pc, #388]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004052:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004056:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004058:	e015      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	3304      	adds	r3, #4
 800405e:	2100      	movs	r1, #0
 8004060:	4618      	mov	r0, r3
 8004062:	f000 ffe1 	bl	8005028 <RCCEx_PLLSAI1_Config>
 8004066:	4603      	mov	r3, r0
 8004068:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800406a:	e00c      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	3320      	adds	r3, #32
 8004070:	2100      	movs	r1, #0
 8004072:	4618      	mov	r0, r3
 8004074:	f001 f8cc 	bl	8005210 <RCCEx_PLLSAI2_Config>
 8004078:	4603      	mov	r3, r0
 800407a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800407c:	e003      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	74fb      	strb	r3, [r7, #19]
      break;
 8004082:	e000      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004084:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004086:	7cfb      	ldrb	r3, [r7, #19]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d10b      	bne.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800408c:	4b52      	ldr	r3, [pc, #328]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800408e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004092:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800409a:	494f      	ldr	r1, [pc, #316]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800409c:	4313      	orrs	r3, r2
 800409e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80040a2:	e001      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040a4:	7cfb      	ldrb	r3, [r7, #19]
 80040a6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f000 80a0 	beq.w	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040b6:	2300      	movs	r3, #0
 80040b8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80040ba:	4b47      	ldr	r3, [pc, #284]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d101      	bne.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x152>
 80040c6:	2301      	movs	r3, #1
 80040c8:	e000      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80040ca:	2300      	movs	r3, #0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00d      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040d0:	4b41      	ldr	r3, [pc, #260]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040d4:	4a40      	ldr	r2, [pc, #256]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040da:	6593      	str	r3, [r2, #88]	@ 0x58
 80040dc:	4b3e      	ldr	r3, [pc, #248]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040e4:	60bb      	str	r3, [r7, #8]
 80040e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040e8:	2301      	movs	r3, #1
 80040ea:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040ec:	4b3b      	ldr	r3, [pc, #236]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a3a      	ldr	r2, [pc, #232]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80040f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040f6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040f8:	f7fd fb40 	bl	800177c <HAL_GetTick>
 80040fc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80040fe:	e009      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004100:	f7fd fb3c 	bl	800177c <HAL_GetTick>
 8004104:	4602      	mov	r2, r0
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	2b02      	cmp	r3, #2
 800410c:	d902      	bls.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	74fb      	strb	r3, [r7, #19]
        break;
 8004112:	e005      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004114:	4b31      	ldr	r3, [pc, #196]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800411c:	2b00      	cmp	r3, #0
 800411e:	d0ef      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004120:	7cfb      	ldrb	r3, [r7, #19]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d15c      	bne.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004126:	4b2c      	ldr	r3, [pc, #176]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800412c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004130:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d01f      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800413e:	697a      	ldr	r2, [r7, #20]
 8004140:	429a      	cmp	r2, r3
 8004142:	d019      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004144:	4b24      	ldr	r3, [pc, #144]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800414a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800414e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004150:	4b21      	ldr	r3, [pc, #132]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004152:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004156:	4a20      	ldr	r2, [pc, #128]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004158:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800415c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004160:	4b1d      	ldr	r3, [pc, #116]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004166:	4a1c      	ldr	r2, [pc, #112]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004168:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800416c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004170:	4a19      	ldr	r2, [pc, #100]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b00      	cmp	r3, #0
 8004180:	d016      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004182:	f7fd fafb 	bl	800177c <HAL_GetTick>
 8004186:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004188:	e00b      	b.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800418a:	f7fd faf7 	bl	800177c <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004198:	4293      	cmp	r3, r2
 800419a:	d902      	bls.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	74fb      	strb	r3, [r7, #19]
            break;
 80041a0:	e006      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041a2:	4b0d      	ldr	r3, [pc, #52]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d0ec      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80041b0:	7cfb      	ldrb	r3, [r7, #19]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d10c      	bne.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041b6:	4b08      	ldr	r3, [pc, #32]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041c6:	4904      	ldr	r1, [pc, #16]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80041ce:	e009      	b.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80041d0:	7cfb      	ldrb	r3, [r7, #19]
 80041d2:	74bb      	strb	r3, [r7, #18]
 80041d4:	e006      	b.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80041d6:	bf00      	nop
 80041d8:	40021000 	.word	0x40021000
 80041dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041e0:	7cfb      	ldrb	r3, [r7, #19]
 80041e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041e4:	7c7b      	ldrb	r3, [r7, #17]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d105      	bne.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041ea:	4b9e      	ldr	r3, [pc, #632]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ee:	4a9d      	ldr	r2, [pc, #628]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0301 	and.w	r3, r3, #1
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00a      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004202:	4b98      	ldr	r3, [pc, #608]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004208:	f023 0203 	bic.w	r2, r3, #3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004210:	4994      	ldr	r1, [pc, #592]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004212:	4313      	orrs	r3, r2
 8004214:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00a      	beq.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004224:	4b8f      	ldr	r3, [pc, #572]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800422a:	f023 020c 	bic.w	r2, r3, #12
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004232:	498c      	ldr	r1, [pc, #560]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004234:	4313      	orrs	r3, r2
 8004236:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0304 	and.w	r3, r3, #4
 8004242:	2b00      	cmp	r3, #0
 8004244:	d00a      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004246:	4b87      	ldr	r3, [pc, #540]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800424c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004254:	4983      	ldr	r1, [pc, #524]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004256:	4313      	orrs	r3, r2
 8004258:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0308 	and.w	r3, r3, #8
 8004264:	2b00      	cmp	r3, #0
 8004266:	d00a      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004268:	4b7e      	ldr	r3, [pc, #504]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800426a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800426e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004276:	497b      	ldr	r1, [pc, #492]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004278:	4313      	orrs	r3, r2
 800427a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0310 	and.w	r3, r3, #16
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00a      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800428a:	4b76      	ldr	r3, [pc, #472]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800428c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004290:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004298:	4972      	ldr	r1, [pc, #456]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800429a:	4313      	orrs	r3, r2
 800429c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0320 	and.w	r3, r3, #32
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00a      	beq.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80042ac:	4b6d      	ldr	r3, [pc, #436]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ba:	496a      	ldr	r1, [pc, #424]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d00a      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80042ce:	4b65      	ldr	r3, [pc, #404]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042d4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042dc:	4961      	ldr	r1, [pc, #388]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042de:	4313      	orrs	r3, r2
 80042e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00a      	beq.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80042f0:	4b5c      	ldr	r3, [pc, #368]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042fe:	4959      	ldr	r1, [pc, #356]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004300:	4313      	orrs	r3, r2
 8004302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00a      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004312:	4b54      	ldr	r3, [pc, #336]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004318:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004320:	4950      	ldr	r1, [pc, #320]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004322:	4313      	orrs	r3, r2
 8004324:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004330:	2b00      	cmp	r3, #0
 8004332:	d00a      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004334:	4b4b      	ldr	r3, [pc, #300]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800433a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004342:	4948      	ldr	r1, [pc, #288]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004344:	4313      	orrs	r3, r2
 8004346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00a      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004356:	4b43      	ldr	r3, [pc, #268]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800435c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004364:	493f      	ldr	r1, [pc, #252]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004366:	4313      	orrs	r3, r2
 8004368:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d028      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004378:	4b3a      	ldr	r3, [pc, #232]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800437a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800437e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004386:	4937      	ldr	r1, [pc, #220]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004388:	4313      	orrs	r3, r2
 800438a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004392:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004396:	d106      	bne.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004398:	4b32      	ldr	r3, [pc, #200]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	4a31      	ldr	r2, [pc, #196]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800439e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043a2:	60d3      	str	r3, [r2, #12]
 80043a4:	e011      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043ae:	d10c      	bne.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	3304      	adds	r3, #4
 80043b4:	2101      	movs	r1, #1
 80043b6:	4618      	mov	r0, r3
 80043b8:	f000 fe36 	bl	8005028 <RCCEx_PLLSAI1_Config>
 80043bc:	4603      	mov	r3, r0
 80043be:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80043c0:	7cfb      	ldrb	r3, [r7, #19]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80043c6:	7cfb      	ldrb	r3, [r7, #19]
 80043c8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d028      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80043d6:	4b23      	ldr	r3, [pc, #140]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043dc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043e4:	491f      	ldr	r1, [pc, #124]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043f4:	d106      	bne.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043f6:	4b1b      	ldr	r3, [pc, #108]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	4a1a      	ldr	r2, [pc, #104]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004400:	60d3      	str	r3, [r2, #12]
 8004402:	e011      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004408:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800440c:	d10c      	bne.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	3304      	adds	r3, #4
 8004412:	2101      	movs	r1, #1
 8004414:	4618      	mov	r0, r3
 8004416:	f000 fe07 	bl	8005028 <RCCEx_PLLSAI1_Config>
 800441a:	4603      	mov	r3, r0
 800441c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800441e:	7cfb      	ldrb	r3, [r7, #19]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d001      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004424:	7cfb      	ldrb	r3, [r7, #19]
 8004426:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d02b      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004434:	4b0b      	ldr	r3, [pc, #44]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800443a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004442:	4908      	ldr	r1, [pc, #32]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004444:	4313      	orrs	r3, r2
 8004446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800444e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004452:	d109      	bne.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004454:	4b03      	ldr	r3, [pc, #12]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	4a02      	ldr	r2, [pc, #8]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800445a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800445e:	60d3      	str	r3, [r2, #12]
 8004460:	e014      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004462:	bf00      	nop
 8004464:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800446c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004470:	d10c      	bne.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	3304      	adds	r3, #4
 8004476:	2101      	movs	r1, #1
 8004478:	4618      	mov	r0, r3
 800447a:	f000 fdd5 	bl	8005028 <RCCEx_PLLSAI1_Config>
 800447e:	4603      	mov	r3, r0
 8004480:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004482:	7cfb      	ldrb	r3, [r7, #19]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004488:	7cfb      	ldrb	r3, [r7, #19]
 800448a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d02f      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004498:	4b2b      	ldr	r3, [pc, #172]	@ (8004548 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800449a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800449e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044a6:	4928      	ldr	r1, [pc, #160]	@ (8004548 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044b6:	d10d      	bne.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	3304      	adds	r3, #4
 80044bc:	2102      	movs	r1, #2
 80044be:	4618      	mov	r0, r3
 80044c0:	f000 fdb2 	bl	8005028 <RCCEx_PLLSAI1_Config>
 80044c4:	4603      	mov	r3, r0
 80044c6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044c8:	7cfb      	ldrb	r3, [r7, #19]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d014      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80044ce:	7cfb      	ldrb	r3, [r7, #19]
 80044d0:	74bb      	strb	r3, [r7, #18]
 80044d2:	e011      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044dc:	d10c      	bne.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	3320      	adds	r3, #32
 80044e2:	2102      	movs	r1, #2
 80044e4:	4618      	mov	r0, r3
 80044e6:	f000 fe93 	bl	8005210 <RCCEx_PLLSAI2_Config>
 80044ea:	4603      	mov	r3, r0
 80044ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044ee:	7cfb      	ldrb	r3, [r7, #19]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d001      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80044f4:	7cfb      	ldrb	r3, [r7, #19]
 80044f6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00a      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004504:	4b10      	ldr	r3, [pc, #64]	@ (8004548 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800450a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004512:	490d      	ldr	r1, [pc, #52]	@ (8004548 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004514:	4313      	orrs	r3, r2
 8004516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00b      	beq.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004526:	4b08      	ldr	r3, [pc, #32]	@ (8004548 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800452c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004536:	4904      	ldr	r1, [pc, #16]	@ (8004548 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004538:	4313      	orrs	r3, r2
 800453a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800453e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004540:	4618      	mov	r0, r3
 8004542:	3718      	adds	r7, #24
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	40021000 	.word	0x40021000

0800454c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b088      	sub	sp, #32
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8004554:	2300      	movs	r3, #0
 8004556:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800455e:	d13e      	bne.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004560:	4bb2      	ldr	r3, [pc, #712]	@ (800482c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800456a:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004572:	d028      	beq.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800457a:	f200 8542 	bhi.w	8005002 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004584:	d005      	beq.n	8004592 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800458c:	d00e      	beq.n	80045ac <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800458e:	f000 bd38 	b.w	8005002 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004592:	4ba6      	ldr	r3, [pc, #664]	@ (800482c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004594:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b02      	cmp	r3, #2
 800459e:	f040 8532 	bne.w	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 80045a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045a6:	61fb      	str	r3, [r7, #28]
      break;
 80045a8:	f000 bd2d 	b.w	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80045ac:	4b9f      	ldr	r3, [pc, #636]	@ (800482c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80045ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045b2:	f003 0302 	and.w	r3, r3, #2
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	f040 8527 	bne.w	800500a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 80045bc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80045c0:	61fb      	str	r3, [r7, #28]
      break;
 80045c2:	f000 bd22 	b.w	800500a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80045c6:	4b99      	ldr	r3, [pc, #612]	@ (800482c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80045d2:	f040 851c 	bne.w	800500e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 80045d6:	4b96      	ldr	r3, [pc, #600]	@ (8004830 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 80045d8:	61fb      	str	r3, [r7, #28]
      break;
 80045da:	f000 bd18 	b.w	800500e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045de:	4b93      	ldr	r3, [pc, #588]	@ (800482c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	f003 0303 	and.w	r3, r3, #3
 80045e6:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	2b03      	cmp	r3, #3
 80045ec:	d036      	beq.n	800465c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	2b03      	cmp	r3, #3
 80045f2:	d840      	bhi.n	8004676 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d003      	beq.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d020      	beq.n	8004642 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004600:	e039      	b.n	8004676 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004602:	4b8a      	ldr	r3, [pc, #552]	@ (800482c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0302 	and.w	r3, r3, #2
 800460a:	2b02      	cmp	r3, #2
 800460c:	d116      	bne.n	800463c <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800460e:	4b87      	ldr	r3, [pc, #540]	@ (800482c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0308 	and.w	r3, r3, #8
 8004616:	2b00      	cmp	r3, #0
 8004618:	d005      	beq.n	8004626 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800461a:	4b84      	ldr	r3, [pc, #528]	@ (800482c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	091b      	lsrs	r3, r3, #4
 8004620:	f003 030f 	and.w	r3, r3, #15
 8004624:	e005      	b.n	8004632 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8004626:	4b81      	ldr	r3, [pc, #516]	@ (800482c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004628:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800462c:	0a1b      	lsrs	r3, r3, #8
 800462e:	f003 030f 	and.w	r3, r3, #15
 8004632:	4a80      	ldr	r2, [pc, #512]	@ (8004834 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8004634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004638:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800463a:	e01f      	b.n	800467c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800463c:	2300      	movs	r3, #0
 800463e:	61bb      	str	r3, [r7, #24]
      break;
 8004640:	e01c      	b.n	800467c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004642:	4b7a      	ldr	r3, [pc, #488]	@ (800482c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800464a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800464e:	d102      	bne.n	8004656 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8004650:	4b79      	ldr	r3, [pc, #484]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8004652:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004654:	e012      	b.n	800467c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004656:	2300      	movs	r3, #0
 8004658:	61bb      	str	r3, [r7, #24]
      break;
 800465a:	e00f      	b.n	800467c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800465c:	4b73      	ldr	r3, [pc, #460]	@ (800482c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004664:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004668:	d102      	bne.n	8004670 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800466a:	4b74      	ldr	r3, [pc, #464]	@ (800483c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800466c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800466e:	e005      	b.n	800467c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004670:	2300      	movs	r3, #0
 8004672:	61bb      	str	r3, [r7, #24]
      break;
 8004674:	e002      	b.n	800467c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8004676:	2300      	movs	r3, #0
 8004678:	61bb      	str	r3, [r7, #24]
      break;
 800467a:	bf00      	nop
    }

    switch(PeriphClk)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004682:	f000 80dd 	beq.w	8004840 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800468c:	f200 84c1 	bhi.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004696:	f000 80d3 	beq.w	8004840 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046a0:	f200 84b7 	bhi.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046aa:	f000 835f 	beq.w	8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046b4:	f200 84ad 	bhi.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046be:	f000 847e 	beq.w	8004fbe <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046c8:	f200 84a3 	bhi.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046d2:	f000 82cd 	beq.w	8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046dc:	f200 8499 	bhi.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046e6:	f000 80ab 	beq.w	8004840 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046f0:	f200 848f 	bhi.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046fa:	f000 8090 	beq.w	800481e <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004704:	f200 8485 	bhi.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800470e:	d07f      	beq.n	8004810 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004716:	f200 847c 	bhi.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004720:	f000 8403 	beq.w	8004f2a <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800472a:	f200 8472 	bhi.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004734:	f000 83af 	beq.w	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800473e:	f200 8468 	bhi.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004748:	f000 8379 	beq.w	8004e3e <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004752:	f200 845e 	bhi.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2b80      	cmp	r3, #128	@ 0x80
 800475a:	f000 8344 	beq.w	8004de6 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2b80      	cmp	r3, #128	@ 0x80
 8004762:	f200 8456 	bhi.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2b20      	cmp	r3, #32
 800476a:	d84b      	bhi.n	8004804 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	f000 844f 	beq.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	3b01      	subs	r3, #1
 8004778:	2b1f      	cmp	r3, #31
 800477a:	f200 844a 	bhi.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800477e:	a201      	add	r2, pc, #4	@ (adr r2, 8004784 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004784:	0800496d 	.word	0x0800496d
 8004788:	080049db 	.word	0x080049db
 800478c:	08005013 	.word	0x08005013
 8004790:	08004a6f 	.word	0x08004a6f
 8004794:	08005013 	.word	0x08005013
 8004798:	08005013 	.word	0x08005013
 800479c:	08005013 	.word	0x08005013
 80047a0:	08004af5 	.word	0x08004af5
 80047a4:	08005013 	.word	0x08005013
 80047a8:	08005013 	.word	0x08005013
 80047ac:	08005013 	.word	0x08005013
 80047b0:	08005013 	.word	0x08005013
 80047b4:	08005013 	.word	0x08005013
 80047b8:	08005013 	.word	0x08005013
 80047bc:	08005013 	.word	0x08005013
 80047c0:	08004b6d 	.word	0x08004b6d
 80047c4:	08005013 	.word	0x08005013
 80047c8:	08005013 	.word	0x08005013
 80047cc:	08005013 	.word	0x08005013
 80047d0:	08005013 	.word	0x08005013
 80047d4:	08005013 	.word	0x08005013
 80047d8:	08005013 	.word	0x08005013
 80047dc:	08005013 	.word	0x08005013
 80047e0:	08005013 	.word	0x08005013
 80047e4:	08005013 	.word	0x08005013
 80047e8:	08005013 	.word	0x08005013
 80047ec:	08005013 	.word	0x08005013
 80047f0:	08005013 	.word	0x08005013
 80047f4:	08005013 	.word	0x08005013
 80047f8:	08005013 	.word	0x08005013
 80047fc:	08005013 	.word	0x08005013
 8004800:	08004bef 	.word	0x08004bef
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b40      	cmp	r3, #64	@ 0x40
 8004808:	f000 82c1 	beq.w	8004d8e <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800480c:	f000 bc01 	b.w	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004810:	69b9      	ldr	r1, [r7, #24]
 8004812:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004816:	f000 fdd9 	bl	80053cc <RCCEx_GetSAIxPeriphCLKFreq>
 800481a:	61f8      	str	r0, [r7, #28]
      break;
 800481c:	e3fa      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800481e:	69b9      	ldr	r1, [r7, #24]
 8004820:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004824:	f000 fdd2 	bl	80053cc <RCCEx_GetSAIxPeriphCLKFreq>
 8004828:	61f8      	str	r0, [r7, #28]
      break;
 800482a:	e3f3      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800482c:	40021000 	.word	0x40021000
 8004830:	0003d090 	.word	0x0003d090
 8004834:	08046aec 	.word	0x08046aec
 8004838:	00f42400 	.word	0x00f42400
 800483c:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8004840:	4ba9      	ldr	r3, [pc, #676]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004842:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004846:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800484a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004852:	d00c      	beq.n	800486e <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800485a:	d87f      	bhi.n	800495c <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004862:	d04e      	beq.n	8004902 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800486a:	d01d      	beq.n	80048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 800486c:	e076      	b.n	800495c <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800486e:	4b9e      	ldr	r3, [pc, #632]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0302 	and.w	r3, r3, #2
 8004876:	2b02      	cmp	r3, #2
 8004878:	d172      	bne.n	8004960 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800487a:	4b9b      	ldr	r3, [pc, #620]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0308 	and.w	r3, r3, #8
 8004882:	2b00      	cmp	r3, #0
 8004884:	d005      	beq.n	8004892 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8004886:	4b98      	ldr	r3, [pc, #608]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	091b      	lsrs	r3, r3, #4
 800488c:	f003 030f 	and.w	r3, r3, #15
 8004890:	e005      	b.n	800489e <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8004892:	4b95      	ldr	r3, [pc, #596]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004894:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004898:	0a1b      	lsrs	r3, r3, #8
 800489a:	f003 030f 	and.w	r3, r3, #15
 800489e:	4a93      	ldr	r2, [pc, #588]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80048a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048a4:	61fb      	str	r3, [r7, #28]
          break;
 80048a6:	e05b      	b.n	8004960 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80048a8:	4b8f      	ldr	r3, [pc, #572]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048b4:	d156      	bne.n	8004964 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80048b6:	4b8c      	ldr	r3, [pc, #560]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048c2:	d14f      	bne.n	8004964 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80048c4:	4b88      	ldr	r3, [pc, #544]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	0a1b      	lsrs	r3, r3, #8
 80048ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048ce:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	fb03 f202 	mul.w	r2, r3, r2
 80048d8:	4b83      	ldr	r3, [pc, #524]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	091b      	lsrs	r3, r3, #4
 80048de:	f003 0307 	and.w	r3, r3, #7
 80048e2:	3301      	adds	r3, #1
 80048e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80048ea:	4b7f      	ldr	r3, [pc, #508]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	0d5b      	lsrs	r3, r3, #21
 80048f0:	f003 0303 	and.w	r3, r3, #3
 80048f4:	3301      	adds	r3, #1
 80048f6:	005b      	lsls	r3, r3, #1
 80048f8:	69ba      	ldr	r2, [r7, #24]
 80048fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80048fe:	61fb      	str	r3, [r7, #28]
          break;
 8004900:	e030      	b.n	8004964 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004902:	4b79      	ldr	r3, [pc, #484]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800490a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800490e:	d12b      	bne.n	8004968 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004910:	4b75      	ldr	r3, [pc, #468]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004918:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800491c:	d124      	bne.n	8004968 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800491e:	4b72      	ldr	r3, [pc, #456]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	0a1b      	lsrs	r3, r3, #8
 8004924:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004928:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800492a:	69bb      	ldr	r3, [r7, #24]
 800492c:	68fa      	ldr	r2, [r7, #12]
 800492e:	fb03 f202 	mul.w	r2, r3, r2
 8004932:	4b6d      	ldr	r3, [pc, #436]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	091b      	lsrs	r3, r3, #4
 8004938:	f003 0307 	and.w	r3, r3, #7
 800493c:	3301      	adds	r3, #1
 800493e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004942:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8004944:	4b68      	ldr	r3, [pc, #416]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	0d5b      	lsrs	r3, r3, #21
 800494a:	f003 0303 	and.w	r3, r3, #3
 800494e:	3301      	adds	r3, #1
 8004950:	005b      	lsls	r3, r3, #1
 8004952:	69ba      	ldr	r2, [r7, #24]
 8004954:	fbb2 f3f3 	udiv	r3, r2, r3
 8004958:	61fb      	str	r3, [r7, #28]
          break;
 800495a:	e005      	b.n	8004968 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 800495c:	bf00      	nop
 800495e:	e359      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004960:	bf00      	nop
 8004962:	e357      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004964:	bf00      	nop
 8004966:	e355      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004968:	bf00      	nop
        break;
 800496a:	e353      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800496c:	4b5e      	ldr	r3, [pc, #376]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800496e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004972:	f003 0303 	and.w	r3, r3, #3
 8004976:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	2b03      	cmp	r3, #3
 800497c:	d827      	bhi.n	80049ce <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 800497e:	a201      	add	r2, pc, #4	@ (adr r2, 8004984 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004984:	08004995 	.word	0x08004995
 8004988:	0800499d 	.word	0x0800499d
 800498c:	080049a5 	.word	0x080049a5
 8004990:	080049b9 	.word	0x080049b9
          frequency = HAL_RCC_GetPCLK2Freq();
 8004994:	f7ff fa7a 	bl	8003e8c <HAL_RCC_GetPCLK2Freq>
 8004998:	61f8      	str	r0, [r7, #28]
          break;
 800499a:	e01d      	b.n	80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 800499c:	f7ff f9c8 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 80049a0:	61f8      	str	r0, [r7, #28]
          break;
 80049a2:	e019      	b.n	80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80049a4:	4b50      	ldr	r3, [pc, #320]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049b0:	d10f      	bne.n	80049d2 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 80049b2:	4b4f      	ldr	r3, [pc, #316]	@ (8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80049b4:	61fb      	str	r3, [r7, #28]
          break;
 80049b6:	e00c      	b.n	80049d2 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80049b8:	4b4b      	ldr	r3, [pc, #300]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d107      	bne.n	80049d6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 80049c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049ca:	61fb      	str	r3, [r7, #28]
          break;
 80049cc:	e003      	b.n	80049d6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 80049ce:	bf00      	nop
 80049d0:	e320      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049d2:	bf00      	nop
 80049d4:	e31e      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049d6:	bf00      	nop
        break;
 80049d8:	e31c      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80049da:	4b43      	ldr	r3, [pc, #268]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e0:	f003 030c 	and.w	r3, r3, #12
 80049e4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	2b0c      	cmp	r3, #12
 80049ea:	d83a      	bhi.n	8004a62 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80049ec:	a201      	add	r2, pc, #4	@ (adr r2, 80049f4 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 80049ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f2:	bf00      	nop
 80049f4:	08004a29 	.word	0x08004a29
 80049f8:	08004a63 	.word	0x08004a63
 80049fc:	08004a63 	.word	0x08004a63
 8004a00:	08004a63 	.word	0x08004a63
 8004a04:	08004a31 	.word	0x08004a31
 8004a08:	08004a63 	.word	0x08004a63
 8004a0c:	08004a63 	.word	0x08004a63
 8004a10:	08004a63 	.word	0x08004a63
 8004a14:	08004a39 	.word	0x08004a39
 8004a18:	08004a63 	.word	0x08004a63
 8004a1c:	08004a63 	.word	0x08004a63
 8004a20:	08004a63 	.word	0x08004a63
 8004a24:	08004a4d 	.word	0x08004a4d
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a28:	f7ff fa1a 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8004a2c:	61f8      	str	r0, [r7, #28]
          break;
 8004a2e:	e01d      	b.n	8004a6c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a30:	f7ff f97e 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8004a34:	61f8      	str	r0, [r7, #28]
          break;
 8004a36:	e019      	b.n	8004a6c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a38:	4b2b      	ldr	r3, [pc, #172]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a44:	d10f      	bne.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8004a46:	4b2a      	ldr	r3, [pc, #168]	@ (8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004a48:	61fb      	str	r3, [r7, #28]
          break;
 8004a4a:	e00c      	b.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004a4c:	4b26      	ldr	r3, [pc, #152]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d107      	bne.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8004a5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a5e:	61fb      	str	r3, [r7, #28]
          break;
 8004a60:	e003      	b.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8004a62:	bf00      	nop
 8004a64:	e2d6      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a66:	bf00      	nop
 8004a68:	e2d4      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a6a:	bf00      	nop
        break;
 8004a6c:	e2d2      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a74:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004a78:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	2b30      	cmp	r3, #48	@ 0x30
 8004a7e:	d021      	beq.n	8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	2b30      	cmp	r3, #48	@ 0x30
 8004a84:	d829      	bhi.n	8004ada <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	2b20      	cmp	r3, #32
 8004a8a:	d011      	beq.n	8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	2b20      	cmp	r3, #32
 8004a90:	d823      	bhi.n	8004ada <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d003      	beq.n	8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	2b10      	cmp	r3, #16
 8004a9c:	d004      	beq.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8004a9e:	e01c      	b.n	8004ada <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004aa0:	f7ff f9de 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8004aa4:	61f8      	str	r0, [r7, #28]
          break;
 8004aa6:	e01d      	b.n	8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004aa8:	f7ff f942 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8004aac:	61f8      	str	r0, [r7, #28]
          break;
 8004aae:	e019      	b.n	8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ab0:	4b0d      	ldr	r3, [pc, #52]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ab8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004abc:	d10f      	bne.n	8004ade <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004abe:	4b0c      	ldr	r3, [pc, #48]	@ (8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004ac0:	61fb      	str	r3, [r7, #28]
          break;
 8004ac2:	e00c      	b.n	8004ade <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004ac4:	4b08      	ldr	r3, [pc, #32]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aca:	f003 0302 	and.w	r3, r3, #2
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d107      	bne.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004ad2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ad6:	61fb      	str	r3, [r7, #28]
          break;
 8004ad8:	e003      	b.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004ada:	bf00      	nop
 8004adc:	e29a      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ade:	bf00      	nop
 8004ae0:	e298      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ae2:	bf00      	nop
        break;
 8004ae4:	e296      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004ae6:	bf00      	nop
 8004ae8:	40021000 	.word	0x40021000
 8004aec:	08046aec 	.word	0x08046aec
 8004af0:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004af4:	4b9b      	ldr	r3, [pc, #620]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004afa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004afe:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b04:	d021      	beq.n	8004b4a <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b0a:	d829      	bhi.n	8004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	2b80      	cmp	r3, #128	@ 0x80
 8004b10:	d011      	beq.n	8004b36 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	2b80      	cmp	r3, #128	@ 0x80
 8004b16:	d823      	bhi.n	8004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d003      	beq.n	8004b26 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	2b40      	cmp	r3, #64	@ 0x40
 8004b22:	d004      	beq.n	8004b2e <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8004b24:	e01c      	b.n	8004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b26:	f7ff f99b 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8004b2a:	61f8      	str	r0, [r7, #28]
          break;
 8004b2c:	e01d      	b.n	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8004b2e:	f7ff f8ff 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8004b32:	61f8      	str	r0, [r7, #28]
          break;
 8004b34:	e019      	b.n	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b36:	4b8b      	ldr	r3, [pc, #556]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b42:	d10f      	bne.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8004b44:	4b88      	ldr	r3, [pc, #544]	@ (8004d68 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004b46:	61fb      	str	r3, [r7, #28]
          break;
 8004b48:	e00c      	b.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004b4a:	4b86      	ldr	r3, [pc, #536]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d107      	bne.n	8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8004b58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b5c:	61fb      	str	r3, [r7, #28]
          break;
 8004b5e:	e003      	b.n	8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8004b60:	bf00      	nop
 8004b62:	e257      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b64:	bf00      	nop
 8004b66:	e255      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b68:	bf00      	nop
        break;
 8004b6a:	e253      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004b6c:	4b7d      	ldr	r3, [pc, #500]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b76:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b7e:	d025      	beq.n	8004bcc <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b86:	d82c      	bhi.n	8004be2 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b8e:	d013      	beq.n	8004bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b96:	d824      	bhi.n	8004be2 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d004      	beq.n	8004ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ba4:	d004      	beq.n	8004bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8004ba6:	e01c      	b.n	8004be2 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004ba8:	f7ff f95a 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8004bac:	61f8      	str	r0, [r7, #28]
          break;
 8004bae:	e01d      	b.n	8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004bb0:	f7ff f8be 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8004bb4:	61f8      	str	r0, [r7, #28]
          break;
 8004bb6:	e019      	b.n	8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004bb8:	4b6a      	ldr	r3, [pc, #424]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bc4:	d10f      	bne.n	8004be6 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8004bc6:	4b68      	ldr	r3, [pc, #416]	@ (8004d68 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004bc8:	61fb      	str	r3, [r7, #28]
          break;
 8004bca:	e00c      	b.n	8004be6 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004bcc:	4b65      	ldr	r3, [pc, #404]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bd2:	f003 0302 	and.w	r3, r3, #2
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d107      	bne.n	8004bea <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8004bda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bde:	61fb      	str	r3, [r7, #28]
          break;
 8004be0:	e003      	b.n	8004bea <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8004be2:	bf00      	nop
 8004be4:	e216      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004be6:	bf00      	nop
 8004be8:	e214      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004bea:	bf00      	nop
        break;
 8004bec:	e212      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004bee:	4b5d      	ldr	r3, [pc, #372]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004bf8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c00:	d025      	beq.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c08:	d82c      	bhi.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c10:	d013      	beq.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c18:	d824      	bhi.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d004      	beq.n	8004c2a <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c26:	d004      	beq.n	8004c32 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8004c28:	e01c      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c2a:	f7ff f919 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8004c2e:	61f8      	str	r0, [r7, #28]
          break;
 8004c30:	e01d      	b.n	8004c6e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8004c32:	f7ff f87d 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8004c36:	61f8      	str	r0, [r7, #28]
          break;
 8004c38:	e019      	b.n	8004c6e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c3a:	4b4a      	ldr	r3, [pc, #296]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c46:	d10f      	bne.n	8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8004c48:	4b47      	ldr	r3, [pc, #284]	@ (8004d68 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004c4a:	61fb      	str	r3, [r7, #28]
          break;
 8004c4c:	e00c      	b.n	8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004c4e:	4b45      	ldr	r3, [pc, #276]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d107      	bne.n	8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8004c5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c60:	61fb      	str	r3, [r7, #28]
          break;
 8004c62:	e003      	b.n	8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8004c64:	bf00      	nop
 8004c66:	e1d5      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c68:	bf00      	nop
 8004c6a:	e1d3      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c6c:	bf00      	nop
        break;
 8004c6e:	e1d1      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004c70:	4b3c      	ldr	r3, [pc, #240]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c76:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004c7a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004c82:	d00c      	beq.n	8004c9e <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004c8a:	d864      	bhi.n	8004d56 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c92:	d008      	beq.n	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c9a:	d030      	beq.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004c9c:	e05b      	b.n	8004d56 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004c9e:	f7ff f847 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8004ca2:	61f8      	str	r0, [r7, #28]
          break;
 8004ca4:	e05c      	b.n	8004d60 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004ca6:	4b2f      	ldr	r3, [pc, #188]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004cb2:	d152      	bne.n	8004d5a <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004cb4:	4b2b      	ldr	r3, [pc, #172]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004cb6:	691b      	ldr	r3, [r3, #16]
 8004cb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d04c      	beq.n	8004d5a <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004cc0:	4b28      	ldr	r3, [pc, #160]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	0a1b      	lsrs	r3, r3, #8
 8004cc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cca:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004ccc:	69bb      	ldr	r3, [r7, #24]
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	fb03 f202 	mul.w	r2, r3, r2
 8004cd4:	4b23      	ldr	r3, [pc, #140]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	091b      	lsrs	r3, r3, #4
 8004cda:	f003 0307 	and.w	r3, r3, #7
 8004cde:	3301      	adds	r3, #1
 8004ce0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce4:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004ce6:	4b1f      	ldr	r3, [pc, #124]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ce8:	691b      	ldr	r3, [r3, #16]
 8004cea:	0e5b      	lsrs	r3, r3, #25
 8004cec:	f003 0303 	and.w	r3, r3, #3
 8004cf0:	3301      	adds	r3, #1
 8004cf2:	005b      	lsls	r3, r3, #1
 8004cf4:	69ba      	ldr	r2, [r7, #24]
 8004cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cfa:	61fb      	str	r3, [r7, #28]
          break;
 8004cfc:	e02d      	b.n	8004d5a <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8004cfe:	4b19      	ldr	r3, [pc, #100]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d0a:	d128      	bne.n	8004d5e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8004d0c:	4b15      	ldr	r3, [pc, #84]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d022      	beq.n	8004d5e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004d18:	4b12      	ldr	r3, [pc, #72]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d1a:	695b      	ldr	r3, [r3, #20]
 8004d1c:	0a1b      	lsrs	r3, r3, #8
 8004d1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d22:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004d24:	69bb      	ldr	r3, [r7, #24]
 8004d26:	68fa      	ldr	r2, [r7, #12]
 8004d28:	fb03 f202 	mul.w	r2, r3, r2
 8004d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	091b      	lsrs	r3, r3, #4
 8004d32:	f003 0307 	and.w	r3, r3, #7
 8004d36:	3301      	adds	r3, #1
 8004d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d3c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8004d3e:	4b09      	ldr	r3, [pc, #36]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d40:	695b      	ldr	r3, [r3, #20]
 8004d42:	0e5b      	lsrs	r3, r3, #25
 8004d44:	f003 0303 	and.w	r3, r3, #3
 8004d48:	3301      	adds	r3, #1
 8004d4a:	005b      	lsls	r3, r3, #1
 8004d4c:	69ba      	ldr	r2, [r7, #24]
 8004d4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d52:	61fb      	str	r3, [r7, #28]
          break;
 8004d54:	e003      	b.n	8004d5e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8004d56:	bf00      	nop
 8004d58:	e15c      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d5a:	bf00      	nop
 8004d5c:	e15a      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d5e:	bf00      	nop
        break;
 8004d60:	e158      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004d62:	bf00      	nop
 8004d64:	40021000 	.word	0x40021000
 8004d68:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8004d6c:	4b9d      	ldr	r3, [pc, #628]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d72:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d76:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d103      	bne.n	8004d86 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8004d7e:	f7ff f885 	bl	8003e8c <HAL_RCC_GetPCLK2Freq>
 8004d82:	61f8      	str	r0, [r7, #28]
        break;
 8004d84:	e146      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8004d86:	f7fe ffd3 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8004d8a:	61f8      	str	r0, [r7, #28]
        break;
 8004d8c:	e142      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004d8e:	4b95      	ldr	r3, [pc, #596]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d94:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004d98:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004da0:	d013      	beq.n	8004dca <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004da8:	d819      	bhi.n	8004dde <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d004      	beq.n	8004dba <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004db6:	d004      	beq.n	8004dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004db8:	e011      	b.n	8004dde <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004dba:	f7ff f851 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8004dbe:	61f8      	str	r0, [r7, #28]
          break;
 8004dc0:	e010      	b.n	8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8004dc2:	f7fe ffb5 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8004dc6:	61f8      	str	r0, [r7, #28]
          break;
 8004dc8:	e00c      	b.n	8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004dca:	4b86      	ldr	r3, [pc, #536]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dd6:	d104      	bne.n	8004de2 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004dd8:	4b83      	ldr	r3, [pc, #524]	@ (8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004dda:	61fb      	str	r3, [r7, #28]
          break;
 8004ddc:	e001      	b.n	8004de2 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8004dde:	bf00      	nop
 8004de0:	e118      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004de2:	bf00      	nop
        break;
 8004de4:	e116      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004de6:	4b7f      	ldr	r3, [pc, #508]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004df0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004df8:	d013      	beq.n	8004e22 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e00:	d819      	bhi.n	8004e36 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d004      	beq.n	8004e12 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e0e:	d004      	beq.n	8004e1a <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8004e10:	e011      	b.n	8004e36 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e12:	f7ff f825 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8004e16:	61f8      	str	r0, [r7, #28]
          break;
 8004e18:	e010      	b.n	8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004e1a:	f7fe ff89 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8004e1e:	61f8      	str	r0, [r7, #28]
          break;
 8004e20:	e00c      	b.n	8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e22:	4b70      	ldr	r3, [pc, #448]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e2e:	d104      	bne.n	8004e3a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8004e30:	4b6d      	ldr	r3, [pc, #436]	@ (8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004e32:	61fb      	str	r3, [r7, #28]
          break;
 8004e34:	e001      	b.n	8004e3a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8004e36:	bf00      	nop
 8004e38:	e0ec      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e3a:	bf00      	nop
        break;
 8004e3c:	e0ea      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004e3e:	4b69      	ldr	r3, [pc, #420]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004e48:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e50:	d013      	beq.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e58:	d819      	bhi.n	8004e8e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d004      	beq.n	8004e6a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e66:	d004      	beq.n	8004e72 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8004e68:	e011      	b.n	8004e8e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e6a:	f7fe fff9 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8004e6e:	61f8      	str	r0, [r7, #28]
          break;
 8004e70:	e010      	b.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8004e72:	f7fe ff5d 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8004e76:	61f8      	str	r0, [r7, #28]
          break;
 8004e78:	e00c      	b.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e7a:	4b5a      	ldr	r3, [pc, #360]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e86:	d104      	bne.n	8004e92 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8004e88:	4b57      	ldr	r3, [pc, #348]	@ (8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004e8a:	61fb      	str	r3, [r7, #28]
          break;
 8004e8c:	e001      	b.n	8004e92 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8004e8e:	bf00      	nop
 8004e90:	e0c0      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e92:	bf00      	nop
        break;
 8004e94:	e0be      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004e96:	4b53      	ldr	r3, [pc, #332]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e9c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004ea0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004ea8:	d02c      	beq.n	8004f04 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004eb0:	d833      	bhi.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004eb8:	d01a      	beq.n	8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ec0:	d82b      	bhi.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d004      	beq.n	8004ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ece:	d004      	beq.n	8004eda <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8004ed0:	e023      	b.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004ed2:	f7fe ffc5 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8004ed6:	61f8      	str	r0, [r7, #28]
          break;
 8004ed8:	e026      	b.n	8004f28 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004eda:	4b42      	ldr	r3, [pc, #264]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004edc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ee0:	f003 0302 	and.w	r3, r3, #2
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d11a      	bne.n	8004f1e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8004ee8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004eec:	61fb      	str	r3, [r7, #28]
          break;
 8004eee:	e016      	b.n	8004f1e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ef0:	4b3c      	ldr	r3, [pc, #240]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ef8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004efc:	d111      	bne.n	8004f22 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8004efe:	4b3a      	ldr	r3, [pc, #232]	@ (8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004f00:	61fb      	str	r3, [r7, #28]
          break;
 8004f02:	e00e      	b.n	8004f22 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004f04:	4b37      	ldr	r3, [pc, #220]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	d109      	bne.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8004f12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f16:	61fb      	str	r3, [r7, #28]
          break;
 8004f18:	e005      	b.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8004f1a:	bf00      	nop
 8004f1c:	e07a      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f1e:	bf00      	nop
 8004f20:	e078      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f22:	bf00      	nop
 8004f24:	e076      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f26:	bf00      	nop
        break;
 8004f28:	e074      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004f2a:	4b2e      	ldr	r3, [pc, #184]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f30:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004f34:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f3c:	d02c      	beq.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f44:	d833      	bhi.n	8004fae <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f4c:	d01a      	beq.n	8004f84 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f54:	d82b      	bhi.n	8004fae <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d004      	beq.n	8004f66 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f62:	d004      	beq.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8004f64:	e023      	b.n	8004fae <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f66:	f7fe ff7b 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8004f6a:	61f8      	str	r0, [r7, #28]
          break;
 8004f6c:	e026      	b.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	d11a      	bne.n	8004fb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8004f7c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004f80:	61fb      	str	r3, [r7, #28]
          break;
 8004f82:	e016      	b.n	8004fb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f84:	4b17      	ldr	r3, [pc, #92]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f90:	d111      	bne.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8004f92:	4b15      	ldr	r3, [pc, #84]	@ (8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004f94:	61fb      	str	r3, [r7, #28]
          break;
 8004f96:	e00e      	b.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004f98:	4b12      	ldr	r3, [pc, #72]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f9e:	f003 0302 	and.w	r3, r3, #2
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d109      	bne.n	8004fba <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8004fa6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004faa:	61fb      	str	r3, [r7, #28]
          break;
 8004fac:	e005      	b.n	8004fba <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8004fae:	bf00      	nop
 8004fb0:	e030      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fb2:	bf00      	nop
 8004fb4:	e02e      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fb6:	bf00      	nop
 8004fb8:	e02c      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fba:	bf00      	nop
        break;
 8004fbc:	e02a      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8004fbe:	4b09      	ldr	r3, [pc, #36]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004fc8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d004      	beq.n	8004fda <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fd6:	d009      	beq.n	8004fec <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8004fd8:	e012      	b.n	8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004fda:	f7fe ff41 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8004fde:	61f8      	str	r0, [r7, #28]
          break;
 8004fe0:	e00e      	b.n	8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8004fe2:	bf00      	nop
 8004fe4:	40021000 	.word	0x40021000
 8004fe8:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004fec:	4b0c      	ldr	r3, [pc, #48]	@ (8005020 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ff4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ff8:	d101      	bne.n	8004ffe <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8004ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8005024 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8004ffc:	61fb      	str	r3, [r7, #28]
          break;
 8004ffe:	bf00      	nop
        break;
 8005000:	e008      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005002:	bf00      	nop
 8005004:	e006      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005006:	bf00      	nop
 8005008:	e004      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800500a:	bf00      	nop
 800500c:	e002      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800500e:	bf00      	nop
 8005010:	e000      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005012:	bf00      	nop
    }
  }

  return(frequency);
 8005014:	69fb      	ldr	r3, [r7, #28]
}
 8005016:	4618      	mov	r0, r3
 8005018:	3720      	adds	r7, #32
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	40021000 	.word	0x40021000
 8005024:	00f42400 	.word	0x00f42400

08005028 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005032:	2300      	movs	r3, #0
 8005034:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005036:	4b75      	ldr	r3, [pc, #468]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	f003 0303 	and.w	r3, r3, #3
 800503e:	2b00      	cmp	r3, #0
 8005040:	d018      	beq.n	8005074 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005042:	4b72      	ldr	r3, [pc, #456]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	f003 0203 	and.w	r2, r3, #3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	429a      	cmp	r2, r3
 8005050:	d10d      	bne.n	800506e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
       ||
 8005056:	2b00      	cmp	r3, #0
 8005058:	d009      	beq.n	800506e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800505a:	4b6c      	ldr	r3, [pc, #432]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	091b      	lsrs	r3, r3, #4
 8005060:	f003 0307 	and.w	r3, r3, #7
 8005064:	1c5a      	adds	r2, r3, #1
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
       ||
 800506a:	429a      	cmp	r2, r3
 800506c:	d047      	beq.n	80050fe <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	73fb      	strb	r3, [r7, #15]
 8005072:	e044      	b.n	80050fe <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	2b03      	cmp	r3, #3
 800507a:	d018      	beq.n	80050ae <RCCEx_PLLSAI1_Config+0x86>
 800507c:	2b03      	cmp	r3, #3
 800507e:	d825      	bhi.n	80050cc <RCCEx_PLLSAI1_Config+0xa4>
 8005080:	2b01      	cmp	r3, #1
 8005082:	d002      	beq.n	800508a <RCCEx_PLLSAI1_Config+0x62>
 8005084:	2b02      	cmp	r3, #2
 8005086:	d009      	beq.n	800509c <RCCEx_PLLSAI1_Config+0x74>
 8005088:	e020      	b.n	80050cc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800508a:	4b60      	ldr	r3, [pc, #384]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0302 	and.w	r3, r3, #2
 8005092:	2b00      	cmp	r3, #0
 8005094:	d11d      	bne.n	80050d2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800509a:	e01a      	b.n	80050d2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800509c:	4b5b      	ldr	r3, [pc, #364]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d116      	bne.n	80050d6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050ac:	e013      	b.n	80050d6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80050ae:	4b57      	ldr	r3, [pc, #348]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d10f      	bne.n	80050da <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80050ba:	4b54      	ldr	r3, [pc, #336]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d109      	bne.n	80050da <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80050ca:	e006      	b.n	80050da <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	73fb      	strb	r3, [r7, #15]
      break;
 80050d0:	e004      	b.n	80050dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80050d2:	bf00      	nop
 80050d4:	e002      	b.n	80050dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80050d6:	bf00      	nop
 80050d8:	e000      	b.n	80050dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80050da:	bf00      	nop
    }

    if(status == HAL_OK)
 80050dc:	7bfb      	ldrb	r3, [r7, #15]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d10d      	bne.n	80050fe <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80050e2:	4b4a      	ldr	r3, [pc, #296]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6819      	ldr	r1, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	3b01      	subs	r3, #1
 80050f4:	011b      	lsls	r3, r3, #4
 80050f6:	430b      	orrs	r3, r1
 80050f8:	4944      	ldr	r1, [pc, #272]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 80050fa:	4313      	orrs	r3, r2
 80050fc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80050fe:	7bfb      	ldrb	r3, [r7, #15]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d17d      	bne.n	8005200 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005104:	4b41      	ldr	r3, [pc, #260]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a40      	ldr	r2, [pc, #256]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 800510a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800510e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005110:	f7fc fb34 	bl	800177c <HAL_GetTick>
 8005114:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005116:	e009      	b.n	800512c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005118:	f7fc fb30 	bl	800177c <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	2b02      	cmp	r3, #2
 8005124:	d902      	bls.n	800512c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	73fb      	strb	r3, [r7, #15]
        break;
 800512a:	e005      	b.n	8005138 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800512c:	4b37      	ldr	r3, [pc, #220]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1ef      	bne.n	8005118 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005138:	7bfb      	ldrb	r3, [r7, #15]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d160      	bne.n	8005200 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d111      	bne.n	8005168 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005144:	4b31      	ldr	r3, [pc, #196]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800514c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	6892      	ldr	r2, [r2, #8]
 8005154:	0211      	lsls	r1, r2, #8
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	68d2      	ldr	r2, [r2, #12]
 800515a:	0912      	lsrs	r2, r2, #4
 800515c:	0452      	lsls	r2, r2, #17
 800515e:	430a      	orrs	r2, r1
 8005160:	492a      	ldr	r1, [pc, #168]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005162:	4313      	orrs	r3, r2
 8005164:	610b      	str	r3, [r1, #16]
 8005166:	e027      	b.n	80051b8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d112      	bne.n	8005194 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800516e:	4b27      	ldr	r3, [pc, #156]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005176:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	6892      	ldr	r2, [r2, #8]
 800517e:	0211      	lsls	r1, r2, #8
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	6912      	ldr	r2, [r2, #16]
 8005184:	0852      	lsrs	r2, r2, #1
 8005186:	3a01      	subs	r2, #1
 8005188:	0552      	lsls	r2, r2, #21
 800518a:	430a      	orrs	r2, r1
 800518c:	491f      	ldr	r1, [pc, #124]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 800518e:	4313      	orrs	r3, r2
 8005190:	610b      	str	r3, [r1, #16]
 8005192:	e011      	b.n	80051b8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005194:	4b1d      	ldr	r3, [pc, #116]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005196:	691b      	ldr	r3, [r3, #16]
 8005198:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800519c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	6892      	ldr	r2, [r2, #8]
 80051a4:	0211      	lsls	r1, r2, #8
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	6952      	ldr	r2, [r2, #20]
 80051aa:	0852      	lsrs	r2, r2, #1
 80051ac:	3a01      	subs	r2, #1
 80051ae:	0652      	lsls	r2, r2, #25
 80051b0:	430a      	orrs	r2, r1
 80051b2:	4916      	ldr	r1, [pc, #88]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 80051b4:	4313      	orrs	r3, r2
 80051b6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80051b8:	4b14      	ldr	r3, [pc, #80]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a13      	ldr	r2, [pc, #76]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 80051be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80051c2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051c4:	f7fc fada 	bl	800177c <HAL_GetTick>
 80051c8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80051ca:	e009      	b.n	80051e0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80051cc:	f7fc fad6 	bl	800177c <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d902      	bls.n	80051e0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	73fb      	strb	r3, [r7, #15]
          break;
 80051de:	e005      	b.n	80051ec <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80051e0:	4b0a      	ldr	r3, [pc, #40]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d0ef      	beq.n	80051cc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80051ec:	7bfb      	ldrb	r3, [r7, #15]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d106      	bne.n	8005200 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80051f2:	4b06      	ldr	r3, [pc, #24]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 80051f4:	691a      	ldr	r2, [r3, #16]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	699b      	ldr	r3, [r3, #24]
 80051fa:	4904      	ldr	r1, [pc, #16]	@ (800520c <RCCEx_PLLSAI1_Config+0x1e4>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005200:	7bfb      	ldrb	r3, [r7, #15]
}
 8005202:	4618      	mov	r0, r3
 8005204:	3710      	adds	r7, #16
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	40021000 	.word	0x40021000

08005210 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800521a:	2300      	movs	r3, #0
 800521c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800521e:	4b6a      	ldr	r3, [pc, #424]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	f003 0303 	and.w	r3, r3, #3
 8005226:	2b00      	cmp	r3, #0
 8005228:	d018      	beq.n	800525c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800522a:	4b67      	ldr	r3, [pc, #412]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	f003 0203 	and.w	r2, r3, #3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	429a      	cmp	r2, r3
 8005238:	d10d      	bne.n	8005256 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
       ||
 800523e:	2b00      	cmp	r3, #0
 8005240:	d009      	beq.n	8005256 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005242:	4b61      	ldr	r3, [pc, #388]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	091b      	lsrs	r3, r3, #4
 8005248:	f003 0307 	and.w	r3, r3, #7
 800524c:	1c5a      	adds	r2, r3, #1
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685b      	ldr	r3, [r3, #4]
       ||
 8005252:	429a      	cmp	r2, r3
 8005254:	d047      	beq.n	80052e6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	73fb      	strb	r3, [r7, #15]
 800525a:	e044      	b.n	80052e6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2b03      	cmp	r3, #3
 8005262:	d018      	beq.n	8005296 <RCCEx_PLLSAI2_Config+0x86>
 8005264:	2b03      	cmp	r3, #3
 8005266:	d825      	bhi.n	80052b4 <RCCEx_PLLSAI2_Config+0xa4>
 8005268:	2b01      	cmp	r3, #1
 800526a:	d002      	beq.n	8005272 <RCCEx_PLLSAI2_Config+0x62>
 800526c:	2b02      	cmp	r3, #2
 800526e:	d009      	beq.n	8005284 <RCCEx_PLLSAI2_Config+0x74>
 8005270:	e020      	b.n	80052b4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005272:	4b55      	ldr	r3, [pc, #340]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 0302 	and.w	r3, r3, #2
 800527a:	2b00      	cmp	r3, #0
 800527c:	d11d      	bne.n	80052ba <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005282:	e01a      	b.n	80052ba <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005284:	4b50      	ldr	r3, [pc, #320]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800528c:	2b00      	cmp	r3, #0
 800528e:	d116      	bne.n	80052be <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005294:	e013      	b.n	80052be <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005296:	4b4c      	ldr	r3, [pc, #304]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d10f      	bne.n	80052c2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80052a2:	4b49      	ldr	r3, [pc, #292]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d109      	bne.n	80052c2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80052b2:	e006      	b.n	80052c2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	73fb      	strb	r3, [r7, #15]
      break;
 80052b8:	e004      	b.n	80052c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80052ba:	bf00      	nop
 80052bc:	e002      	b.n	80052c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80052be:	bf00      	nop
 80052c0:	e000      	b.n	80052c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80052c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80052c4:	7bfb      	ldrb	r3, [r7, #15]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d10d      	bne.n	80052e6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80052ca:	4b3f      	ldr	r3, [pc, #252]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6819      	ldr	r1, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	3b01      	subs	r3, #1
 80052dc:	011b      	lsls	r3, r3, #4
 80052de:	430b      	orrs	r3, r1
 80052e0:	4939      	ldr	r1, [pc, #228]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052e2:	4313      	orrs	r3, r2
 80052e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80052e6:	7bfb      	ldrb	r3, [r7, #15]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d167      	bne.n	80053bc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80052ec:	4b36      	ldr	r3, [pc, #216]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a35      	ldr	r2, [pc, #212]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052f8:	f7fc fa40 	bl	800177c <HAL_GetTick>
 80052fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80052fe:	e009      	b.n	8005314 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005300:	f7fc fa3c 	bl	800177c <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	2b02      	cmp	r3, #2
 800530c:	d902      	bls.n	8005314 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	73fb      	strb	r3, [r7, #15]
        break;
 8005312:	e005      	b.n	8005320 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005314:	4b2c      	ldr	r3, [pc, #176]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800531c:	2b00      	cmp	r3, #0
 800531e:	d1ef      	bne.n	8005300 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005320:	7bfb      	ldrb	r3, [r7, #15]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d14a      	bne.n	80053bc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d111      	bne.n	8005350 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800532c:	4b26      	ldr	r3, [pc, #152]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005334:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005338:	687a      	ldr	r2, [r7, #4]
 800533a:	6892      	ldr	r2, [r2, #8]
 800533c:	0211      	lsls	r1, r2, #8
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	68d2      	ldr	r2, [r2, #12]
 8005342:	0912      	lsrs	r2, r2, #4
 8005344:	0452      	lsls	r2, r2, #17
 8005346:	430a      	orrs	r2, r1
 8005348:	491f      	ldr	r1, [pc, #124]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800534a:	4313      	orrs	r3, r2
 800534c:	614b      	str	r3, [r1, #20]
 800534e:	e011      	b.n	8005374 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005350:	4b1d      	ldr	r3, [pc, #116]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005352:	695b      	ldr	r3, [r3, #20]
 8005354:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005358:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	6892      	ldr	r2, [r2, #8]
 8005360:	0211      	lsls	r1, r2, #8
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	6912      	ldr	r2, [r2, #16]
 8005366:	0852      	lsrs	r2, r2, #1
 8005368:	3a01      	subs	r2, #1
 800536a:	0652      	lsls	r2, r2, #25
 800536c:	430a      	orrs	r2, r1
 800536e:	4916      	ldr	r1, [pc, #88]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005370:	4313      	orrs	r3, r2
 8005372:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005374:	4b14      	ldr	r3, [pc, #80]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a13      	ldr	r2, [pc, #76]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800537a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800537e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005380:	f7fc f9fc 	bl	800177c <HAL_GetTick>
 8005384:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005386:	e009      	b.n	800539c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005388:	f7fc f9f8 	bl	800177c <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	2b02      	cmp	r3, #2
 8005394:	d902      	bls.n	800539c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	73fb      	strb	r3, [r7, #15]
          break;
 800539a:	e005      	b.n	80053a8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800539c:	4b0a      	ldr	r3, [pc, #40]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d0ef      	beq.n	8005388 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d106      	bne.n	80053bc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80053ae:	4b06      	ldr	r3, [pc, #24]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053b0:	695a      	ldr	r2, [r3, #20]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	4904      	ldr	r1, [pc, #16]	@ (80053c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053b8:	4313      	orrs	r3, r2
 80053ba:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80053bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3710      	adds	r7, #16
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	40021000 	.word	0x40021000

080053cc <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b089      	sub	sp, #36	@ 0x24
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80053d6:	2300      	movs	r3, #0
 80053d8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80053da:	2300      	movs	r3, #0
 80053dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80053de:	2300      	movs	r3, #0
 80053e0:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053e8:	d10c      	bne.n	8005404 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80053ea:	4b6e      	ldr	r3, [pc, #440]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80053ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f0:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80053f4:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80053f6:	69bb      	ldr	r3, [r7, #24]
 80053f8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80053fc:	d112      	bne.n	8005424 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80053fe:	4b6a      	ldr	r3, [pc, #424]	@ (80055a8 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005400:	61fb      	str	r3, [r7, #28]
 8005402:	e00f      	b.n	8005424 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800540a:	d10b      	bne.n	8005424 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800540c:	4b65      	ldr	r3, [pc, #404]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800540e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005412:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005416:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800541e:	d101      	bne.n	8005424 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005420:	4b61      	ldr	r3, [pc, #388]	@ (80055a8 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005422:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	2b00      	cmp	r3, #0
 8005428:	f040 80b4 	bne.w	8005594 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005436:	d003      	beq.n	8005440 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8005438:	69bb      	ldr	r3, [r7, #24]
 800543a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800543e:	d135      	bne.n	80054ac <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005440:	4b58      	ldr	r3, [pc, #352]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005448:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800544c:	f040 80a1 	bne.w	8005592 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8005450:	4b54      	ldr	r3, [pc, #336]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005458:	2b00      	cmp	r3, #0
 800545a:	f000 809a 	beq.w	8005592 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800545e:	4b51      	ldr	r3, [pc, #324]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	091b      	lsrs	r3, r3, #4
 8005464:	f003 0307 	and.w	r3, r3, #7
 8005468:	3301      	adds	r3, #1
 800546a:	693a      	ldr	r2, [r7, #16]
 800546c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005470:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005472:	4b4c      	ldr	r3, [pc, #304]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	0a1b      	lsrs	r3, r3, #8
 8005478:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800547c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d10a      	bne.n	800549a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8005484:	4b47      	ldr	r3, [pc, #284]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800548c:	2b00      	cmp	r3, #0
 800548e:	d002      	beq.n	8005496 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8005490:	2311      	movs	r3, #17
 8005492:	617b      	str	r3, [r7, #20]
 8005494:	e001      	b.n	800549a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8005496:	2307      	movs	r3, #7
 8005498:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	68fa      	ldr	r2, [r7, #12]
 800549e:	fb03 f202 	mul.w	r2, r3, r2
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054a8:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80054aa:	e072      	b.n	8005592 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d133      	bne.n	800551a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80054b2:	4b3c      	ldr	r3, [pc, #240]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054be:	d169      	bne.n	8005594 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80054c0:	4b38      	ldr	r3, [pc, #224]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80054c2:	691b      	ldr	r3, [r3, #16]
 80054c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d063      	beq.n	8005594 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80054cc:	4b35      	ldr	r3, [pc, #212]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	091b      	lsrs	r3, r3, #4
 80054d2:	f003 0307 	and.w	r3, r3, #7
 80054d6:	3301      	adds	r3, #1
 80054d8:	693a      	ldr	r2, [r7, #16]
 80054da:	fbb2 f3f3 	udiv	r3, r2, r3
 80054de:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80054e0:	4b30      	ldr	r3, [pc, #192]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	0a1b      	lsrs	r3, r3, #8
 80054e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054ea:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d10a      	bne.n	8005508 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80054f2:	4b2c      	ldr	r3, [pc, #176]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d002      	beq.n	8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 80054fe:	2311      	movs	r3, #17
 8005500:	617b      	str	r3, [r7, #20]
 8005502:	e001      	b.n	8005508 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005504:	2307      	movs	r3, #7
 8005506:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	fb03 f202 	mul.w	r2, r3, r2
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	fbb2 f3f3 	udiv	r3, r2, r3
 8005516:	61fb      	str	r3, [r7, #28]
 8005518:	e03c      	b.n	8005594 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005520:	d003      	beq.n	800552a <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005522:	69bb      	ldr	r3, [r7, #24]
 8005524:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005528:	d134      	bne.n	8005594 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800552a:	4b1e      	ldr	r3, [pc, #120]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005532:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005536:	d12d      	bne.n	8005594 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005538:	4b1a      	ldr	r3, [pc, #104]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800553a:	695b      	ldr	r3, [r3, #20]
 800553c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d027      	beq.n	8005594 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005544:	4b17      	ldr	r3, [pc, #92]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	091b      	lsrs	r3, r3, #4
 800554a:	f003 0307 	and.w	r3, r3, #7
 800554e:	3301      	adds	r3, #1
 8005550:	693a      	ldr	r2, [r7, #16]
 8005552:	fbb2 f3f3 	udiv	r3, r2, r3
 8005556:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005558:	4b12      	ldr	r3, [pc, #72]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	0a1b      	lsrs	r3, r3, #8
 800555e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005562:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d10a      	bne.n	8005580 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800556a:	4b0e      	ldr	r3, [pc, #56]	@ (80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005572:	2b00      	cmp	r3, #0
 8005574:	d002      	beq.n	800557c <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8005576:	2311      	movs	r3, #17
 8005578:	617b      	str	r3, [r7, #20]
 800557a:	e001      	b.n	8005580 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 800557c:	2307      	movs	r3, #7
 800557e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	fb03 f202 	mul.w	r2, r3, r2
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	fbb2 f3f3 	udiv	r3, r2, r3
 800558e:	61fb      	str	r3, [r7, #28]
 8005590:	e000      	b.n	8005594 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005592:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8005594:	69fb      	ldr	r3, [r7, #28]
}
 8005596:	4618      	mov	r0, r3
 8005598:	3724      	adds	r7, #36	@ 0x24
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	40021000 	.word	0x40021000
 80055a8:	001fff68 	.word	0x001fff68

080055ac <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b086      	sub	sp, #24
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	607a      	str	r2, [r7, #4]
 80055b8:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	2b02      	cmp	r3, #2
 80055be:	d904      	bls.n	80055ca <HAL_SAI_InitProtocol+0x1e>
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	3b03      	subs	r3, #3
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d812      	bhi.n	80055ee <HAL_SAI_InitProtocol+0x42>
 80055c8:	e008      	b.n	80055dc <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	68b9      	ldr	r1, [r7, #8]
 80055d0:	68f8      	ldr	r0, [r7, #12]
 80055d2:	f000 fa49 	bl	8005a68 <SAI_InitI2S>
 80055d6:	4603      	mov	r3, r0
 80055d8:	75fb      	strb	r3, [r7, #23]
      break;
 80055da:	e00b      	b.n	80055f4 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	68b9      	ldr	r1, [r7, #8]
 80055e2:	68f8      	ldr	r0, [r7, #12]
 80055e4:	f000 faf2 	bl	8005bcc <SAI_InitPCM>
 80055e8:	4603      	mov	r3, r0
 80055ea:	75fb      	strb	r3, [r7, #23]
      break;
 80055ec:	e002      	b.n	80055f4 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	75fb      	strb	r3, [r7, #23]
      break;
 80055f2:	bf00      	nop
  }

  if (status == HAL_OK)
 80055f4:	7dfb      	ldrb	r3, [r7, #23]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d104      	bne.n	8005604 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 80055fa:	68f8      	ldr	r0, [r7, #12]
 80055fc:	f000 f808 	bl	8005610 <HAL_SAI_Init>
 8005600:	4603      	mov	r3, r0
 8005602:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005604:	7dfb      	ldrb	r3, [r7, #23]
}
 8005606:	4618      	mov	r0, r3
 8005608:	3718      	adds	r7, #24
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
	...

08005610 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b088      	sub	sp, #32
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d101      	bne.n	8005622 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e155      	b.n	80058ce <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005628:	b2db      	uxtb	r3, r3
 800562a:	2b00      	cmp	r3, #0
 800562c:	d106      	bne.n	800563c <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f7fb ff20 	bl	800147c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 fb7f 	bl	8005d40 <SAI_Disable>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d001      	beq.n	800564c <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e140      	b.n	80058ce <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2202      	movs	r2, #2
 8005650:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	2b02      	cmp	r3, #2
 800565a:	d00c      	beq.n	8005676 <HAL_SAI_Init+0x66>
 800565c:	2b02      	cmp	r3, #2
 800565e:	d80d      	bhi.n	800567c <HAL_SAI_Init+0x6c>
 8005660:	2b00      	cmp	r3, #0
 8005662:	d002      	beq.n	800566a <HAL_SAI_Init+0x5a>
 8005664:	2b01      	cmp	r3, #1
 8005666:	d003      	beq.n	8005670 <HAL_SAI_Init+0x60>
 8005668:	e008      	b.n	800567c <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800566a:	2300      	movs	r3, #0
 800566c:	61fb      	str	r3, [r7, #28]
      break;
 800566e:	e008      	b.n	8005682 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005670:	2310      	movs	r3, #16
 8005672:	61fb      	str	r3, [r7, #28]
      break;
 8005674:	e005      	b.n	8005682 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8005676:	2320      	movs	r3, #32
 8005678:	61fb      	str	r3, [r7, #28]
      break;
 800567a:	e002      	b.n	8005682 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 800567c:	2300      	movs	r3, #0
 800567e:	61fb      	str	r3, [r7, #28]
      break;
 8005680:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	2b03      	cmp	r3, #3
 8005688:	d81d      	bhi.n	80056c6 <HAL_SAI_Init+0xb6>
 800568a:	a201      	add	r2, pc, #4	@ (adr r2, 8005690 <HAL_SAI_Init+0x80>)
 800568c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005690:	080056a1 	.word	0x080056a1
 8005694:	080056a7 	.word	0x080056a7
 8005698:	080056af 	.word	0x080056af
 800569c:	080056b7 	.word	0x080056b7
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80056a0:	2300      	movs	r3, #0
 80056a2:	617b      	str	r3, [r7, #20]
      break;
 80056a4:	e012      	b.n	80056cc <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80056a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80056aa:	617b      	str	r3, [r7, #20]
      break;
 80056ac:	e00e      	b.n	80056cc <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80056ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80056b2:	617b      	str	r3, [r7, #20]
      break;
 80056b4:	e00a      	b.n	80056cc <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80056b6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80056ba:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	f043 0301 	orr.w	r3, r3, #1
 80056c2:	61fb      	str	r3, [r7, #28]
      break;
 80056c4:	e002      	b.n	80056cc <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 80056c6:	2300      	movs	r3, #0
 80056c8:	617b      	str	r3, [r7, #20]
      break;
 80056ca:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a81      	ldr	r2, [pc, #516]	@ (80058d8 <HAL_SAI_Init+0x2c8>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d004      	beq.n	80056e0 <HAL_SAI_Init+0xd0>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a80      	ldr	r2, [pc, #512]	@ (80058dc <HAL_SAI_Init+0x2cc>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d103      	bne.n	80056e8 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 80056e0:	4a7f      	ldr	r2, [pc, #508]	@ (80058e0 <HAL_SAI_Init+0x2d0>)
 80056e2:	69fb      	ldr	r3, [r7, #28]
 80056e4:	6013      	str	r3, [r2, #0]
 80056e6:	e002      	b.n	80056ee <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80056e8:	4a7e      	ldr	r2, [pc, #504]	@ (80058e4 <HAL_SAI_Init+0x2d4>)
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	69db      	ldr	r3, [r3, #28]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d041      	beq.n	800577a <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a77      	ldr	r2, [pc, #476]	@ (80058d8 <HAL_SAI_Init+0x2c8>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d004      	beq.n	800570a <HAL_SAI_Init+0xfa>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a75      	ldr	r2, [pc, #468]	@ (80058dc <HAL_SAI_Init+0x2cc>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d105      	bne.n	8005716 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800570a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800570e:	f7fe ff1d 	bl	800454c <HAL_RCCEx_GetPeriphCLKFreq>
 8005712:	6138      	str	r0, [r7, #16]
 8005714:	e004      	b.n	8005720 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005716:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800571a:	f7fe ff17 	bl	800454c <HAL_RCCEx_GetPeriphCLKFreq>
 800571e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	4613      	mov	r3, r2
 8005724:	009b      	lsls	r3, r3, #2
 8005726:	4413      	add	r3, r2
 8005728:	005b      	lsls	r3, r3, #1
 800572a:	461a      	mov	r2, r3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	69db      	ldr	r3, [r3, #28]
 8005730:	025b      	lsls	r3, r3, #9
 8005732:	fbb2 f3f3 	udiv	r3, r2, r3
 8005736:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	4a6b      	ldr	r2, [pc, #428]	@ (80058e8 <HAL_SAI_Init+0x2d8>)
 800573c:	fba2 2303 	umull	r2, r3, r2, r3
 8005740:	08da      	lsrs	r2, r3, #3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8005746:	68f9      	ldr	r1, [r7, #12]
 8005748:	4b67      	ldr	r3, [pc, #412]	@ (80058e8 <HAL_SAI_Init+0x2d8>)
 800574a:	fba3 2301 	umull	r2, r3, r3, r1
 800574e:	08da      	lsrs	r2, r3, #3
 8005750:	4613      	mov	r3, r2
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	4413      	add	r3, r2
 8005756:	005b      	lsls	r3, r3, #1
 8005758:	1aca      	subs	r2, r1, r3
 800575a:	2a08      	cmp	r2, #8
 800575c:	d904      	bls.n	8005768 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	1c5a      	adds	r2, r3, #1
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800576c:	2b04      	cmp	r3, #4
 800576e:	d104      	bne.n	800577a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a1b      	ldr	r3, [r3, #32]
 8005774:	085a      	lsrs	r2, r3, #1
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d003      	beq.n	800578a <HAL_SAI_Init+0x17a>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	2b02      	cmp	r3, #2
 8005788:	d109      	bne.n	800579e <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800578e:	2b01      	cmp	r3, #1
 8005790:	d101      	bne.n	8005796 <HAL_SAI_Init+0x186>
 8005792:	2300      	movs	r3, #0
 8005794:	e001      	b.n	800579a <HAL_SAI_Init+0x18a>
 8005796:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800579a:	61bb      	str	r3, [r7, #24]
 800579c:	e008      	b.n	80057b0 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d102      	bne.n	80057ac <HAL_SAI_Init+0x19c>
 80057a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80057aa:	e000      	b.n	80057ae <HAL_SAI_Init+0x19e>
 80057ac:	2300      	movs	r3, #0
 80057ae:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	6819      	ldr	r1, [r3, #0]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	4b4c      	ldr	r3, [pc, #304]	@ (80058ec <HAL_SAI_Init+0x2dc>)
 80057bc:	400b      	ands	r3, r1
 80057be:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	6819      	ldr	r1, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685a      	ldr	r2, [r3, #4]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ce:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80057d4:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057da:	431a      	orrs	r2, r3
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 80057e8:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80057f4:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6a1b      	ldr	r3, [r3, #32]
 80057fa:	051b      	lsls	r3, r3, #20
 80057fc:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	430a      	orrs	r2, r1
 8005804:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	6812      	ldr	r2, [r2, #0]
 8005810:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005814:	f023 030f 	bic.w	r3, r3, #15
 8005818:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	6859      	ldr	r1, [r3, #4]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	699a      	ldr	r2, [r3, #24]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005828:	431a      	orrs	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800582e:	431a      	orrs	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	430a      	orrs	r2, r1
 8005836:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6899      	ldr	r1, [r3, #8]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	4b2b      	ldr	r3, [pc, #172]	@ (80058f0 <HAL_SAI_Init+0x2e0>)
 8005844:	400b      	ands	r3, r1
 8005846:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6899      	ldr	r1, [r3, #8]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005852:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005858:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800585e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8005864:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800586a:	3b01      	subs	r3, #1
 800586c:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800586e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	430a      	orrs	r2, r1
 8005876:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	68d9      	ldr	r1, [r3, #12]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8005886:	400b      	ands	r3, r1
 8005888:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68d9      	ldr	r1, [r3, #12]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005898:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800589e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80058a0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058a6:	3b01      	subs	r3, #1
 80058a8:	021b      	lsls	r3, r3, #8
 80058aa:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	430a      	orrs	r2, r1
 80058b2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 80058cc:	2300      	movs	r3, #0
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3720      	adds	r7, #32
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	40015404 	.word	0x40015404
 80058dc:	40015424 	.word	0x40015424
 80058e0:	40015400 	.word	0x40015400
 80058e4:	40015800 	.word	0x40015800
 80058e8:	cccccccd 	.word	0xcccccccd
 80058ec:	ff05c010 	.word	0xff05c010
 80058f0:	fff88000 	.word	0xfff88000

080058f4 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b086      	sub	sp, #24
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	60f8      	str	r0, [r7, #12]
 80058fc:	60b9      	str	r1, [r7, #8]
 80058fe:	4613      	mov	r3, r2
 8005900:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005902:	f7fb ff3b 	bl	800177c <HAL_GetTick>
 8005906:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d002      	beq.n	8005914 <HAL_SAI_Transmit_DMA+0x20>
 800590e:	88fb      	ldrh	r3, [r7, #6]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d101      	bne.n	8005918 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e093      	b.n	8005a40 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800591e:	b2db      	uxtb	r3, r3
 8005920:	2b01      	cmp	r3, #1
 8005922:	f040 808c 	bne.w	8005a3e <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800592c:	2b01      	cmp	r3, #1
 800592e:	d101      	bne.n	8005934 <HAL_SAI_Transmit_DMA+0x40>
 8005930:	2302      	movs	r3, #2
 8005932:	e085      	b.n	8005a40 <HAL_SAI_Transmit_DMA+0x14c>
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	68ba      	ldr	r2, [r7, #8]
 8005940:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	88fa      	ldrh	r2, [r7, #6]
 8005946:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	88fa      	ldrh	r2, [r7, #6]
 800594e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2212      	movs	r2, #18
 800595e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005966:	4a38      	ldr	r2, [pc, #224]	@ (8005a48 <HAL_SAI_Transmit_DMA+0x154>)
 8005968:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800596e:	4a37      	ldr	r2, [pc, #220]	@ (8005a4c <HAL_SAI_Transmit_DMA+0x158>)
 8005970:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005976:	4a36      	ldr	r2, [pc, #216]	@ (8005a50 <HAL_SAI_Transmit_DMA+0x15c>)
 8005978:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800597e:	2200      	movs	r2, #0
 8005980:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800598a:	4619      	mov	r1, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	331c      	adds	r3, #28
 8005992:	461a      	mov	r2, r3
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800599a:	f7fc fc93 	bl	80022c4 <HAL_DMA_Start_IT>
 800599e:	4603      	mov	r3, r0
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d005      	beq.n	80059b0 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2200      	movs	r2, #0
 80059a8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	e047      	b.n	8005a40 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80059b0:	2100      	movs	r1, #0
 80059b2:	68f8      	ldr	r0, [r7, #12]
 80059b4:	f000 f98c 	bl	8005cd0 <SAI_InterruptFlag>
 80059b8:	4601      	mov	r1, r0
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	691a      	ldr	r2, [r3, #16]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	430a      	orrs	r2, r1
 80059c6:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80059d6:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80059d8:	e015      	b.n	8005a06 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 80059da:	f7fb fecf 	bl	800177c <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80059e8:	d90d      	bls.n	8005a06 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059f0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e01c      	b.n	8005a40 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	695b      	ldr	r3, [r3, #20]
 8005a0c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d0e2      	beq.n	80059da <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d107      	bne.n	8005a32 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005a30:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	e000      	b.n	8005a40 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8005a3e:	2302      	movs	r3, #2
  }
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3718      	adds	r7, #24
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}
 8005a48:	08005e13 	.word	0x08005e13
 8005a4c:	08005db5 	.word	0x08005db5
 8005a50:	08005e2f 	.word	0x08005e2f

08005a54 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b087      	sub	sp, #28
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	607a      	str	r2, [r7, #4]
 8005a74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a76:	2300      	movs	r3, #0
 8005a78:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d003      	beq.n	8005a96 <SAI_InitI2S+0x2e>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	d103      	bne.n	8005a9e <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005a9c:	e002      	b.n	8005aa4 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005aaa:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005ab2:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	683a      	ldr	r2, [r7, #0]
 8005abe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d001      	beq.n	8005ace <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	e077      	b.n	8005bbe <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d107      	bne.n	8005ae4 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005ae0:	651a      	str	r2, [r3, #80]	@ 0x50
 8005ae2:	e006      	b.n	8005af2 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005aea:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2200      	movs	r2, #0
 8005af0:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2b03      	cmp	r3, #3
 8005af6:	d84f      	bhi.n	8005b98 <SAI_InitI2S+0x130>
 8005af8:	a201      	add	r2, pc, #4	@ (adr r2, 8005b00 <SAI_InitI2S+0x98>)
 8005afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005afe:	bf00      	nop
 8005b00:	08005b11 	.word	0x08005b11
 8005b04:	08005b33 	.word	0x08005b33
 8005b08:	08005b55 	.word	0x08005b55
 8005b0c:	08005b77 	.word	0x08005b77
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2280      	movs	r2, #128	@ 0x80
 8005b14:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	085b      	lsrs	r3, r3, #1
 8005b1a:	015a      	lsls	r2, r3, #5
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	085b      	lsrs	r3, r3, #1
 8005b24:	011a      	lsls	r2, r3, #4
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2240      	movs	r2, #64	@ 0x40
 8005b2e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005b30:	e035      	b.n	8005b9e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2280      	movs	r2, #128	@ 0x80
 8005b36:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	085b      	lsrs	r3, r3, #1
 8005b3c:	019a      	lsls	r2, r3, #6
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	085b      	lsrs	r3, r3, #1
 8005b46:	015a      	lsls	r2, r3, #5
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2280      	movs	r2, #128	@ 0x80
 8005b50:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005b52:	e024      	b.n	8005b9e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	22c0      	movs	r2, #192	@ 0xc0
 8005b58:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	085b      	lsrs	r3, r3, #1
 8005b5e:	019a      	lsls	r2, r3, #6
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	085b      	lsrs	r3, r3, #1
 8005b68:	015a      	lsls	r2, r3, #5
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2280      	movs	r2, #128	@ 0x80
 8005b72:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005b74:	e013      	b.n	8005b9e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	22e0      	movs	r2, #224	@ 0xe0
 8005b7a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	085b      	lsrs	r3, r3, #1
 8005b80:	019a      	lsls	r2, r3, #6
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	085b      	lsrs	r3, r3, #1
 8005b8a:	015a      	lsls	r2, r3, #5
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2280      	movs	r2, #128	@ 0x80
 8005b94:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005b96:	e002      	b.n	8005b9e <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	75fb      	strb	r3, [r7, #23]
      break;
 8005b9c:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	2b02      	cmp	r3, #2
 8005ba2:	d10b      	bne.n	8005bbc <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d102      	bne.n	8005bb0 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2210      	movs	r2, #16
 8005bae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d102      	bne.n	8005bbc <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2208      	movs	r2, #8
 8005bba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8005bbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	371c      	adds	r7, #28
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr
 8005bca:	bf00      	nop

08005bcc <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b087      	sub	sp, #28
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	607a      	str	r2, [r7, #4]
 8005bd8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2200      	movs	r2, #0
 8005be2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2200      	movs	r2, #0
 8005be8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d003      	beq.n	8005bfa <SAI_InitPCM+0x2e>
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	d103      	bne.n	8005c02 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005c00:	e002      	b.n	8005c08 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005c14:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005c1c:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2200      	movs	r2, #0
 8005c22:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	683a      	ldr	r2, [r7, #0]
 8005c28:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005c30:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	2b04      	cmp	r3, #4
 8005c36:	d103      	bne.n	8005c40 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	645a      	str	r2, [r3, #68]	@ 0x44
 8005c3e:	e002      	b.n	8005c46 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	220d      	movs	r2, #13
 8005c44:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2b03      	cmp	r3, #3
 8005c4a:	d837      	bhi.n	8005cbc <SAI_InitPCM+0xf0>
 8005c4c:	a201      	add	r2, pc, #4	@ (adr r2, 8005c54 <SAI_InitPCM+0x88>)
 8005c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c52:	bf00      	nop
 8005c54:	08005c65 	.word	0x08005c65
 8005c58:	08005c7b 	.word	0x08005c7b
 8005c5c:	08005c91 	.word	0x08005c91
 8005c60:	08005ca7 	.word	0x08005ca7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2280      	movs	r2, #128	@ 0x80
 8005c68:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	011a      	lsls	r2, r3, #4
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2240      	movs	r2, #64	@ 0x40
 8005c76:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005c78:	e023      	b.n	8005cc2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2280      	movs	r2, #128	@ 0x80
 8005c7e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	015a      	lsls	r2, r3, #5
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2280      	movs	r2, #128	@ 0x80
 8005c8c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005c8e:	e018      	b.n	8005cc2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	22c0      	movs	r2, #192	@ 0xc0
 8005c94:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	015a      	lsls	r2, r3, #5
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2280      	movs	r2, #128	@ 0x80
 8005ca2:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005ca4:	e00d      	b.n	8005cc2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	22e0      	movs	r2, #224	@ 0xe0
 8005caa:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	015a      	lsls	r2, r3, #5
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2280      	movs	r2, #128	@ 0x80
 8005cb8:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005cba:	e002      	b.n	8005cc2 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	75fb      	strb	r3, [r7, #23]
      break;
 8005cc0:	bf00      	nop
  }

  return status;
 8005cc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	371c      	adds	r7, #28
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b085      	sub	sp, #20
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	460b      	mov	r3, r1
 8005cda:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8005ce0:	78fb      	ldrb	r3, [r7, #3]
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d103      	bne.n	8005cee <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f043 0308 	orr.w	r3, r3, #8
 8005cec:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cf2:	2b08      	cmp	r3, #8
 8005cf4:	d10b      	bne.n	8005d0e <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005cfa:	2b03      	cmp	r3, #3
 8005cfc:	d003      	beq.n	8005d06 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d103      	bne.n	8005d0e <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f043 0310 	orr.w	r3, r3, #16
 8005d0c:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	2b03      	cmp	r3, #3
 8005d14:	d003      	beq.n	8005d1e <SAI_InterruptFlag+0x4e>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	2b02      	cmp	r3, #2
 8005d1c:	d104      	bne.n	8005d28 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005d24:	60fb      	str	r3, [r7, #12]
 8005d26:	e003      	b.n	8005d30 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f043 0304 	orr.w	r3, r3, #4
 8005d2e:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8005d30:	68fb      	ldr	r3, [r7, #12]
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3714      	adds	r7, #20
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr
	...

08005d40 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b085      	sub	sp, #20
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8005d48:	4b18      	ldr	r3, [pc, #96]	@ (8005dac <SAI_Disable+0x6c>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a18      	ldr	r2, [pc, #96]	@ (8005db0 <SAI_Disable+0x70>)
 8005d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d52:	0b1b      	lsrs	r3, r3, #12
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005d6a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d10a      	bne.n	8005d88 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d78:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	72fb      	strb	r3, [r7, #11]
      break;
 8005d86:	e009      	b.n	8005d9c <SAI_Disable+0x5c>
    }
    count--;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	3b01      	subs	r3, #1
 8005d8c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1e7      	bne.n	8005d6c <SAI_Disable+0x2c>

  return status;
 8005d9c:	7afb      	ldrb	r3, [r7, #11]
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3714      	adds	r7, #20
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	20000000 	.word	0x20000000
 8005db0:	95cbec1b 	.word	0x95cbec1b

08005db4 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dc0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	69db      	ldr	r3, [r3, #28]
 8005dc6:	2b20      	cmp	r3, #32
 8005dc8:	d01c      	beq.n	8005e04 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005de0:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005de2:	2100      	movs	r1, #0
 8005de4:	68f8      	ldr	r0, [r7, #12]
 8005de6:	f7ff ff73 	bl	8005cd0 <SAI_InterruptFlag>
 8005dea:	4603      	mov	r3, r0
 8005dec:	43d9      	mvns	r1, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	691a      	ldr	r2, [r3, #16]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	400a      	ands	r2, r1
 8005dfa:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8005e04:	68f8      	ldr	r0, [r7, #12]
 8005e06:	f7fb f91f 	bl	8001048 <HAL_SAI_TxCpltCallback>
#endif
}
 8005e0a:	bf00      	nop
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}

08005e12 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b084      	sub	sp, #16
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e1e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8005e20:	68f8      	ldr	r0, [r7, #12]
 8005e22:	f7fb f8fb 	bl	800101c <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8005e26:	bf00      	nop
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}

08005e2e <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b084      	sub	sp, #16
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e3a:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e42:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005e5a:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8005e5c:	68f8      	ldr	r0, [r7, #12]
 8005e5e:	f7ff ff6f 	bl	8005d40 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2201      	movs	r2, #1
 8005e66:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8005e72:	68f8      	ldr	r0, [r7, #12]
 8005e74:	f7ff fdee 	bl	8005a54 <HAL_SAI_ErrorCallback>
#endif
}
 8005e78:	bf00      	nop
 8005e7a:	3710      	adds	r7, #16
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}

08005e80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b082      	sub	sp, #8
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d101      	bne.n	8005e92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e040      	b.n	8005f14 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d106      	bne.n	8005ea8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7fb fa8c 	bl	80013c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2224      	movs	r2, #36	@ 0x24
 8005eac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f022 0201 	bic.w	r2, r2, #1
 8005ebc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d002      	beq.n	8005ecc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f000 fb6a 	bl	80065a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f000 f8af 	bl	8006030 <UART_SetConfig>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d101      	bne.n	8005edc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e01b      	b.n	8005f14 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	685a      	ldr	r2, [r3, #4]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005eea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	689a      	ldr	r2, [r3, #8]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005efa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f042 0201 	orr.w	r2, r2, #1
 8005f0a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f000 fbe9 	bl	80066e4 <UART_CheckIdleState>
 8005f12:	4603      	mov	r3, r0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3708      	adds	r7, #8
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b08a      	sub	sp, #40	@ 0x28
 8005f20:	af02      	add	r7, sp, #8
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	603b      	str	r3, [r7, #0]
 8005f28:	4613      	mov	r3, r2
 8005f2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f30:	2b20      	cmp	r3, #32
 8005f32:	d177      	bne.n	8006024 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d002      	beq.n	8005f40 <HAL_UART_Transmit+0x24>
 8005f3a:	88fb      	ldrh	r3, [r7, #6]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d101      	bne.n	8005f44 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	e070      	b.n	8006026 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2221      	movs	r2, #33	@ 0x21
 8005f50:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f52:	f7fb fc13 	bl	800177c <HAL_GetTick>
 8005f56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	88fa      	ldrh	r2, [r7, #6]
 8005f5c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	88fa      	ldrh	r2, [r7, #6]
 8005f64:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f70:	d108      	bne.n	8005f84 <HAL_UART_Transmit+0x68>
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d104      	bne.n	8005f84 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	61bb      	str	r3, [r7, #24]
 8005f82:	e003      	b.n	8005f8c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f8c:	e02f      	b.n	8005fee <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	9300      	str	r3, [sp, #0]
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	2200      	movs	r2, #0
 8005f96:	2180      	movs	r1, #128	@ 0x80
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f000 fc4b 	bl	8006834 <UART_WaitOnFlagUntilTimeout>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d004      	beq.n	8005fae <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2220      	movs	r2, #32
 8005fa8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005faa:	2303      	movs	r3, #3
 8005fac:	e03b      	b.n	8006026 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d10b      	bne.n	8005fcc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fb4:	69bb      	ldr	r3, [r7, #24]
 8005fb6:	881a      	ldrh	r2, [r3, #0]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fc0:	b292      	uxth	r2, r2
 8005fc2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	3302      	adds	r3, #2
 8005fc8:	61bb      	str	r3, [r7, #24]
 8005fca:	e007      	b.n	8005fdc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	781a      	ldrb	r2, [r3, #0]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	3301      	adds	r3, #1
 8005fda:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005fe2:	b29b      	uxth	r3, r3
 8005fe4:	3b01      	subs	r3, #1
 8005fe6:	b29a      	uxth	r2, r3
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1c9      	bne.n	8005f8e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	9300      	str	r3, [sp, #0]
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2200      	movs	r2, #0
 8006002:	2140      	movs	r1, #64	@ 0x40
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f000 fc15 	bl	8006834 <UART_WaitOnFlagUntilTimeout>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d004      	beq.n	800601a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2220      	movs	r2, #32
 8006014:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e005      	b.n	8006026 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2220      	movs	r2, #32
 800601e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006020:	2300      	movs	r3, #0
 8006022:	e000      	b.n	8006026 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006024:	2302      	movs	r3, #2
  }
}
 8006026:	4618      	mov	r0, r3
 8006028:	3720      	adds	r7, #32
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
	...

08006030 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006034:	b08a      	sub	sp, #40	@ 0x28
 8006036:	af00      	add	r7, sp, #0
 8006038:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800603a:	2300      	movs	r3, #0
 800603c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	689a      	ldr	r2, [r3, #8]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	691b      	ldr	r3, [r3, #16]
 8006048:	431a      	orrs	r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	431a      	orrs	r2, r3
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	69db      	ldr	r3, [r3, #28]
 8006054:	4313      	orrs	r3, r2
 8006056:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	4ba4      	ldr	r3, [pc, #656]	@ (80062f0 <UART_SetConfig+0x2c0>)
 8006060:	4013      	ands	r3, r2
 8006062:	68fa      	ldr	r2, [r7, #12]
 8006064:	6812      	ldr	r2, [r2, #0]
 8006066:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006068:	430b      	orrs	r3, r1
 800606a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	68da      	ldr	r2, [r3, #12]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	430a      	orrs	r2, r1
 8006080:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a99      	ldr	r2, [pc, #612]	@ (80062f4 <UART_SetConfig+0x2c4>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d004      	beq.n	800609c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6a1b      	ldr	r3, [r3, #32]
 8006096:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006098:	4313      	orrs	r3, r2
 800609a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060ac:	430a      	orrs	r2, r1
 80060ae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a90      	ldr	r2, [pc, #576]	@ (80062f8 <UART_SetConfig+0x2c8>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d126      	bne.n	8006108 <UART_SetConfig+0xd8>
 80060ba:	4b90      	ldr	r3, [pc, #576]	@ (80062fc <UART_SetConfig+0x2cc>)
 80060bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060c0:	f003 0303 	and.w	r3, r3, #3
 80060c4:	2b03      	cmp	r3, #3
 80060c6:	d81b      	bhi.n	8006100 <UART_SetConfig+0xd0>
 80060c8:	a201      	add	r2, pc, #4	@ (adr r2, 80060d0 <UART_SetConfig+0xa0>)
 80060ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ce:	bf00      	nop
 80060d0:	080060e1 	.word	0x080060e1
 80060d4:	080060f1 	.word	0x080060f1
 80060d8:	080060e9 	.word	0x080060e9
 80060dc:	080060f9 	.word	0x080060f9
 80060e0:	2301      	movs	r3, #1
 80060e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060e6:	e116      	b.n	8006316 <UART_SetConfig+0x2e6>
 80060e8:	2302      	movs	r3, #2
 80060ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060ee:	e112      	b.n	8006316 <UART_SetConfig+0x2e6>
 80060f0:	2304      	movs	r3, #4
 80060f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060f6:	e10e      	b.n	8006316 <UART_SetConfig+0x2e6>
 80060f8:	2308      	movs	r3, #8
 80060fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060fe:	e10a      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006100:	2310      	movs	r3, #16
 8006102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006106:	e106      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a7c      	ldr	r2, [pc, #496]	@ (8006300 <UART_SetConfig+0x2d0>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d138      	bne.n	8006184 <UART_SetConfig+0x154>
 8006112:	4b7a      	ldr	r3, [pc, #488]	@ (80062fc <UART_SetConfig+0x2cc>)
 8006114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006118:	f003 030c 	and.w	r3, r3, #12
 800611c:	2b0c      	cmp	r3, #12
 800611e:	d82d      	bhi.n	800617c <UART_SetConfig+0x14c>
 8006120:	a201      	add	r2, pc, #4	@ (adr r2, 8006128 <UART_SetConfig+0xf8>)
 8006122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006126:	bf00      	nop
 8006128:	0800615d 	.word	0x0800615d
 800612c:	0800617d 	.word	0x0800617d
 8006130:	0800617d 	.word	0x0800617d
 8006134:	0800617d 	.word	0x0800617d
 8006138:	0800616d 	.word	0x0800616d
 800613c:	0800617d 	.word	0x0800617d
 8006140:	0800617d 	.word	0x0800617d
 8006144:	0800617d 	.word	0x0800617d
 8006148:	08006165 	.word	0x08006165
 800614c:	0800617d 	.word	0x0800617d
 8006150:	0800617d 	.word	0x0800617d
 8006154:	0800617d 	.word	0x0800617d
 8006158:	08006175 	.word	0x08006175
 800615c:	2300      	movs	r3, #0
 800615e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006162:	e0d8      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006164:	2302      	movs	r3, #2
 8006166:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800616a:	e0d4      	b.n	8006316 <UART_SetConfig+0x2e6>
 800616c:	2304      	movs	r3, #4
 800616e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006172:	e0d0      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006174:	2308      	movs	r3, #8
 8006176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800617a:	e0cc      	b.n	8006316 <UART_SetConfig+0x2e6>
 800617c:	2310      	movs	r3, #16
 800617e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006182:	e0c8      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a5e      	ldr	r2, [pc, #376]	@ (8006304 <UART_SetConfig+0x2d4>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d125      	bne.n	80061da <UART_SetConfig+0x1aa>
 800618e:	4b5b      	ldr	r3, [pc, #364]	@ (80062fc <UART_SetConfig+0x2cc>)
 8006190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006194:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006198:	2b30      	cmp	r3, #48	@ 0x30
 800619a:	d016      	beq.n	80061ca <UART_SetConfig+0x19a>
 800619c:	2b30      	cmp	r3, #48	@ 0x30
 800619e:	d818      	bhi.n	80061d2 <UART_SetConfig+0x1a2>
 80061a0:	2b20      	cmp	r3, #32
 80061a2:	d00a      	beq.n	80061ba <UART_SetConfig+0x18a>
 80061a4:	2b20      	cmp	r3, #32
 80061a6:	d814      	bhi.n	80061d2 <UART_SetConfig+0x1a2>
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d002      	beq.n	80061b2 <UART_SetConfig+0x182>
 80061ac:	2b10      	cmp	r3, #16
 80061ae:	d008      	beq.n	80061c2 <UART_SetConfig+0x192>
 80061b0:	e00f      	b.n	80061d2 <UART_SetConfig+0x1a2>
 80061b2:	2300      	movs	r3, #0
 80061b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061b8:	e0ad      	b.n	8006316 <UART_SetConfig+0x2e6>
 80061ba:	2302      	movs	r3, #2
 80061bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061c0:	e0a9      	b.n	8006316 <UART_SetConfig+0x2e6>
 80061c2:	2304      	movs	r3, #4
 80061c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061c8:	e0a5      	b.n	8006316 <UART_SetConfig+0x2e6>
 80061ca:	2308      	movs	r3, #8
 80061cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061d0:	e0a1      	b.n	8006316 <UART_SetConfig+0x2e6>
 80061d2:	2310      	movs	r3, #16
 80061d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061d8:	e09d      	b.n	8006316 <UART_SetConfig+0x2e6>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a4a      	ldr	r2, [pc, #296]	@ (8006308 <UART_SetConfig+0x2d8>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d125      	bne.n	8006230 <UART_SetConfig+0x200>
 80061e4:	4b45      	ldr	r3, [pc, #276]	@ (80062fc <UART_SetConfig+0x2cc>)
 80061e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80061ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80061f0:	d016      	beq.n	8006220 <UART_SetConfig+0x1f0>
 80061f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80061f4:	d818      	bhi.n	8006228 <UART_SetConfig+0x1f8>
 80061f6:	2b80      	cmp	r3, #128	@ 0x80
 80061f8:	d00a      	beq.n	8006210 <UART_SetConfig+0x1e0>
 80061fa:	2b80      	cmp	r3, #128	@ 0x80
 80061fc:	d814      	bhi.n	8006228 <UART_SetConfig+0x1f8>
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d002      	beq.n	8006208 <UART_SetConfig+0x1d8>
 8006202:	2b40      	cmp	r3, #64	@ 0x40
 8006204:	d008      	beq.n	8006218 <UART_SetConfig+0x1e8>
 8006206:	e00f      	b.n	8006228 <UART_SetConfig+0x1f8>
 8006208:	2300      	movs	r3, #0
 800620a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800620e:	e082      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006210:	2302      	movs	r3, #2
 8006212:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006216:	e07e      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006218:	2304      	movs	r3, #4
 800621a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800621e:	e07a      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006220:	2308      	movs	r3, #8
 8006222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006226:	e076      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006228:	2310      	movs	r3, #16
 800622a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800622e:	e072      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a35      	ldr	r2, [pc, #212]	@ (800630c <UART_SetConfig+0x2dc>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d12a      	bne.n	8006290 <UART_SetConfig+0x260>
 800623a:	4b30      	ldr	r3, [pc, #192]	@ (80062fc <UART_SetConfig+0x2cc>)
 800623c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006240:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006244:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006248:	d01a      	beq.n	8006280 <UART_SetConfig+0x250>
 800624a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800624e:	d81b      	bhi.n	8006288 <UART_SetConfig+0x258>
 8006250:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006254:	d00c      	beq.n	8006270 <UART_SetConfig+0x240>
 8006256:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800625a:	d815      	bhi.n	8006288 <UART_SetConfig+0x258>
 800625c:	2b00      	cmp	r3, #0
 800625e:	d003      	beq.n	8006268 <UART_SetConfig+0x238>
 8006260:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006264:	d008      	beq.n	8006278 <UART_SetConfig+0x248>
 8006266:	e00f      	b.n	8006288 <UART_SetConfig+0x258>
 8006268:	2300      	movs	r3, #0
 800626a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800626e:	e052      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006270:	2302      	movs	r3, #2
 8006272:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006276:	e04e      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006278:	2304      	movs	r3, #4
 800627a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800627e:	e04a      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006280:	2308      	movs	r3, #8
 8006282:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006286:	e046      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006288:	2310      	movs	r3, #16
 800628a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800628e:	e042      	b.n	8006316 <UART_SetConfig+0x2e6>
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a17      	ldr	r2, [pc, #92]	@ (80062f4 <UART_SetConfig+0x2c4>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d13a      	bne.n	8006310 <UART_SetConfig+0x2e0>
 800629a:	4b18      	ldr	r3, [pc, #96]	@ (80062fc <UART_SetConfig+0x2cc>)
 800629c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80062a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80062a8:	d01a      	beq.n	80062e0 <UART_SetConfig+0x2b0>
 80062aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80062ae:	d81b      	bhi.n	80062e8 <UART_SetConfig+0x2b8>
 80062b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062b4:	d00c      	beq.n	80062d0 <UART_SetConfig+0x2a0>
 80062b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062ba:	d815      	bhi.n	80062e8 <UART_SetConfig+0x2b8>
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d003      	beq.n	80062c8 <UART_SetConfig+0x298>
 80062c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062c4:	d008      	beq.n	80062d8 <UART_SetConfig+0x2a8>
 80062c6:	e00f      	b.n	80062e8 <UART_SetConfig+0x2b8>
 80062c8:	2300      	movs	r3, #0
 80062ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062ce:	e022      	b.n	8006316 <UART_SetConfig+0x2e6>
 80062d0:	2302      	movs	r3, #2
 80062d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062d6:	e01e      	b.n	8006316 <UART_SetConfig+0x2e6>
 80062d8:	2304      	movs	r3, #4
 80062da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062de:	e01a      	b.n	8006316 <UART_SetConfig+0x2e6>
 80062e0:	2308      	movs	r3, #8
 80062e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062e6:	e016      	b.n	8006316 <UART_SetConfig+0x2e6>
 80062e8:	2310      	movs	r3, #16
 80062ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062ee:	e012      	b.n	8006316 <UART_SetConfig+0x2e6>
 80062f0:	efff69f3 	.word	0xefff69f3
 80062f4:	40008000 	.word	0x40008000
 80062f8:	40013800 	.word	0x40013800
 80062fc:	40021000 	.word	0x40021000
 8006300:	40004400 	.word	0x40004400
 8006304:	40004800 	.word	0x40004800
 8006308:	40004c00 	.word	0x40004c00
 800630c:	40005000 	.word	0x40005000
 8006310:	2310      	movs	r3, #16
 8006312:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a9f      	ldr	r2, [pc, #636]	@ (8006598 <UART_SetConfig+0x568>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d17a      	bne.n	8006416 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006320:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006324:	2b08      	cmp	r3, #8
 8006326:	d824      	bhi.n	8006372 <UART_SetConfig+0x342>
 8006328:	a201      	add	r2, pc, #4	@ (adr r2, 8006330 <UART_SetConfig+0x300>)
 800632a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800632e:	bf00      	nop
 8006330:	08006355 	.word	0x08006355
 8006334:	08006373 	.word	0x08006373
 8006338:	0800635d 	.word	0x0800635d
 800633c:	08006373 	.word	0x08006373
 8006340:	08006363 	.word	0x08006363
 8006344:	08006373 	.word	0x08006373
 8006348:	08006373 	.word	0x08006373
 800634c:	08006373 	.word	0x08006373
 8006350:	0800636b 	.word	0x0800636b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006354:	f7fd fd84 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8006358:	61f8      	str	r0, [r7, #28]
        break;
 800635a:	e010      	b.n	800637e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800635c:	4b8f      	ldr	r3, [pc, #572]	@ (800659c <UART_SetConfig+0x56c>)
 800635e:	61fb      	str	r3, [r7, #28]
        break;
 8006360:	e00d      	b.n	800637e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006362:	f7fd fce5 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8006366:	61f8      	str	r0, [r7, #28]
        break;
 8006368:	e009      	b.n	800637e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800636a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800636e:	61fb      	str	r3, [r7, #28]
        break;
 8006370:	e005      	b.n	800637e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006372:	2300      	movs	r3, #0
 8006374:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800637c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	2b00      	cmp	r3, #0
 8006382:	f000 80fb 	beq.w	800657c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	685a      	ldr	r2, [r3, #4]
 800638a:	4613      	mov	r3, r2
 800638c:	005b      	lsls	r3, r3, #1
 800638e:	4413      	add	r3, r2
 8006390:	69fa      	ldr	r2, [r7, #28]
 8006392:	429a      	cmp	r2, r3
 8006394:	d305      	bcc.n	80063a2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800639c:	69fa      	ldr	r2, [r7, #28]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d903      	bls.n	80063aa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80063a8:	e0e8      	b.n	800657c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	2200      	movs	r2, #0
 80063ae:	461c      	mov	r4, r3
 80063b0:	4615      	mov	r5, r2
 80063b2:	f04f 0200 	mov.w	r2, #0
 80063b6:	f04f 0300 	mov.w	r3, #0
 80063ba:	022b      	lsls	r3, r5, #8
 80063bc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80063c0:	0222      	lsls	r2, r4, #8
 80063c2:	68f9      	ldr	r1, [r7, #12]
 80063c4:	6849      	ldr	r1, [r1, #4]
 80063c6:	0849      	lsrs	r1, r1, #1
 80063c8:	2000      	movs	r0, #0
 80063ca:	4688      	mov	r8, r1
 80063cc:	4681      	mov	r9, r0
 80063ce:	eb12 0a08 	adds.w	sl, r2, r8
 80063d2:	eb43 0b09 	adc.w	fp, r3, r9
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	603b      	str	r3, [r7, #0]
 80063de:	607a      	str	r2, [r7, #4]
 80063e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063e4:	4650      	mov	r0, sl
 80063e6:	4659      	mov	r1, fp
 80063e8:	f7f9 fffc 	bl	80003e4 <__aeabi_uldivmod>
 80063ec:	4602      	mov	r2, r0
 80063ee:	460b      	mov	r3, r1
 80063f0:	4613      	mov	r3, r2
 80063f2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063f4:	69bb      	ldr	r3, [r7, #24]
 80063f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063fa:	d308      	bcc.n	800640e <UART_SetConfig+0x3de>
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006402:	d204      	bcs.n	800640e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	69ba      	ldr	r2, [r7, #24]
 800640a:	60da      	str	r2, [r3, #12]
 800640c:	e0b6      	b.n	800657c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006414:	e0b2      	b.n	800657c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	69db      	ldr	r3, [r3, #28]
 800641a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800641e:	d15e      	bne.n	80064de <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006420:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006424:	2b08      	cmp	r3, #8
 8006426:	d828      	bhi.n	800647a <UART_SetConfig+0x44a>
 8006428:	a201      	add	r2, pc, #4	@ (adr r2, 8006430 <UART_SetConfig+0x400>)
 800642a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800642e:	bf00      	nop
 8006430:	08006455 	.word	0x08006455
 8006434:	0800645d 	.word	0x0800645d
 8006438:	08006465 	.word	0x08006465
 800643c:	0800647b 	.word	0x0800647b
 8006440:	0800646b 	.word	0x0800646b
 8006444:	0800647b 	.word	0x0800647b
 8006448:	0800647b 	.word	0x0800647b
 800644c:	0800647b 	.word	0x0800647b
 8006450:	08006473 	.word	0x08006473
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006454:	f7fd fd04 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8006458:	61f8      	str	r0, [r7, #28]
        break;
 800645a:	e014      	b.n	8006486 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800645c:	f7fd fd16 	bl	8003e8c <HAL_RCC_GetPCLK2Freq>
 8006460:	61f8      	str	r0, [r7, #28]
        break;
 8006462:	e010      	b.n	8006486 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006464:	4b4d      	ldr	r3, [pc, #308]	@ (800659c <UART_SetConfig+0x56c>)
 8006466:	61fb      	str	r3, [r7, #28]
        break;
 8006468:	e00d      	b.n	8006486 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800646a:	f7fd fc61 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 800646e:	61f8      	str	r0, [r7, #28]
        break;
 8006470:	e009      	b.n	8006486 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006472:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006476:	61fb      	str	r3, [r7, #28]
        break;
 8006478:	e005      	b.n	8006486 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800647a:	2300      	movs	r3, #0
 800647c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006484:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d077      	beq.n	800657c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	005a      	lsls	r2, r3, #1
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	085b      	lsrs	r3, r3, #1
 8006496:	441a      	add	r2, r3
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	fbb2 f3f3 	udiv	r3, r2, r3
 80064a0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	2b0f      	cmp	r3, #15
 80064a6:	d916      	bls.n	80064d6 <UART_SetConfig+0x4a6>
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064ae:	d212      	bcs.n	80064d6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	f023 030f 	bic.w	r3, r3, #15
 80064b8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	085b      	lsrs	r3, r3, #1
 80064be:	b29b      	uxth	r3, r3
 80064c0:	f003 0307 	and.w	r3, r3, #7
 80064c4:	b29a      	uxth	r2, r3
 80064c6:	8afb      	ldrh	r3, [r7, #22]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	8afa      	ldrh	r2, [r7, #22]
 80064d2:	60da      	str	r2, [r3, #12]
 80064d4:	e052      	b.n	800657c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80064dc:	e04e      	b.n	800657c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80064e2:	2b08      	cmp	r3, #8
 80064e4:	d827      	bhi.n	8006536 <UART_SetConfig+0x506>
 80064e6:	a201      	add	r2, pc, #4	@ (adr r2, 80064ec <UART_SetConfig+0x4bc>)
 80064e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ec:	08006511 	.word	0x08006511
 80064f0:	08006519 	.word	0x08006519
 80064f4:	08006521 	.word	0x08006521
 80064f8:	08006537 	.word	0x08006537
 80064fc:	08006527 	.word	0x08006527
 8006500:	08006537 	.word	0x08006537
 8006504:	08006537 	.word	0x08006537
 8006508:	08006537 	.word	0x08006537
 800650c:	0800652f 	.word	0x0800652f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006510:	f7fd fca6 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8006514:	61f8      	str	r0, [r7, #28]
        break;
 8006516:	e014      	b.n	8006542 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006518:	f7fd fcb8 	bl	8003e8c <HAL_RCC_GetPCLK2Freq>
 800651c:	61f8      	str	r0, [r7, #28]
        break;
 800651e:	e010      	b.n	8006542 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006520:	4b1e      	ldr	r3, [pc, #120]	@ (800659c <UART_SetConfig+0x56c>)
 8006522:	61fb      	str	r3, [r7, #28]
        break;
 8006524:	e00d      	b.n	8006542 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006526:	f7fd fc03 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 800652a:	61f8      	str	r0, [r7, #28]
        break;
 800652c:	e009      	b.n	8006542 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800652e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006532:	61fb      	str	r3, [r7, #28]
        break;
 8006534:	e005      	b.n	8006542 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006536:	2300      	movs	r3, #0
 8006538:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006540:	bf00      	nop
    }

    if (pclk != 0U)
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d019      	beq.n	800657c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	085a      	lsrs	r2, r3, #1
 800654e:	69fb      	ldr	r3, [r7, #28]
 8006550:	441a      	add	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	fbb2 f3f3 	udiv	r3, r2, r3
 800655a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800655c:	69bb      	ldr	r3, [r7, #24]
 800655e:	2b0f      	cmp	r3, #15
 8006560:	d909      	bls.n	8006576 <UART_SetConfig+0x546>
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006568:	d205      	bcs.n	8006576 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	b29a      	uxth	r2, r3
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	60da      	str	r2, [r3, #12]
 8006574:	e002      	b.n	800657c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006588:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800658c:	4618      	mov	r0, r3
 800658e:	3728      	adds	r7, #40	@ 0x28
 8006590:	46bd      	mov	sp, r7
 8006592:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006596:	bf00      	nop
 8006598:	40008000 	.word	0x40008000
 800659c:	00f42400 	.word	0x00f42400

080065a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ac:	f003 0308 	and.w	r3, r3, #8
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00a      	beq.n	80065ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	430a      	orrs	r2, r1
 80065c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ce:	f003 0301 	and.w	r3, r3, #1
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00a      	beq.n	80065ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	430a      	orrs	r2, r1
 80065ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f0:	f003 0302 	and.w	r3, r3, #2
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d00a      	beq.n	800660e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	430a      	orrs	r2, r1
 800660c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006612:	f003 0304 	and.w	r3, r3, #4
 8006616:	2b00      	cmp	r3, #0
 8006618:	d00a      	beq.n	8006630 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	430a      	orrs	r2, r1
 800662e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006634:	f003 0310 	and.w	r3, r3, #16
 8006638:	2b00      	cmp	r3, #0
 800663a:	d00a      	beq.n	8006652 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	430a      	orrs	r2, r1
 8006650:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006656:	f003 0320 	and.w	r3, r3, #32
 800665a:	2b00      	cmp	r3, #0
 800665c:	d00a      	beq.n	8006674 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	430a      	orrs	r2, r1
 8006672:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800667c:	2b00      	cmp	r3, #0
 800667e:	d01a      	beq.n	80066b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	430a      	orrs	r2, r1
 8006694:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800669e:	d10a      	bne.n	80066b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	430a      	orrs	r2, r1
 80066b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d00a      	beq.n	80066d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	430a      	orrs	r2, r1
 80066d6:	605a      	str	r2, [r3, #4]
  }
}
 80066d8:	bf00      	nop
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b098      	sub	sp, #96	@ 0x60
 80066e8:	af02      	add	r7, sp, #8
 80066ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066f4:	f7fb f842 	bl	800177c <HAL_GetTick>
 80066f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f003 0308 	and.w	r3, r3, #8
 8006704:	2b08      	cmp	r3, #8
 8006706:	d12e      	bne.n	8006766 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006708:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800670c:	9300      	str	r3, [sp, #0]
 800670e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006710:	2200      	movs	r2, #0
 8006712:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f000 f88c 	bl	8006834 <UART_WaitOnFlagUntilTimeout>
 800671c:	4603      	mov	r3, r0
 800671e:	2b00      	cmp	r3, #0
 8006720:	d021      	beq.n	8006766 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800672a:	e853 3f00 	ldrex	r3, [r3]
 800672e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006732:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006736:	653b      	str	r3, [r7, #80]	@ 0x50
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	461a      	mov	r2, r3
 800673e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006740:	647b      	str	r3, [r7, #68]	@ 0x44
 8006742:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006744:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006746:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006748:	e841 2300 	strex	r3, r2, [r1]
 800674c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800674e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006750:	2b00      	cmp	r3, #0
 8006752:	d1e6      	bne.n	8006722 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2220      	movs	r2, #32
 8006758:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006762:	2303      	movs	r3, #3
 8006764:	e062      	b.n	800682c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0304 	and.w	r3, r3, #4
 8006770:	2b04      	cmp	r3, #4
 8006772:	d149      	bne.n	8006808 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006774:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006778:	9300      	str	r3, [sp, #0]
 800677a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800677c:	2200      	movs	r2, #0
 800677e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 f856 	bl	8006834 <UART_WaitOnFlagUntilTimeout>
 8006788:	4603      	mov	r3, r0
 800678a:	2b00      	cmp	r3, #0
 800678c:	d03c      	beq.n	8006808 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006796:	e853 3f00 	ldrex	r3, [r3]
 800679a:	623b      	str	r3, [r7, #32]
   return(result);
 800679c:	6a3b      	ldr	r3, [r7, #32]
 800679e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	461a      	mov	r2, r3
 80067aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80067ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067b4:	e841 2300 	strex	r3, r2, [r1]
 80067b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d1e6      	bne.n	800678e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	3308      	adds	r3, #8
 80067c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	e853 3f00 	ldrex	r3, [r3]
 80067ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f023 0301 	bic.w	r3, r3, #1
 80067d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	3308      	adds	r3, #8
 80067de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067e0:	61fa      	str	r2, [r7, #28]
 80067e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e4:	69b9      	ldr	r1, [r7, #24]
 80067e6:	69fa      	ldr	r2, [r7, #28]
 80067e8:	e841 2300 	strex	r3, r2, [r1]
 80067ec:	617b      	str	r3, [r7, #20]
   return(result);
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d1e5      	bne.n	80067c0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2220      	movs	r2, #32
 80067f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006804:	2303      	movs	r3, #3
 8006806:	e011      	b.n	800682c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2220      	movs	r2, #32
 800680c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2220      	movs	r2, #32
 8006812:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800682a:	2300      	movs	r3, #0
}
 800682c:	4618      	mov	r0, r3
 800682e:	3758      	adds	r7, #88	@ 0x58
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	603b      	str	r3, [r7, #0]
 8006840:	4613      	mov	r3, r2
 8006842:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006844:	e04f      	b.n	80068e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006846:	69bb      	ldr	r3, [r7, #24]
 8006848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800684c:	d04b      	beq.n	80068e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800684e:	f7fa ff95 	bl	800177c <HAL_GetTick>
 8006852:	4602      	mov	r2, r0
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	1ad3      	subs	r3, r2, r3
 8006858:	69ba      	ldr	r2, [r7, #24]
 800685a:	429a      	cmp	r2, r3
 800685c:	d302      	bcc.n	8006864 <UART_WaitOnFlagUntilTimeout+0x30>
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d101      	bne.n	8006868 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006864:	2303      	movs	r3, #3
 8006866:	e04e      	b.n	8006906 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f003 0304 	and.w	r3, r3, #4
 8006872:	2b00      	cmp	r3, #0
 8006874:	d037      	beq.n	80068e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	2b80      	cmp	r3, #128	@ 0x80
 800687a:	d034      	beq.n	80068e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	2b40      	cmp	r3, #64	@ 0x40
 8006880:	d031      	beq.n	80068e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	69db      	ldr	r3, [r3, #28]
 8006888:	f003 0308 	and.w	r3, r3, #8
 800688c:	2b08      	cmp	r3, #8
 800688e:	d110      	bne.n	80068b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	2208      	movs	r2, #8
 8006896:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006898:	68f8      	ldr	r0, [r7, #12]
 800689a:	f000 f838 	bl	800690e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2208      	movs	r2, #8
 80068a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e029      	b.n	8006906 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	69db      	ldr	r3, [r3, #28]
 80068b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068c0:	d111      	bne.n	80068e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068cc:	68f8      	ldr	r0, [r7, #12]
 80068ce:	f000 f81e 	bl	800690e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2220      	movs	r2, #32
 80068d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80068e2:	2303      	movs	r3, #3
 80068e4:	e00f      	b.n	8006906 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	69da      	ldr	r2, [r3, #28]
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	4013      	ands	r3, r2
 80068f0:	68ba      	ldr	r2, [r7, #8]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	bf0c      	ite	eq
 80068f6:	2301      	moveq	r3, #1
 80068f8:	2300      	movne	r3, #0
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	461a      	mov	r2, r3
 80068fe:	79fb      	ldrb	r3, [r7, #7]
 8006900:	429a      	cmp	r2, r3
 8006902:	d0a0      	beq.n	8006846 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3710      	adds	r7, #16
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}

0800690e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800690e:	b480      	push	{r7}
 8006910:	b095      	sub	sp, #84	@ 0x54
 8006912:	af00      	add	r7, sp, #0
 8006914:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800691e:	e853 3f00 	ldrex	r3, [r3]
 8006922:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006926:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800692a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	461a      	mov	r2, r3
 8006932:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006934:	643b      	str	r3, [r7, #64]	@ 0x40
 8006936:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006938:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800693a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800693c:	e841 2300 	strex	r3, r2, [r1]
 8006940:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006944:	2b00      	cmp	r3, #0
 8006946:	d1e6      	bne.n	8006916 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	3308      	adds	r3, #8
 800694e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006950:	6a3b      	ldr	r3, [r7, #32]
 8006952:	e853 3f00 	ldrex	r3, [r3]
 8006956:	61fb      	str	r3, [r7, #28]
   return(result);
 8006958:	69fb      	ldr	r3, [r7, #28]
 800695a:	f023 0301 	bic.w	r3, r3, #1
 800695e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	3308      	adds	r3, #8
 8006966:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006968:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800696a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800696c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800696e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006970:	e841 2300 	strex	r3, r2, [r1]
 8006974:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006978:	2b00      	cmp	r3, #0
 800697a:	d1e5      	bne.n	8006948 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006980:	2b01      	cmp	r3, #1
 8006982:	d118      	bne.n	80069b6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	e853 3f00 	ldrex	r3, [r3]
 8006990:	60bb      	str	r3, [r7, #8]
   return(result);
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	f023 0310 	bic.w	r3, r3, #16
 8006998:	647b      	str	r3, [r7, #68]	@ 0x44
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	461a      	mov	r2, r3
 80069a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069a2:	61bb      	str	r3, [r7, #24]
 80069a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a6:	6979      	ldr	r1, [r7, #20]
 80069a8:	69ba      	ldr	r2, [r7, #24]
 80069aa:	e841 2300 	strex	r3, r2, [r1]
 80069ae:	613b      	str	r3, [r7, #16]
   return(result);
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1e6      	bne.n	8006984 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2220      	movs	r2, #32
 80069ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80069ca:	bf00      	nop
 80069cc:	3754      	adds	r7, #84	@ 0x54
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr

080069d6 <memset>:
 80069d6:	4402      	add	r2, r0
 80069d8:	4603      	mov	r3, r0
 80069da:	4293      	cmp	r3, r2
 80069dc:	d100      	bne.n	80069e0 <memset+0xa>
 80069de:	4770      	bx	lr
 80069e0:	f803 1b01 	strb.w	r1, [r3], #1
 80069e4:	e7f9      	b.n	80069da <memset+0x4>
	...

080069e8 <__errno>:
 80069e8:	4b01      	ldr	r3, [pc, #4]	@ (80069f0 <__errno+0x8>)
 80069ea:	6818      	ldr	r0, [r3, #0]
 80069ec:	4770      	bx	lr
 80069ee:	bf00      	nop
 80069f0:	2000000c 	.word	0x2000000c

080069f4 <__libc_init_array>:
 80069f4:	b570      	push	{r4, r5, r6, lr}
 80069f6:	4d0d      	ldr	r5, [pc, #52]	@ (8006a2c <__libc_init_array+0x38>)
 80069f8:	4c0d      	ldr	r4, [pc, #52]	@ (8006a30 <__libc_init_array+0x3c>)
 80069fa:	1b64      	subs	r4, r4, r5
 80069fc:	10a4      	asrs	r4, r4, #2
 80069fe:	2600      	movs	r6, #0
 8006a00:	42a6      	cmp	r6, r4
 8006a02:	d109      	bne.n	8006a18 <__libc_init_array+0x24>
 8006a04:	4d0b      	ldr	r5, [pc, #44]	@ (8006a34 <__libc_init_array+0x40>)
 8006a06:	4c0c      	ldr	r4, [pc, #48]	@ (8006a38 <__libc_init_array+0x44>)
 8006a08:	f000 f848 	bl	8006a9c <_init>
 8006a0c:	1b64      	subs	r4, r4, r5
 8006a0e:	10a4      	asrs	r4, r4, #2
 8006a10:	2600      	movs	r6, #0
 8006a12:	42a6      	cmp	r6, r4
 8006a14:	d105      	bne.n	8006a22 <__libc_init_array+0x2e>
 8006a16:	bd70      	pop	{r4, r5, r6, pc}
 8006a18:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a1c:	4798      	blx	r3
 8006a1e:	3601      	adds	r6, #1
 8006a20:	e7ee      	b.n	8006a00 <__libc_init_array+0xc>
 8006a22:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a26:	4798      	blx	r3
 8006a28:	3601      	adds	r6, #1
 8006a2a:	e7f2      	b.n	8006a12 <__libc_init_array+0x1e>
 8006a2c:	08046b24 	.word	0x08046b24
 8006a30:	08046b24 	.word	0x08046b24
 8006a34:	08046b24 	.word	0x08046b24
 8006a38:	08046b28 	.word	0x08046b28

08006a3c <memcpy>:
 8006a3c:	440a      	add	r2, r1
 8006a3e:	4291      	cmp	r1, r2
 8006a40:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a44:	d100      	bne.n	8006a48 <memcpy+0xc>
 8006a46:	4770      	bx	lr
 8006a48:	b510      	push	{r4, lr}
 8006a4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a52:	4291      	cmp	r1, r2
 8006a54:	d1f9      	bne.n	8006a4a <memcpy+0xe>
 8006a56:	bd10      	pop	{r4, pc}

08006a58 <sqrtf>:
 8006a58:	b508      	push	{r3, lr}
 8006a5a:	ed2d 8b02 	vpush	{d8}
 8006a5e:	eeb0 8a40 	vmov.f32	s16, s0
 8006a62:	f000 f817 	bl	8006a94 <__ieee754_sqrtf>
 8006a66:	eeb4 8a48 	vcmp.f32	s16, s16
 8006a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a6e:	d60c      	bvs.n	8006a8a <sqrtf+0x32>
 8006a70:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8006a90 <sqrtf+0x38>
 8006a74:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8006a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a7c:	d505      	bpl.n	8006a8a <sqrtf+0x32>
 8006a7e:	f7ff ffb3 	bl	80069e8 <__errno>
 8006a82:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006a86:	2321      	movs	r3, #33	@ 0x21
 8006a88:	6003      	str	r3, [r0, #0]
 8006a8a:	ecbd 8b02 	vpop	{d8}
 8006a8e:	bd08      	pop	{r3, pc}
 8006a90:	00000000 	.word	0x00000000

08006a94 <__ieee754_sqrtf>:
 8006a94:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006a98:	4770      	bx	lr
	...

08006a9c <_init>:
 8006a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a9e:	bf00      	nop
 8006aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aa2:	bc08      	pop	{r3}
 8006aa4:	469e      	mov	lr, r3
 8006aa6:	4770      	bx	lr

08006aa8 <_fini>:
 8006aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aaa:	bf00      	nop
 8006aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aae:	bc08      	pop	{r3}
 8006ab0:	469e      	mov	lr, r3
 8006ab2:	4770      	bx	lr
