Command: /Users/ryangoff/.espressif/python_env/idf5.5_py3.13_env/bin/python /Users/ryangoff/.espressif/frameworks/esp-idf-v5.5.1/tools/idf_monitor.py -p /dev/cu.usbmodem2101 -b 115200 --toolchain-prefix riscv32-esp-elf- --target esp32p4 --revision 1 --decode-panic backtrace /Users/ryangoff/Herd/Attend/storage/app/templates/esp32_p4_nfc_espidf/build/esp32_p4_nfc_reader.elf /Users/ryangoff/Herd/Attend/storage/app/templates/esp32_p4_nfc_espidf/build/bootloader/bootloader.elf -m '/Users/ryangoff/.espressif/python_env/idf5.5_py3.13_env/bin/python' '/Users/ryangoff/.espressif/frameworks/esp-idf-v5.5.1/tools/idf.py' '-p' '/dev/cu.usbmodem2101'
D (651) MSPI DQS: set to best phase: 0[0m
V (652) MSPI Timing: config_idx: 12, good[0m
D (652) MSPI DQS: set to best phase: 0[0m
V (652) MSPI Timing: confiESP-ROM:esp32p4-eco2-20240710
Build:Jul 10 2024
rst:0x17 (CHIP_USB_UART_RESET),boot:0x20c (SPI_FAST_FLASH_BOOT)
Core0 Saved PC:0x4fc098d0
SPI mode:DIO, clock div:1
load:0x4ff33ce0,len:0x17a8
load:0x4ff29ed0,len:0xf2c
load:0x4ff2cbd0,len:0x3470
entry 0x4ff29eda
[0;32mI (25) boot: ESP-IDF v5.5.1-dirty 2nd stage bootloader[0m
[0;32mI (25) boot: compile time Oct 12 2025 22:47:47[0m
[0;32mI (25) boot: Multicore bootloader[0m
[0;32mI (27) boot: chip revision: v1.3[0m
[0;32mI (27) boot: efuse block revision: v0.3[0m
[0;32mI (27) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (27) boot.esp32p4: SPI Speed      : 80MHz[0m
[0;32mI (27) boot.esp32p4: SPI Mode       : QIO[0m
[0;32mI (28) boot.esp32p4: SPI Flash Size : 16MB[0m
[0;32mI (28) boot: Enabling RNG early entropy source...[0m
[0;32mI (28) boot: Partition Table:[0m
[0;32mI (28) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (29) boot:  0 nvs              WiFi data        01 02 0000b000 00006000[0m
[0;32mI (29) boot:  1 phy_init         RF data          01 01 00011000 00001000[0m
[0;32mI (30) boot:  2 factory          factory app      00 00 00020000 00300000[0m
[0;32mI (30) boot:  3 storage          Unknown data     01 82 00320000 00cd0000[0m
[0;32mI (32) boot: End of partition table[0m
[0;32mI (32) esp_image: segment 0: paddr=00020020 vaddr=400d0020 size=48c70h (298096) map[0m
[0;32mI (79) esp_image: segment 1: paddr=00068c98 vaddr=30100000 size=00088h (   136) load[0m
[0;32mI (80) esp_image: segment 2: paddr=00068d28 vaddr=4ff00000 size=072f0h ( 29424) load[0m
[0;32mI (87) esp_image: segment 3: paddr=00070020 vaddr=40000020 size=c438ch (803724) map[0m
[0;32mI (211) esp_image: segment 4: paddr=001343b4 vaddr=4ff072f0 size=100b8h ( 65720) load[0m
[0;32mI (223) esp_image: segment 5: paddr=00144474 vaddr=4ff17400 size=038c0h ( 14528) load[0m
[0;32mI (227) esp_image: segment 6: paddr=00147d3c vaddr=50108080 size=00020h (    32) load[0m
[0;32mI (233) boot: Loaded app from partition at offset 0x20000[0m
[0;32mI (234) boot: Disabling RNG early entropy source...[0m
V (237) mmap: after coalescing, 2 regions are left[0m
D (238) hex_psram: real_mpll_freq: 400000000[0m
D (238) hex_psram: exp_data: 0x5a6b7c8d[0m
D (238) hex_psram: ref_data: 0x5a6b7c8d[0m
[0;32mI (238) hex_psram: vendor id    : 0x0d (AP)[0m
[0;32mI (239) hex_psram: Latency      : 0x01 (Fixed)[0m
[0;32mI (239) hex_psram: DriveStr.    : 0x00 (25 Ohm)[0m
[0;32mI (239) hex_psram: dev id       : 0x03 (generation 4)[0m
[0;32mI (240) hex_psram: density      : 0x07 (256 Mbit)[0m
[0;32mI (240) hex_psram: good-die     : 0x06 (Pass)[0m
[0;32mI (240) hex_psram: SRF          : 0x02 (Slow Refresh)[0m
[0;32mI (241) hex_psram: BurstType    : 0x00 ( Wrap)[0m
[0;32mI (241) hex_psram: BurstLen     : 0x03 (2048 Byte)[0m
[0;32mI (241) hex_psram: BitMode      : 0x01 (X16 Mode)[0m
[0;32mI (242) hex_psram: Readlatency  : 0x04 (14 cycles@Fixed)[0m
[0;32mI (242) hex_psram: DriveStrength: 0x00 (1/1)[0m
D (242) MSPI Timing: psram_freq_mhz: 20 mhz, bus clock div: 20[0m
D (243) MSPI Timing: psram_freq_mhz: 200 mhz, bus clock div: 2[0m
D (243) MSPI DQS: set to phase: 0[0m
V (243) MSPI Timing: config_idx: 0, good[0m
D (244) MSPI DQS: set to phase: 1[0m
V (244) MSPI Timing: config_idx: 1, good[0m
D (244) MSPI DQS: set to phase: 2[0m
V (244) MSPI Timing: config_idx: 2, good[0m
D (244) MSPI DQS: set to phase: 3[0m
V (245) MSPI Timing: config_idx: 3, good[0m
D (245) MSPI Timing: test nums: 1, test result: [id][good/bad][good_times]:[0m
D (245) MSPI Timing: [0][good][1] [0m
D (246) MSPI Timing: [1][good][1] [0m
D (246) MSPI Timing: [2][good][1] [0m
D (246) MSPI Timing: [3][good][1] [0m
[0;32mI (246) MSPI DQS: tuning success, best phase id is 0[0m
D (247) MSPI DQS: sizeof(delayline_config_t): 2, sizeof(test_config): 184[0m
D (247) MSPI Timing: psram_freq_mhz: 200 mhz, bus clock div: 2[0m
D (248) MSPI DQS: set to best phase: 0[0m
V (248) MSPI Timing: config_idx: 0, bad[0m
D (248) MSPI DQS: set to best phase: 0[0m
V (249) MSPI Timing: config_idx: 0, bad[0m
D (249) MSPI DQS: set to best phase: 0[0m
V (249) MSPI Timing: config_idx: 0, bad[0m
D (249) MSPI DQS: set to best phase: 0[0m
V (249) MSPI Timing: config_idx: 0, bad[0m
D (250) MSPI DQS: set to best phase: 0[0m
V (250) MSPI Timing: config_idx: 0, bad[0m
D (250) MSPI DQS: set to best phase: 0[0m
V (250) MSPI Timing: config_idx: 0, bad[0m
D (251) MSPI DQS: set to best phase: 0[0m
V (251) MSPI Timing: config_idx: 0, bad[0m
D (251) MSPI DQS: set to best phase: 0[0m
V (251) MSPI Timing: config_idx: 0, bad[0m
D (251) MSPI DQS: set to best phase: 0[0m
V (252) MSPI Timing: config_idx: 0, bad[0m
D (252) MSPI DQS: set to best phase: 0[0m
V (252) MSPI Timing: config_idx: 0, bad[0m
D (252) MSPI DQS: set to best phase: 0[0m
V (253) MSPI Timing: config_idx: 0, bad[0m
D (253) MSPI DQS: set to best phase: 0[0m
V (253) MSPI Timing: config_idx: 0, bad[0m
D (253) MSPI DQS: set to best phase: 0[0m
V (254) MSPI Timing: config_idx: 0, bad[0m
D (254) MSPI DQS: set to best phase: 0[0m
V (254) MSPI Timing: config_idx: 0, bad[0m
D (254) MSPI DQS: set to best phase: 0[0m
V (255) MSPI Timing: config_idx: 0, bad[0m
D (255) MSPI DQS: set to best phase: 0[0m
V (255) MSPI Timing: config_idx: 0, bad[0m
D (255) MSPI DQS: set to best phase: 0[0m
V (256) MSPI Timing: config_idx: 0, bad[0m
D (256) MSPI DQS: set to best phase: 0[0m
V (256) MSPI Timing: config_idx: 0, bad[0m
D (256) MSPI DQS: set to best phase: 0[0m
V (257) MSPI Timing: config_idx: 0, bad[0m
D (257) MSPI DQS: set to best phase: 0[0m
V (257) MSPI Timing: config_idx: 0, bad[0m
D (257) MSPI DQS: set to best phase: 0[0m
V (258) MSPI Timing: config_idx: 0, bad[0m
D (258) MSPI DQS: set to best phase: 0[0m
V (258) MSPI Timing: config_idx: 0, bad[0m
D (258) MSPI DQS: set to best phase: 0[0m
V (259) MSPI Timing: config_idx: 0, bad[0m
D (259) MSPI DQS: set to best phase: 0[0m
V (259) MSPI Timing: config_idx: 0, bad[0m
D (259) MSPI DQS: set to best phase: 0[0m
V (259) MSPI Timing: config_idx: 0, bad[0m
D (260) MSPI DQS: set to best phase: 0[0m
V (260) MSPI Timing: config_idx: 0, bad[0m
D (260) MSPI DQS: set to best phase: 0[0m
V (260) MSPI Timing: config_idx: 0, bad[0m
D (261) MSPI DQS: set to best phase: 0[0m
V (261) MSPI Timing: config_idx: 0, bad[0m
D (261) MSPI DQS: set to best phase: 0[0m
V (261) MSPI Timing: config_idx: 0, bad[0m
D (261) MSPI DQS: set to best phase: 0[0m
V (262) MSPI Timing: config_idx: 0, bad[0m
D (262) MSPI DQS: set to best phase: 0[0m
V (262) MSPI Timing: config_idx: 0, bad[0m
D (262) MSPI DQS: set to best phase: 0[0m
V (263) MSPI Timing: config_idx: 0, bad[0m
D (263) MSPI DQS: set to best phase: 0[0m
V (263) MSPI Timing: config_idx: 0, bad[0m
D (263) MSPI DQS: set to best phase: 0[0m
V (264) MSPI Timing: config_idx: 0, bad[0m
D (264) MSPI DQS: set to best phase: 0[0m
V (264) MSPI Timing: config_idx: 0, bad[0m
D (264) MSPI DQS: set to best phase: 0[0m
V (265) MSPI Timing: config_idx: 0, bad[0m
D (265) MSPI DQS: set to best phase: 0[0m
V (265) MSPI Timing: config_idx: 0, bad[0m
D (265) MSPI DQS: set to best phase: 0[0m
V (266) MSPI Timing: config_idx: 0, bad[0m
D (266) MSPI DQS: set to best phase: 0[0m
V (266) MSPI Timing: config_idx: 0, bad[0m
D (266) MSPI DQS: set to best phase: 0[0m
V (266) MSPI Timing: config_idx: 0, bad[0m
D (267) MSPI DQS: set to best phase: 0[0m
V (267) MSPI Timing: config_idx: 0, bad[0m
D (267) MSPI DQS: set to best phase: 0[0m
V (267) MSPI Timing: config_idx: 0, bad[0m
D (268) MSPI DQS: set to best phase: 0[0m
V (268) MSPI Timing: config_idx: 0, bad[0m
D (268) MSPI DQS: set to best phase: 0[0m
V (268) MSPI Timing: config_idx: 0, bad[0m
D (268) MSPI DQS: set to best phase: 0[0m
V (269) MSPI Timing: config_idx: 0, bad[0m
D (269) MSPI DQS: set to best phase: 0[0m
V (269) MSPI Timing: config_idx: 0, bad[0m
D (269) MSPI DQS: set to best phase: 0[0m
V (270) MSPI Timing: config_idx: 0, bad[0m
D (270) MSPI DQS: set to best phase: 0[0m
V (270) MSPI Timing: config_idx: 0, bad[0m
D (270) MSPI DQS: set to best phase: 0[0m
V (271) MSPI Timing: config_idx: 0, bad[0m
D (271) MSPI DQS: set to best phase: 0[0m
V (271) MSPI Timing: config_idx: 0, bad[0m
D (271) MSPI DQS: set to best phase: 0[0m
V (272) MSPI Timing: config_idx: 0, bad[0m
D (272) MSPI DQS: set to best phase: 0[0m
V (272) MSPI Timing: config_idx: 0, bad[0m
D (272) MSPI DQS: set to best phase: 0[0m
V (272) MSPI Timing: config_idx: 0, bad[0m
D (273) MSPI DQS: set to best phase: 0[0m
V (273) MSPI Timing: config_idx: 0, bad[0m
D (273) MSPI DQS: set to best phase: 0[0m
V (273) MSPI Timing: config_idx: 0, bad[0m
D (274) MSPI DQS: set to best phase: 0[0m
V (274) MSPI Timing: config_idx: 0, bad[0m
D (274) MSPI DQS: set to best phase: 0[0m
V (274) MSPI Timing: config_idx: 0, bad[0m
D (274) MSPI DQS: set to best phase: 0[0m
V (275) MSPI Timing: config_idx: 0, bad[0m
D (275) MSPI DQS: set to best phase: 0[0m
V (275) MSPI Timing: config_idx: 0, bad[0m
D (275) MSPI DQS: set to best phase: 0[0m
V (276) MSPI Timing: config_idx: 0, bad[0m
D (276) MSPI DQS: set to best phase: 0[0m
V (276) MSPI Timing: config_idx: 0, bad[0m
D (276) MSPI DQS: set to best phase: 0[0m
V (277) MSPI Timing: config_idx: 0, bad[0m
D (277) MSPI DQS: set to best phase: 0[0m
V (277) MSPI Timing: config_idx: 0, bad[0m
D (277) MSPI DQS: set to best phase: 0[0m
V (278) MSPI Timing: config_idx: 0, bad[0m
D (278) MSPI DQS: set to best phase: 0[0m
V (278) MSPI Timing: config_idx: 0, bad[0m
D (278) MSPI DQS: set to best phase: 0[0m
V (279) MSPI Timing: config_idx: 0, bad[0m
D (279) MSPI DQS: set to best phase: 0[0m
V (279) MSPI Timing: config_idx: 0, bad[0m
D (279) MSPI DQS: set to best phase: 0[0m
V (280) MSPI Timing: config_idx: 0, bad[0m
D (280) MSPI DQS: set to best phase: 0[0m
V (280) MSPI Timing: config_idx: 0, bad[0m
D (280) MSPI DQS: set to best phase: 0[0m
V (281) MSPI Timing: config_idx: 0, bad[0m
D (281) MSPI DQS: set to best phase: 0[0m
V (281) MSPI Timing: config_idx: 0, bad[0m
D (281) MSPI DQS: set to best phase: 0[0m
V (282) MSPI Timing: config_idx: 0, bad[0m
D (282) MSPI DQS: set to best phase: 0[0m
V (282) MSPI Timing: config_idx: 0, bad[0m
D (282) MSPI DQS: set to best phase: 0[0m
V (283) MSPI Timing: config_idx: 0, bad[0m
D (283) MSPI DQS: set to best phase: 0[0m
V (283) MSPI Timing: config_idx: 0, bad[0m
D (283) MSPI DQS: set to best phase: 0[0m
V (283) MSPI Timing: config_idx: 0, bad[0m
D (284) MSPI DQS: set to best phase: 0[0m
V (284) MSPI Timing: config_idx: 0, bad[0m
D (284) MSPI DQS: set to best phase: 0[0m
V (284) MSPI Timing: config_idx: 0, bad[0m
D (285) MSPI DQS: set to best phase: 0[0m
V (285) MSPI Timing: config_idx: 0, bad[0m
D (285) MSPI DQS: set to best phase: 0[0m
V (285) MSPI Timing: config_idx: 0, bad[0m
D (285) MSPI DQS: set to best phase: 0[0m
V (286) MSPI Timing: config_idx: 0, bad[0m
D (286) MSPI DQS: set to best phase: 0[0m
V (286) MSPI Timing: config_idx: 0, bad[0m
D (286) MSPI DQS: set to best phase: 0[0m
V (287) MSPI Timing: config_idx: 0, bad[0m
D (287) MSPI DQS: set to best phase: 0[0m
V (287) MSPI Timing: config_idx: 0, bad[0m
D (287) MSPI DQS: set to best phase: 0[0m
V (288) MSPI Timing: config_idx: 0, bad[0m
D (288) MSPI DQS: set to best phase: 0[0m
V (288) MSPI Timing: config_idx: 0, bad[0m
D (288) MSPI DQS: set to best phase: 0[0m
V (289) MSPI Timing: config_idx: 0, bad[0m
D (289) MSPI DQS: set to best phase: 0[0m
V (289) MSPI Timing: config_idx: 0, bad[0m
D (289) MSPI DQS: set to best phase: 0[0m
V (290) MSPI Timing: config_idx: 0, bad[0m
D (290) MSPI DQS: set to best phase: 0[0m
V (290) MSPI Timing: config_idx: 0, bad[0m
D (290) MSPI DQS: set to best phase: 0[0m
V (290) MSPI Timing: config_idx: 0, bad[0m
D (291) MSPI DQS: set to best phase: 0[0m
V (291) MSPI Timing: config_idx: 0, bad[0m
D (291) MSPI DQS: set to best phase: 0[0m
V (291) MSPI Timing: config_idx: 0, bad[0m
D (292) MSPI DQS: set to best phase: 0[0m
V (292) MSPI Timing: config_idx: 0, bad[0m
D (292) MSPI DQS: set to best phase: 0[0m
V (292) MSPI Timing: config_idx: 0, bad[0m
D (292) MSPI DQS: set to best phase: 0[0m
V (293) MSPI Timing: config_idx: 0, bad[0m
D (293) MSPI DQS: set to best phase: 0[0m
V (293) MSPI Timing: config_idx: 0, bad[0m
D (293) MSPI DQS: set to best phase: 0[0m
V (294) MSPI Timing: config_idx: 0, bad[0m
D (294) MSPI DQS: set to best phase: 0[0m
V (294) MSPI Timing: config_idx: 0, bad[0m
D (294) MSPI DQS: set to best phase: 0[0m
V (295) MSPI Timing: config_idx: 0, bad[0m
D (295) MSPI DQS: set to best phase: 0[0m
V (295) MSPI Timing: config_idx: 1, bad[0m
D (295) MSPI DQS: set to best phase: 0[0m
V (296) MSPI Timing: config_idx: 1, bad[0m
D (296) MSPI DQS: set to best phase: 0[0m
V (296) MSPI Timing: config_idx: 1, bad[0m
D (296) MSPI DQS: set to best phase: 0[0m
V (297) MSPI Timing: config_idx: 1, bad[0m
D (297) MSPI DQS: set to best phase: 0[0m
V (297) MSPI Timing: config_idx: 1, bad[0m
D (297) MSPI DQS: set to best phase: 0[0m
V (298) MSPI Timing: config_idx: 1, bad[0m
D (298) MSPI DQS: set to best phase: 0[0m
V (298) MSPI Timing: config_idx: 1, bad[0m
D (298) MSPI DQS: set to best phase: 0[0m
V (299) MSPI Timing: config_idx: 1, bad[0m
D (299) MSPI DQS: set to best phase: 0[0m
V (299) MSPI Timing: config_idx: 1, bad[0m
D (299) MSPI DQS: set to best phase: 0[0m
V (300) MSPI Timing: config_idx: 1, bad[0m
D (300) MSPI DQS: set to best phase: 0[0m
V (300) MSPI Timing: config_idx: 1, bad[0m
D (300) MSPI DQS: set to best phase: 0[0m
V (301) MSPI Timing: config_idx: 1, bad[0m
D (301) MSPI DQS: set to best phase: 0[0m
V (301) MSPI Timing: config_idx: 1, bad[0m
D (301) MSPI DQS: set to best phase: 0[0m
V (302) MSPI Timing: config_idx: 1, bad[0m
D (302) MSPI DQS: set to best phase: 0[0m
V (302) MSPI Timing: config_idx: 1, bad[0m
D (302) MSPI DQS: set to best phase: 0[0m
V (303) MSPI Timing: config_idx: 1, bad[0m
D (303) MSPI DQS: set to best phase: 0[0m
V (303) MSPI Timing: config_idx: 1, bad[0m
D (303) MSPI DQS: set to best phase: 0[0m
V (304) MSPI Timing: config_idx: 1, bad[0m
D (304) MSPI DQS: set to best phase: 0[0m
V (304) MSPI Timing: config_idx: 1, bad[0m
D (304) MSPI DQS: set to best phase: 0[0m
V (305) MSPI Timing: config_idx: 1, bad[0m
D (305) MSPI DQS: set to best phase: 0[0m
V (305) MSPI Timing: config_idx: 1, bad[0m
D (305) MSPI DQS: set to best phase: 0[0m
V (306) MSPI Timing: config_idx: 1, bad[0m
D (306) MSPI DQS: set to best phase: 0[0m
V (306) MSPI Timing: config_idx: 1, bad[0m
D (306) MSPI DQS: set to best phase: 0[0m
V (307) MSPI Timing: config_idx: 1, bad[0m
D (307) MSPI DQS: set to best phase: 0[0m
V (307) MSPI Timing: config_idx: 1, bad[0m
D (307) MSPI DQS: set to best phase: 0[0m
V (308) MSPI Timing: config_idx: 1, bad[0m
D (308) MSPI DQS: set to best phase: 0[0m
V (308) MSPI Timing: config_idx: 1, bad[0m
D (308) MSPI DQS: set to best phase: 0[0m
V (309) MSPI Timing: config_idx: 1, bad[0m
D (309) MSPI DQS: set to best phase: 0[0m
V (309) MSPI Timing: config_idx: 1, bad[0m
D (309) MSPI DQS: set to best phase: 0[0m
V (310) MSPI Timing: config_idx: 1, bad[0m
D (310) MSPI DQS: set to best phase: 0[0m
V (310) MSPI Timing: config_idx: 1, bad[0m
D (310) MSPI DQS: set to best phase: 0[0m
V (311) MSPI Timing: config_idx: 1, bad[0m
D (311) MSPI DQS: set to best phase: 0[0m
V (311) MSPI Timing: config_idx: 1, bad[0m
D (311) MSPI DQS: set to best phase: 0[0m
V (312) MSPI Timing: config_idx: 1, bad[0m
D (312) MSPI DQS: set to best phase: 0[0m
V (312) MSPI Timing: config_idx: 1, bad[0m
D (312) MSPI DQS: set to best phase: 0[0m
V (313) MSPI Timing: config_idx: 1, bad[0m
D (313) MSPI DQS: set to best phase: 0[0m
V (313) MSPI Timing: config_idx: 1, bad[0m
D (313) MSPI DQS: set to best phase: 0[0m
V (314) MSPI Timing: config_idx: 1, bad[0m
D (314) MSPI DQS: set to best phase: 0[0m
V (314) MSPI Timing: config_idx: 1, bad[0m
D (314) MSPI DQS: set to best phase: 0[0m
V (315) MSPI Timing: config_idx: 1, bad[0m
D (315) MSPI DQS: set to best phase: 0[0m
V (315) MSPI Timing: config_idx: 1, bad[0m
D (315) MSPI DQS: set to best phase: 0[0m
V (316) MSPI Timing: config_idx: 1, bad[0m
D (316) MSPI DQS: set to best phase: 0[0m
V (316) MSPI Timing: config_idx: 1, bad[0m
D (316) MSPI DQS: set to best phase: 0[0m
V (317) MSPI Timing: config_idx: 1, bad[0m
D (317) MSPI DQS: set to best phase: 0[0m
V (317) MSPI Timing: config_idx: 1, bad[0m
D (317) MSPI DQS: set to best phase: 0[0m
V (317) MSPI Timing: config_idx: 1, bad[0m
D (318) MSPI DQS: set to best phase: 0[0m
V (318) MSPI Timing: config_idx: 1, bad[0m
D (318) MSPI DQS: set to best phase: 0[0m
V (318) MSPI Timing: config_idx: 1, bad[0m
D (319) MSPI DQS: set to best phase: 0[0m
V (319) MSPI Timing: config_idx: 1, bad[0m
D (319) MSPI DQS: set to best phase: 0[0m
V (319) MSPI Timing: config_idx: 1, bad[0m
D (319) MSPI DQS: set to best phase: 0[0m
V (320) MSPI Timing: config_idx: 1, bad[0m
D (320) MSPI DQS: set to best phase: 0[0m
V (320) MSPI Timing: config_idx: 1, bad[0m
D (320) MSPI DQS: set to best phase: 0[0m
V (321) MSPI Timing: config_idx: 1, bad[0m
D (321) MSPI DQS: set to best phase: 0[0m
V (321) MSPI Timing: config_idx: 1, bad[0m
D (321) MSPI DQS: set to best phase: 0[0m
V (322) MSPI Timing: config_idx: 1, bad[0m
D (322) MSPI DQS: set to best phase: 0[0m
V (322) MSPI Timing: config_idx: 1, bad[0m
D (322) MSPI DQS: set to best phase: 0[0m
V (323) MSPI Timing: config_idx: 1, bad[0m
D (323) MSPI DQS: set to best phase: 0[0m
V (323) MSPI Timing: config_idx: 1, bad[0m
D (323) MSPI DQS: set to best phase: 0[0m
V (324) MSPI Timing: config_idx: 1, bad[0m
D (324) MSPI DQS: set to best phase: 0[0m
V (324) MSPI Timing: config_idx: 1, bad[0m
D (324) MSPI DQS: set to best phase: 0[0m
V (325) MSPI Timing: config_idx: 1, bad[0m
D (325) MSPI DQS: set to best phase: 0[0m
V (325) MSPI Timing: config_idx: 1, bad[0m
D (325) MSPI DQS: set to best phase: 0[0m
V (326) MSPI Timing: config_idx: 1, bad[0m
D (326) MSPI DQS: set to best phase: 0[0m
V (326) MSPI Timing: config_idx: 1, bad[0m
D (326) MSPI DQS: set to best phase: 0[0m
V (327) MSPI Timing: config_idx: 1, bad[0m
D (327) MSPI DQS: set to best phase: 0[0m
V (327) MSPI Timing: config_idx: 1, bad[0m
D (327) MSPI DQS: set to best phase: 0[0m
V (328) MSPI Timing: config_idx: 1, bad[0m
D (328) MSPI DQS: set to best phase: 0[0m
V (328) MSPI Timing: config_idx: 1, bad[0m
D (328) MSPI DQS: set to best phase: 0[0m
V (329) MSPI Timing: config_idx: 1, bad[0m
D (329) MSPI DQS: set to best phase: 0[0m
V (329) MSPI Timing: config_idx: 1, bad[0m
D (329) MSPI DQS: set to best phase: 0[0m
V (330) MSPI Timing: config_idx: 1, bad[0m
D (330) MSPI DQS: set to best phase: 0[0m
V (330) MSPI Timing: config_idx: 1, bad[0m
D (330) MSPI DQS: set to best phase: 0[0m
V (331) MSPI Timing: config_idx: 1, bad[0m
D (331) MSPI DQS: set to best phase: 0[0m
V (331) MSPI Timing: config_idx: 1, bad[0m
D (331) MSPI DQS: set to best phase: 0[0m
V (332) MSPI Timing: config_idx: 1, bad[0m
D (332) MSPI DQS: set to best phase: 0[0m
V (332) MSPI Timing: config_idx: 1, bad[0m
D (332) MSPI DQS: set to best phase: 0[0m
V (333) MSPI Timing: config_idx: 1, bad[0m
D (333) MSPI DQS: set to best phase: 0[0m
V (333) MSPI Timing: config_idx: 1, bad[0m
D (333) MSPI DQS: set to best phase: 0[0m
V (334) MSPI Timing: config_idx: 1, bad[0m
D (334) MSPI DQS: set to best phase: 0[0m
V (334) MSPI Timing: config_idx: 1, bad[0m
D (334) MSPI DQS: set to best phase: 0[0m
V (335) MSPI Timing: config_idx: 1, bad[0m
D (335) MSPI DQS: set to best phase: 0[0m
V (335) MSPI Timing: config_idx: 1, bad[0m
D (335) MSPI DQS: set to best phase: 0[0m
V (336) MSPI Timing: config_idx: 1, bad[0m
D (336) MSPI DQS: set to best phase: 0[0m
V (336) MSPI Timing: config_idx: 1, bad[0m
D (336) MSPI DQS: set to best phase: 0[0m
V (337) MSPI Timing: config_idx: 1, bad[0m
D (337) MSPI DQS: set to best phase: 0[0m
V (337) MSPI Timing: config_idx: 1, bad[0m
D (337) MSPI DQS: set to best phase: 0[0m
V (338) MSPI Timing: config_idx: 1, bad[0m
D (338) MSPI DQS: set to best phase: 0[0m
V (338) MSPI Timing: config_idx: 1, bad[0m
D (338) MSPI DQS: set to best phase: 0[0m
V (339) MSPI Timing: config_idx: 1, bad[0m
D (339) MSPI DQS: set to best phase: 0[0m
V (339) MSPI Timing: config_idx: 1, bad[0m
D (339) MSPI DQS: set to best phase: 0[0m
V (340) MSPI Timing: config_idx: 1, bad[0m
D (340) MSPI DQS: set to best phase: 0[0m
V (340) MSPI Timing: config_idx: 1, bad[0m
D (340) MSPI DQS: set to best phase: 0[0m
V (341) MSPI Timing: config_idx: 1, bad[0m
D (341) MSPI DQS: set to best phase: 0[0m
V (341) MSPI Timing: config_idx: 1, bad[0m
D (341) MSPI DQS: set to best phase: 0[0m
V (342) MSPI Timing: config_idx: 1, bad[0m
D (342) MSPI DQS: set to best phase: 0[0m
V (342) MSPI Timing: config_idx: 1, bad[0m
D (342) MSPI DQS: set to best phase: 0[0m
V (343) MSPI Timing: config_idx: 1, bad[0m
D (343) MSPI DQS: set to best phase: 0[0m
V (343) MSPI Timing: config_idx: 1, bad[0m
D (343) MSPI DQS: set to best phase: 0[0m
V (344) MSPI Timing: config_idx: 1, bad[0m
D (344) MSPI DQS: set to best phase: 0[0m
V (344) MSPI Timing: config_idx: 1, bad[0m
D (344) MSPI DQS: set to best phase: 0[0m
V (345) MSPI Timing: config_idx: 2, bad[0m
D (345) MSPI DQS: set to best phase: 0[0m
V (345) MSPI Timing: config_idx: 2, bad[0m
D (345) MSPI DQS: set to best phase: 0[0m
V (346) MSPI Timing: config_idx: 2, bad[0m
D (346) MSPI DQS: set to best phase: 0[0m
V (346) MSPI Timing: config_idx: 2, bad[0m
D (346) MSPI DQS: set to best phase: 0[0m
V (347) MSPI Timing: config_idx: 2, bad[0m
D (347) MSPI DQS: set to best phase: 0[0m
V (347) MSPI Timing: config_idx: 2, bad[0m
D (347) MSPI DQS: set to best phase: 0[0m
V (348) MSPI Timing: config_idx: 2, bad[0m
D (348) MSPI DQS: set to best phase: 0[0m
V (348) MSPI Timing: config_idx: 2, bad[0m
D (348) MSPI DQS: set to best phase: 0[0m
V (349) MSPI Timing: config_idx: 2, bad[0m
D (349) MSPI DQS: set to best phase: 0[0m
V (349) MSPI Timing: config_idx: 2, bad[0m
D (349) MSPI DQS: set to best phase: 0[0m
V (350) MSPI Timing: config_idx: 2, bad[0m
D (350) MSPI DQS: set to best phase: 0[0m
V (350) MSPI Timing: config_idx: 2, bad[0m
D (350) MSPI DQS: set to best phase: 0[0m
V (351) MSPI Timing: config_idx: 2, bad[0m
D (351) MSPI DQS: set to best phase: 0[0m
V (351) MSPI Timing: config_idx: 2, bad[0m
D (351) MSPI DQS: set to best phase: 0[0m
V (352) MSPI Timing: config_idx: 2, bad[0m
D (352) MSPI DQS: set to best phase: 0[0m
V (352) MSPI Timing: config_idx: 2, bad[0m
D (352) MSPI DQS: set to best phase: 0[0m
V (353) MSPI Timing: config_idx: 2, bad[0m
D (353) MSPI DQS: set to best phase: 0[0m
V (353) MSPI Timing: config_idx: 2, bad[0m
D (353) MSPI DQS: set to best phase: 0[0m
V (354) MSPI Timing: config_idx: 2, bad[0m
D (354) MSPI DQS: set to best phase: 0[0m
V (354) MSPI Timing: config_idx: 2, bad[0m
D (354) MSPI DQS: set to best phase: 0[0m
V (355) MSPI Timing: config_idx: 2, bad[0m
D (355) MSPI DQS: set to best phase: 0[0m
V (355) MSPI Timing: config_idx: 2, bad[0m
D (355) MSPI DQS: set to best phase: 0[0m
V (356) MSPI Timing: config_idx: 2, bad[0m
D (356) MSPI DQS: set to best phase: 0[0m
V (356) MSPI Timing: config_idx: 2, bad[0m
D (356) MSPI DQS: set to best phase: 0[0m
V (357) MSPI Timing: config_idx: 2, bad[0m
D (357) MSPI DQS: set to best phase: 0[0m
V (357) MSPI Timing: config_idx: 2, bad[0m
D (357) MSPI DQS: set to best phase: 0[0m
V (358) MSPI Timing: config_idx: 2, bad[0m
D (358) MSPI DQS: set to best phase: 0[0m
V (358) MSPI Timing: config_idx: 2, bad[0m
D (358) MSPI DQS: set to best phase: 0[0m
V (359) MSPI Timing: config_idx: 2, bad[0m
D (359) MSPI DQS: set to best phase: 0[0m
V (359) MSPI Timing: config_idx: 2, bad[0m
D (359) MSPI DQS: set to best phase: 0[0m
V (359) MSPI Timing: config_idx: 2, bad[0m
D (360) MSPI DQS: set to best phase: 0[0m
V (360) MSPI Timing: config_idx: 2, bad[0m
D (360) MSPI DQS: set to best phase: 0[0m
V (360) MSPI Timing: config_idx: 2, bad[0m
D (361) MSPI DQS: set to best phase: 0[0m
V (361) MSPI Timing: config_idx: 2, bad[0m
D (361) MSPI DQS: set to best phase: 0[0m
V (361) MSPI Timing: config_idx: 2, bad[0m
D (361) MSPI DQS: set to best phase: 0[0m
V (362) MSPI Timing: config_idx: 2, bad[0m
D (362) MSPI DQS: set to best phase: 0[0m
V (362) MSPI Timing: config_idx: 2, bad[0m
D (362) MSPI DQS: set to best phase: 0[0m
V (363) MSPI Timing: config_idx: 2, bad[0m
D (363) MSPI DQS: set to best phase: 0[0m
V (363) MSPI Timing: config_idx: 2, bad[0m
D (363) MSPI DQS: set to best phase: 0[0m
V (364) MSPI Timing: config_idx: 2, bad[0m
D (364) MSPI DQS: set to best phase: 0[0m
V (364) MSPI Timing: config_idx: 2, bad[0m
D (364) MSPI DQS: set to best phase: 0[0m
V (365) MSPI Timing: config_idx: 2, bad[0m
D (365) MSPI DQS: set to best phase: 0[0m
V (365) MSPI Timing: config_idx: 2, bad[0m
D (365) MSPI DQS: set to best phase: 0[0m
V (366) MSPI Timing: config_idx: 2, bad[0m
D (366) MSPI DQS: set to best phase: 0[0m
V (366) MSPI Timing: config_idx: 2, bad[0m
D (366) MSPI DQS: set to best phase: 0[0m
V (367) MSPI Timing: config_idx: 2, bad[0m
D (367) MSPI DQS: set to best phase: 0[0m
V (367) MSPI Timing: config_idx: 2, bad[0m
D (367) MSPI DQS: set to best phase: 0[0m
V (368) MSPI Timing: config_idx: 2, bad[0m
D (368) MSPI DQS: set to best phase: 0[0m
V (368) MSPI Timing: config_idx: 2, bad[0m
D (368) MSPI DQS: set to best phase: 0[0m
V (369) MSPI Timing: config_idx: 2, bad[0m
D (369) MSPI DQS: set to best phase: 0[0m
V (369) MSPI Timing: config_idx: 2, bad[0m
D (369) MSPI DQS: set to best phase: 0[0m
V (370) MSPI Timing: config_idx: 2, bad[0m
D (370) MSPI DQS: set to best phase: 0[0m
V (370) MSPI Timing: config_idx: 2, bad[0m
D (370) MSPI DQS: set to best phase: 0[0m
V (371) MSPI Timing: config_idx: 2, bad[0m
D (371) MSPI DQS: set to best phase: 0[0m
V (371) MSPI Timing: config_idx: 2, bad[0m
D (371) MSPI DQS: set to best phase: 0[0m
V (372) MSPI Timing: config_idx: 2, bad[0m
D (372) MSPI DQS: set to best phase: 0[0m
V (372) MSPI Timing: config_idx: 2, bad[0m
D (372) MSPI DQS: set to best phase: 0[0m
V (373) MSPI Timing: config_idx: 2, bad[0m
D (373) MSPI DQS: set to best phase: 0[0m
V (373) MSPI Timing: config_idx: 2, bad[0m
D (373) MSPI DQS: set to best phase: 0[0m
V (374) MSPI Timing: config_idx: 2, bad[0m
D (374) MSPI DQS: set to best phase: 0[0m
V (374) MSPI Timing: config_idx: 2, bad[0m
D (374) MSPI DQS: set to best phase: 0[0m
V (375) MSPI Timing: config_idx: 2, bad[0m
D (375) MSPI DQS: set to best phase: 0[0m
V (375) MSPI Timing: config_idx: 2, bad[0m
D (375) MSPI DQS: set to best phase: 0[0m
V (376) MSPI Timing: config_idx: 2, bad[0m
D (376) MSPI DQS: set to best phase: 0[0m
V (376) MSPI Timing: config_idx: 2, bad[0m
D (376) MSPI DQS: set to best phase: 0[0m
V (377) MSPI Timing: config_idx: 2, bad[0m
D (377) MSPI DQS: set to best phase: 0[0m
V (377) MSPI Timing: config_idx: 2, bad[0m
D (377) MSPI DQS: set to best phase: 0[0m
V (378) MSPI Timing: config_idx: 2, bad[0m
D (378) MSPI DQS: set to best phase: 0[0m
V (378) MSPI Timing: config_idx: 2, bad[0m
D (378) MSPI DQS: set to best phase: 0[0m
V (379) MSPI Timing: config_idx: 2, bad[0m
D (379) MSPI DQS: set to best phase: 0[0m
V (379) MSPI Timing: config_idx: 2, bad[0m
D (379) MSPI DQS: set to best phase: 0[0m
V (380) MSPI Timing: config_idx: 2, bad[0m
D (380) MSPI DQS: set to best phase: 0[0m
V (380) MSPI Timing: config_idx: 2, bad[0m
D (380) MSPI DQS: set to best phase: 0[0m
V (381) MSPI Timing: config_idx: 2, bad[0m
D (381) MSPI DQS: set to best phase: 0[0m
V (381) MSPI Timing: config_idx: 2, bad[0m
D (381) MSPI DQS: set to best phase: 0[0m
V (382) MSPI Timing: config_idx: 2, bad[0m
D (382) MSPI DQS: set to best phase: 0[0m
V (382) MSPI Timing: config_idx: 2, bad[0m
D (382) MSPI DQS: set to best phase: 0[0m
V (383) MSPI Timing: config_idx: 2, bad[0m
D (383) MSPI DQS: set to best phase: 0[0m
V (383) MSPI Timing: config_idx: 2, bad[0m
D (383) MSPI DQS: set to best phase: 0[0m
V (384) MSPI Timing: config_idx: 2, bad[0m
D (384) MSPI DQS: set to best phase: 0[0m
V (384) MSPI Timing: config_idx: 2, bad[0m
D (384) MSPI DQS: set to best phase: 0[0m
V (385) MSPI Timing: config_idx: 2, bad[0m
D (385) MSPI DQS: set to best phase: 0[0m
V (385) MSPI Timing: config_idx: 2, bad[0m
D (385) MSPI DQS: set to best phase: 0[0m
V (386) MSPI Timing: config_idx: 2, bad[0m
D (386) MSPI DQS: set to best phase: 0[0m
V (386) MSPI Timing: config_idx: 2, bad[0m
D (386) MSPI DQS: set to best phase: 0[0m
V (387) MSPI Timing: config_idx: 2, bad[0m
D (387) MSPI DQS: set to best phase: 0[0m
V (387) MSPI Timing: config_idx: 2, bad[0m
D (387) MSPI DQS: set to best phase: 0[0m
V (388) MSPI Timing: config_idx: 2, bad[0m
D (388) MSPI DQS: set to best phase: 0[0m
V (388) MSPI Timing: config_idx: 2, bad[0m
D (388) MSPI DQS: set to best phase: 0[0m
V (389) MSPI Timing: config_idx: 2, bad[0m
D (389) MSPI DQS: set to best phase: 0[0m
V (389) MSPI Timing: config_idx: 2, bad[0m
D (389) MSPI DQS: set to best phase: 0[0m
V (390) MSPI Timing: config_idx: 2, bad[0m
D (390) MSPI DQS: set to best phase: 0[0m
V (390) MSPI Timing: config_idx: 2, bad[0m
D (390) MSPI DQS: set to best phase: 0[0m
V (391) MSPI Timing: config_idx: 2, bad[0m
D (391) MSPI DQS: set to best phase: 0[0m
V (391) MSPI Timing: config_idx: 2, bad[0m
D (391) MSPI DQS: set to best phase: 0[0m
V (392) MSPI Timing: config_idx: 2, bad[0m
D (392) MSPI DQS: set to best phase: 0[0m
V (392) MSPI Timing: config_idx: 2, bad[0m
D (392) MSPI DQS: set to best phase: 0[0m
V (393) MSPI Timing: config_idx: 2, bad[0m
D (393) MSPI DQS: set to best phase: 0[0m
V (393) MSPI Timing: config_idx: 2, bad[0m
D (393) MSPI DQS: set to best phase: 0[0m
V (394) MSPI Timing: config_idx: 2, bad[0m
D (394) MSPI DQS: set to best phase: 0[0m
V (394) MSPI Timing: config_idx: 3, bad[0m
D (394) MSPI DQS: set to best phase: 0[0m
V (395) MSPI Timing: config_idx: 3, bad[0m
D (395) MSPI DQS: set to best phase: 0[0m
V (395) MSPI Timing: config_idx: 3, bad[0m
D (395) MSPI DQS: set to best phase: 0[0m
V (396) MSPI Timing: config_idx: 3, bad[0m
D (396) MSPI DQS: set to best phase: 0[0m
V (396) MSPI Timing: config_idx: 3, bad[0m
D (396) MSPI DQS: set to best phase: 0[0m
V (397) MSPI Timing: config_idx: 3, bad[0m
D (397) MSPI DQS: set to best phase: 0[0m
V (397) MSPI Timing: config_idx: 3, bad[0m
D (397) MSPI DQS: set to best phase: 0[0m
V (398) MSPI Timing: config_idx: 3, bad[0m
D (398) MSPI DQS: set to best phase: 0[0m
V (398) MSPI Timing: config_idx: 3, bad[0m
D (398) MSPI DQS: set to best phase: 0[0m
V (399) MSPI Timing: config_idx: 3, bad[0m
D (399) MSPI DQS: set to best phase: 0[0m
V (399) MSPI Timing: config_idx: 3, bad[0m
D (399) MSPI DQS: set to best phase: 0[0m
V (400) MSPI Timing: config_idx: 3, bad[0m
D (400) MSPI DQS: set to best phase: 0[0m
V (400) MSPI Timing: config_idx: 3, bad[0m
D (400) MSPI DQS: set to best phase: 0[0m
V (401) MSPI Timing: config_idx: 3, bad[0m
D (401) MSPI DQS: set to best phase: 0[0m
V (401) MSPI Timing: config_idx: 3, bad[0m
D (401) MSPI DQS: set to best phase: 0[0m
V (402) MSPI Timing: config_idx: 3, bad[0m
D (402) MSPI DQS: set to best phase: 0[0m
V (402) MSPI Timing: config_idx: 3, bad[0m
D (402) MSPI DQS: set to best phase: 0[0m
V (403) MSPI Timing: config_idx: 3, bad[0m
D (403) MSPI DQS: set to best phase: 0[0m
V (403) MSPI Timing: config_idx: 3, bad[0m
D (403) MSPI DQS: set to best phase: 0[0m
V (404) MSPI Timing: config_idx: 3, bad[0m
D (404) MSPI DQS: set to best phase: 0[0m
V (404) MSPI Timing: config_idx: 3, bad[0m
D (404) MSPI DQS: set to best phase: 0[0m
V (405) MSPI Timing: config_idx: 3, bad[0m
D (405) MSPI DQS: set to best phase: 0[0m
V (405) MSPI Timing: config_idx: 3, bad[0m
D (405) MSPI DQS: set to best phase: 0[0m
V (406) MSPI Timing: config_idx: 3, bad[0m
D (406) MSPI DQS: set to best phase: 0[0m
V (406) MSPI Timing: config_idx: 3, bad[0m
D (406) MSPI DQS: set to best phase: 0[0m
V (407) MSPI Timing: config_idx: 3, bad[0m
D (407) MSPI DQS: set to best phase: 0[0m
V (407) MSPI Timing: config_idx: 3, bad[0m
D (407) MSPI DQS: set to best phase: 0[0m
V (408) MSPI Timing: config_idx: 3, bad[0m
D (408) MSPI DQS: set to best phase: 0[0m
V (408) MSPI Timing: config_idx: 3, bad[0m
D (408) MSPI DQS: set to best phase: 0[0m
V (409) MSPI Timing: config_idx: 3, bad[0m
D (409) MSPI DQS: set to best phase: 0[0m
V (409) MSPI Timing: config_idx: 3, bad[0m
D (409) MSPI DQS: set to best phase: 0[0m
V (410) MSPI Timing: config_idx: 3, bad[0m
D (410) MSPI DQS: set to best phase: 0[0m
V (410) MSPI Timing: config_idx: 3, bad[0m
D (410) MSPI DQS: set to best phase: 0[0m
V (411) MSPI Timing: config_idx: 3, bad[0m
D (411) MSPI DQS: set to best phase: 0[0m
V (411) MSPI Timing: config_idx: 3, bad[0m
D (411) MSPI DQS: set to best phase: 0[0m
V (412) MSPI Timing: config_idx: 3, bad[0m
D (412) MSPI DQS: set to best phase: 0[0m
V (412) MSPI Timing: config_idx: 3, bad[0m
D (412) MSPI DQS: set to best phase: 0[0m
V (413) MSPI Timing: config_idx: 3, bad[0m
D (413) MSPI DQS: set to best phase: 0[0m
V (413) MSPI Timing: config_idx: 3, bad[0m
D (413) MSPI DQS: set to best phase: 0[0m
V (413) MSPI Timing: config_idx: 3, bad[0m
D (414) MSPI DQS: set to best phase: 0[0m
V (414) MSPI Timing: config_idx: 3, bad[0m
D (414) MSPI DQS: set to best phase: 0[0m
V (414) MSPI Timing: config_idx: 3, bad[0m
D (415) MSPI DQS: set to best phase: 0[0m
V (415) MSPI Timing: config_idx: 3, bad[0m
D (415) MSPI DQS: set to best phase: 0[0m
V (415) MSPI Timing: config_idx: 3, bad[0m
D (415) MSPI DQS: set to best phase: 0[0m
V (416) MSPI Timing: config_idx: 3, bad[0m
D (416) MSPI DQS: set to best phase: 0[0m
V (416) MSPI Timing: config_idx: 3, bad[0m
D (416) MSPI DQS: set to best phase: 0[0m
V (417) MSPI Timing: config_idx: 3, bad[0m
D (417) MSPI DQS: set to best phase: 0[0m
V (417) MSPI Timing: config_idx: 3, bad[0m
D (417) MSPI DQS: set to best phase: 0[0m
V (418) MSPI Timing: config_idx: 3, bad[0m
D (418) MSPI DQS: set to best phase: 0[0m
V (418) MSPI Timing: config_idx: 3, bad[0m
D (418) MSPI DQS: set to best phase: 0[0m
V (419) MSPI Timing: config_idx: 3, bad[0m
D (419) MSPI DQS: set to best phase: 0[0m
V (419) MSPI Timing: config_idx: 3, bad[0m
D (419) MSPI DQS: set to best phase: 0[0m
V (420) MSPI Timing: config_idx: 3, bad[0m
D (420) MSPI DQS: set to best phase: 0[0m
V (420) MSPI Timing: config_idx: 3, bad[0m
D (420) MSPI DQS: set to best phase: 0[0m
V (421) MSPI Timing: config_idx: 3, bad[0m
D (421) MSPI DQS: set to best phase: 0[0m
V (421) MSPI Timing: config_idx: 3, bad[0m
D (421) MSPI DQS: set to best phase: 0[0m
V (422) MSPI Timing: config_idx: 3, bad[0m
D (422) MSPI DQS: set to best phase: 0[0m
V (422) MSPI Timing: config_idx: 3, bad[0m
D (422) MSPI DQS: set to best phase: 0[0m
V (423) MSPI Timing: config_idx: 3, bad[0m
D (423) MSPI DQS: set to best phase: 0[0m
V (423) MSPI Timing: config_idx: 3, bad[0m
D (423) MSPI DQS: set to best phase: 0[0m
V (424) MSPI Timing: config_idx: 3, bad[0m
D (424) MSPI DQS: set to best phase: 0[0m
V (424) MSPI Timing: config_idx: 3, bad[0m
D (424) MSPI DQS: set to best phase: 0[0m
V (425) MSPI Timing: config_idx: 3, bad[0m
D (425) MSPI DQS: set to best phase: 0[0m
V (425) MSPI Timing: config_idx: 3, bad[0m
D (425) MSPI DQS: set to best phase: 0[0m
V (426) MSPI Timing: config_idx: 3, bad[0m
D (426) MSPI DQS: set to best phase: 0[0m
V (426) MSPI Timing: config_idx: 3, bad[0m
D (426) MSPI DQS: set to best phase: 0[0m
V (427) MSPI Timing: config_idx: 3, bad[0m
D (427) MSPI DQS: set to best phase: 0[0m
V (427) MSPI Timing: config_idx: 3, bad[0m
D (427) MSPI DQS: set to best phase: 0[0m
V (428) MSPI Timing: config_idx: 3, bad[0m
D (428) MSPI DQS: set to best phase: 0[0m
V (428) MSPI Timing: config_idx: 3, bad[0m
D (428) MSPI DQS: set to best phase: 0[0m
V (429) MSPI Timing: config_idx: 3, bad[0m
D (429) MSPI DQS: set to best phase: 0[0m
V (429) MSPI Timing: config_idx: 3, bad[0m
D (429) MSPI DQS: set to best phase: 0[0m
V (430) MSPI Timing: config_idx: 3, bad[0m
D (430) MSPI DQS: set to best phase: 0[0m
V (430) MSPI Timing: config_idx: 3, bad[0m
D (430) MSPI DQS: set to best phase: 0[0m
V (431) MSPI Timing: config_idx: 3, bad[0m
D (431) MSPI DQS: set to best phase: 0[0m
V (431) MSPI Timing: config_idx: 3, bad[0m
D (431) MSPI DQS: set to best phase: 0[0m
V (432) MSPI Timing: config_idx: 3, bad[0m
D (432) MSPI DQS: set to best phase: 0[0m
V (432) MSPI Timing: config_idx: 3, bad[0m
D (432) MSPI DQS: set to best phase: 0[0m
V (433) MSPI Timing: config_idx: 3, bad[0m
D (433) MSPI DQS: set to best phase: 0[0m
V (433) MSPI Timing: config_idx: 3, bad[0m
D (433) MSPI DQS: set to best phase: 0[0m
V (434) MSPI Timing: config_idx: 3, bad[0m
D (434) MSPI DQS: set to best phase: 0[0m
V (434) MSPI Timing: config_idx: 3, bad[0m
D (434) MSPI DQS: set to best phase: 0[0m
V (435) MSPI Timing: config_idx: 3, bad[0m
D (435) MSPI DQS: set to best phase: 0[0m
V (435) MSPI Timing: config_idx: 3, bad[0m
D (435) MSPI DQS: set to best phase: 0[0m
V (436) MSPI Timing: config_idx: 3, bad[0m
D (436) MSPI DQS: set to best phase: 0[0m
V (436) MSPI Timing: config_idx: 3, bad[0m
D (436) MSPI DQS: set to best phase: 0[0m
V (437) MSPI Timing: config_idx: 3, bad[0m
D (437) MSPI DQS: set to best phase: 0[0m
V (437) MSPI Timing: config_idx: 3, bad[0m
D (437) MSPI DQS: set to best phase: 0[0m
V (438) MSPI Timing: config_idx: 3, bad[0m
D (438) MSPI DQS: set to best phase: 0[0m
V (438) MSPI Timing: config_idx: 3, bad[0m
D (438) MSPI DQS: set to best phase: 0[0m
V (439) MSPI Timing: config_idx: 3, bad[0m
D (439) MSPI DQS: set to best phase: 0[0m
V (439) MSPI Timing: config_idx: 3, bad[0m
D (439) MSPI DQS: set to best phase: 0[0m
V (440) MSPI Timing: config_idx: 3, bad[0m
D (440) MSPI DQS: set to best phase: 0[0m
V (440) MSPI Timing: config_idx: 3, bad[0m
D (440) MSPI DQS: set to best phase: 0[0m
V (441) MSPI Timing: config_idx: 3, bad[0m
D (441) MSPI DQS: set to best phase: 0[0m
V (441) MSPI Timing: config_idx: 3, bad[0m
D (441) MSPI DQS: set to best phase: 0[0m
V (442) MSPI Timing: config_idx: 3, bad[0m
D (442) MSPI DQS: set to best phase: 0[0m
V (442) MSPI Timing: config_idx: 3, bad[0m
D (442) MSPI DQS: set to best phase: 0[0m
V (443) MSPI Timing: config_idx: 3, bad[0m
D (443) MSPI DQS: set to best phase: 0[0m
V (443) MSPI Timing: config_idx: 3, bad[0m
D (443) MSPI DQS: set to best phase: 0[0m
V (444) MSPI Timing: config_idx: 4, bad[0m
D (444) MSPI DQS: set to best phase: 0[0m
V (444) MSPI Timing: config_idx: 4, bad[0m
D (444) MSPI DQS: set to best phase: 0[0m
V (445) MSPI Timing: config_idx: 4, bad[0m
D (445) MSPI DQS: set to best phase: 0[0m
V (445) MSPI Timing: config_idx: 4, bad[0m
D (445) MSPI DQS: set to best phase: 0[0m
V (446) MSPI Timing: config_idx: 4, bad[0m
D (446) MSPI DQS: set to best phase: 0[0m
V (446) MSPI Timing: config_idx: 4, bad[0m
D (446) MSPI DQS: set to best phase: 0[0m
V (447) MSPI Timing: config_idx: 4, bad[0m
D (447) MSPI DQS: set to best phase: 0[0m
V (447) MSPI Timing: config_idx: 4, bad[0m
D (447) MSPI DQS: set to best phase: 0[0m
V (448) MSPI Timing: config_idx: 4, bad[0m
D (448) MSPI DQS: set to best phase: 0[0m
V (448) MSPI Timing: config_idx: 4, bad[0m
D (448) MSPI DQS: set to best phase: 0[0m
V (449) MSPI Timing: config_idx: 4, bad[0m
D (449) MSPI DQS: set to best phase: 0[0m
V (449) MSPI Timing: config_idx: 4, bad[0m
D (449) MSPI DQS: set to best phase: 0[0m
V (450) MSPI Timing: config_idx: 4, bad[0m
D (450) MSPI DQS: set to best phase: 0[0m
V (450) MSPI Timing: config_idx: 4, bad[0m
D (450) MSPI DQS: set to best phase: 0[0m
V (451) MSPI Timing: config_idx: 4, bad[0m
D (451) MSPI DQS: set to best phase: 0[0m
V (451) MSPI Timing: config_idx: 4, bad[0m
D (451) MSPI DQS: set to best phase: 0[0m
V (452) MSPI Timing: config_idx: 4, bad[0m
D (452) MSPI DQS: set to best phase: 0[0m
V (452) MSPI Timing: config_idx: 4, bad[0m
D (452) MSPI DQS: set to best phase: 0[0m
V (453) MSPI Timing: config_idx: 4, bad[0m
D (453) MSPI DQS: set to best phase: 0[0m
V (453) MSPI Timing: config_idx: 4, bad[0m
D (453) MSPI DQS: set to best phase: 0[0m
V (454) MSPI Timing: config_idx: 4, bad[0m
D (454) MSPI DQS: set to best phase: 0[0m
V (454) MSPI Timing: config_idx: 4, bad[0m
D (454) MSPI DQS: set to best phase: 0[0m
V (455) MSPI Timing: config_idx: 4, bad[0m
D (455) MSPI DQS: set to best phase: 0[0m
V (455) MSPI Timing: config_idx: 4, bad[0m
D (455) MSPI DQS: set to best phase: 0[0m
V (455) MSPI Timing: config_idx: 4, bad[0m
D (456) MSPI DQS: set to best phase: 0[0m
V (456) MSPI Timing: config_idx: 4, bad[0m
D (456) MSPI DQS: set to best phase: 0[0m
V (456) MSPI Timing: config_idx: 4, bad[0m
D (457) MSPI DQS: set to best phase: 0[0m
V (457) MSPI Timing: config_idx: 4, bad[0m
D (457) MSPI DQS: set to best phase: 0[0m
V (457) MSPI Timing: config_idx: 4, bad[0m
D (457) MSPI DQS: set to best phase: 0[0m
V (458) MSPI Timing: config_idx: 4, bad[0m
D (458) MSPI DQS: set to best phase: 0[0m
V (458) MSPI Timing: config_idx: 4, bad[0m
D (458) MSPI DQS: set to best phase: 0[0m
V (459) MSPI Timing: config_idx: 4, bad[0m
D (459) MSPI DQS: set to best phase: 0[0m
V (459) MSPI Timing: config_idx: 4, bad[0m
D (459) MSPI DQS: set to best phase: 0[0m
V (460) MSPI Timing: config_idx: 4, bad[0m
D (460) MSPI DQS: set to best phase: 0[0m
V (460) MSPI Timing: config_idx: 4, bad[0m
D (460) MSPI DQS: set to best phase: 0[0m
V (461) MSPI Timing: config_idx: 4, bad[0m
D (461) MSPI DQS: set to best phase: 0[0m
V (461) MSPI Timing: config_idx: 4, bad[0m
D (461) MSPI DQS: set to best phase: 0[0m
V (462) MSPI Timing: config_idx: 4, bad[0m
D (462) MSPI DQS: set to best phase: 0[0m
V (462) MSPI Timing: config_idx: 4, bad[0m
D (462) MSPI DQS: set to best phase: 0[0m
V (463) MSPI Timing: config_idx: 4, bad[0m
D (463) MSPI DQS: set to best phase: 0[0m
V (463) MSPI Timing: config_idx: 4, bad[0m
D (463) MSPI DQS: set to best phase: 0[0m
V (464) MSPI Timing: config_idx: 4, bad[0m
D (464) MSPI DQS: set to best phase: 0[0m
V (464) MSPI Timing: config_idx: 4, bad[0m
D (464) MSPI DQS: set to best phase: 0[0m
V (465) MSPI Timing: config_idx: 4, bad[0m
D (465) MSPI DQS: set to best phase: 0[0m
V (465) MSPI Timing: config_idx: 4, bad[0m
D (465) MSPI DQS: set to best phase: 0[0m
V (466) MSPI Timing: config_idx: 4, bad[0m
D (466) MSPI DQS: set to best phase: 0[0m
V (466) MSPI Timing: config_idx: 4, bad[0m
D (466) MSPI DQS: set to best phase: 0[0m
V (467) MSPI Timing: config_idx: 4, bad[0m
D (467) MSPI DQS: set to best phase: 0[0m
V (467) MSPI Timing: config_idx: 4, bad[0m
D (467) MSPI DQS: set to best phase: 0[0m
V (468) MSPI Timing: config_idx: 4, bad[0m
D (468) MSPI DQS: set to best phase: 0[0m
V (468) MSPI Timing: config_idx: 4, bad[0m
D (468) MSPI DQS: set to best phase: 0[0m
V (469) MSPI Timing: config_idx: 4, bad[0m
D (469) MSPI DQS: set to best phase: 0[0m
V (469) MSPI Timing: config_idx: 4, bad[0m
D (469) MSPI DQS: set to best phase: 0[0m
V (470) MSPI Timing: config_idx: 4, bad[0m
D (470) MSPI DQS: set to best phase: 0[0m
V (470) MSPI Timing: config_idx: 4, bad[0m
D (470) MSPI DQS: set to best phase: 0[0m
V (471) MSPI Timing: config_idx: 4, bad[0m
D (471) MSPI DQS: set to best phase: 0[0m
V (471) MSPI Timing: config_idx: 4, bad[0m
D (471) MSPI DQS: set to best phase: 0[0m
V (472) MSPI Timing: config_idx: 4, bad[0m
D (472) MSPI DQS: set to best phase: 0[0m
V (472) MSPI Timing: config_idx: 4, bad[0m
D (472) MSPI DQS: set to best phase: 0[0m
V (473) MSPI Timing: config_idx: 4, bad[0m
D (473) MSPI DQS: set to best phase: 0[0m
V (473) MSPI Timing: config_idx: 4, bad[0m
D (473) MSPI DQS: set to best phase: 0[0m
V (474) MSPI Timing: config_idx: 4, bad[0m
D (474) MSPI DQS: set to best phase: 0[0m
V (474) MSPI Timing: config_idx: 4, bad[0m
D (474) MSPI DQS: set to best phase: 0[0m
V (475) MSPI Timing: config_idx: 4, bad[0m
D (475) MSPI DQS: set to best phase: 0[0m
V (475) MSPI Timing: config_idx: 4, bad[0m
D (475) MSPI DQS: set to best phase: 0[0m
V (476) MSPI Timing: config_idx: 4, bad[0m
D (476) MSPI DQS: set to best phase: 0[0m
V (476) MSPI Timing: config_idx: 4, bad[0m
D (476) MSPI DQS: set to best phase: 0[0m
V (477) MSPI Timing: config_idx: 4, bad[0m
D (477) MSPI DQS: set to best phase: 0[0m
V (477) MSPI Timing: config_idx: 4, bad[0m
D (477) MSPI DQS: set to best phase: 0[0m
V (478) MSPI Timing: config_idx: 4, bad[0m
D (478) MSPI DQS: set to best phase: 0[0m
V (478) MSPI Timing: config_idx: 4, bad[0m
D (478) MSPI DQS: set to best phase: 0[0m
V (479) MSPI Timing: config_idx: 4, bad[0m
D (479) MSPI DQS: set to best phase: 0[0m
V (479) MSPI Timing: config_idx: 4, bad[0m
D (479) MSPI DQS: set to best phase: 0[0m
V (480) MSPI Timing: config_idx: 4, bad[0m
D (480) MSPI DQS: set to best phase: 0[0m
V (480) MSPI Timing: config_idx: 4, bad[0m
D (480) MSPI DQS: set to best phase: 0[0m
V (481) MSPI Timing: config_idx: 4, bad[0m
D (481) MSPI DQS: set to best phase: 0[0m
V (481) MSPI Timing: config_idx: 4, bad[0m
D (481) MSPI DQS: set to best phase: 0[0m
V (482) MSPI Timing: config_idx: 4, bad[0m
D (482) MSPI DQS: set to best phase: 0[0m
V (482) MSPI Timing: config_idx: 4, bad[0m
D (482) MSPI DQS: set to best phase: 0[0m
V (483) MSPI Timing: config_idx: 4, bad[0m
D (483) MSPI DQS: set to best phase: 0[0m
V (483) MSPI Timing: config_idx: 4, bad[0m
D (483) MSPI DQS: set to best phase: 0[0m
V (484) MSPI Timing: config_idx: 4, bad[0m
D (484) MSPI DQS: set to best phase: 0[0m
V (484) MSPI Timing: config_idx: 4, bad[0m
D (484) MSPI DQS: set to best phase: 0[0m
V (485) MSPI Timing: config_idx: 4, bad[0m
D (485) MSPI DQS: set to best phase: 0[0m
V (485) MSPI Timing: config_idx: 4, bad[0m
D (485) MSPI DQS: set to best phase: 0[0m
V (486) MSPI Timing: config_idx: 4, bad[0m
D (486) MSPI DQS: set to best phase: 0[0m
V (486) MSPI Timing: config_idx: 4, bad[0m
D (486) MSPI DQS: set to best phase: 0[0m
V (487) MSPI Timing: config_idx: 4, bad[0m
D (487) MSPI DQS: set to best phase: 0[0m
V (487) MSPI Timing: config_idx: 4, bad[0m
D (487) MSPI DQS: set to best phase: 0[0m
V (488) MSPI Timing: config_idx: 4, bad[0m
D (488) MSPI DQS: set to best phase: 0[0m
V (488) MSPI Timing: config_idx: 4, bad[0m
D (488) MSPI DQS: set to best phase: 0[0m
V (489) MSPI Timing: config_idx: 4, bad[0m
D (489) MSPI DQS: set to best phase: 0[0m
V (489) MSPI Timing: config_idx: 4, bad[0m
D (489) MSPI DQS: set to best phase: 0[0m
V (490) MSPI Timing: config_idx: 4, bad[0m
D (490) MSPI DQS: set to best phase: 0[0m
V (490) MSPI Timing: config_idx: 4, bad[0m
D (490) MSPI DQS: set to best phase: 0[0m
V (491) MSPI Timing: config_idx: 4, bad[0m
D (491) MSPI DQS: set to best phase: 0[0m
V (491) MSPI Timing: config_idx: 4, bad[0m
D (491) MSPI DQS: set to best phase: 0[0m
V (492) MSPI Timing: config_idx: 4, bad[0m
D (492) MSPI DQS: set to best phase: 0[0m
V (492) MSPI Timing: config_idx: 4, bad[0m
D (492) MSPI DQS: set to best phase: 0[0m
V (493) MSPI Timing: config_idx: 4, bad[0m
D (493) MSPI DQS: set to best phase: 0[0m
V (493) MSPI Timing: config_idx: 5, bad[0m
D (493) MSPI DQS: set to best phase: 0[0m
V (494) MSPI Timing: config_idx: 5, bad[0m
D (494) MSPI DQS: set to best phase: 0[0m
V (494) MSPI Timing: config_idx: 5, bad[0m
D (494) MSPI DQS: set to best phase: 0[0m
V (495) MSPI Timing: config_idx: 5, bad[0m
D (495) MSPI DQS: set to best phase: 0[0m
V (495) MSPI Timing: config_idx: 5, bad[0m
D (495) MSPI DQS: set to best phase: 0[0m
V (496) MSPI Timing: config_idx: 5, bad[0m
D (496) MSPI DQS: set to best phase: 0[0m
V (496) MSPI Timing: config_idx: 5, bad[0m
D (496) MSPI DQS: set to best phase: 0[0m
V (497) MSPI Timing: config_idx: 5, bad[0m
D (497) MSPI DQS: set to best phase: 0[0m
V (497) MSPI Timing: config_idx: 5, bad[0m
D (497) MSPI DQS: set to best phase: 0[0m
V (497) MSPI Timing: config_idx: 5, bad[0m
D (498) MSPI DQS: set to best phase: 0[0m
V (498) MSPI Timing: config_idx: 5, bad[0m
D (498) MSPI DQS: set to best phase: 0[0m
V (498) MSPI Timing: config_idx: 5, bad[0m
D (499) MSPI DQS: set to best phase: 0[0m
V (499) MSPI Timing: config_idx: 5, bad[0m
D (499) MSPI DQS: set to best phase: 0[0m
V (499) MSPI Timing: config_idx: 5, bad[0m
D (499) MSPI DQS: set to best phase: 0[0m
V (500) MSPI Timing: config_idx: 5, bad[0m
D (500) MSPI DQS: set to best phase: 0[0m
V (500) MSPI Timing: config_idx: 5, bad[0m
D (500) MSPI DQS: set to best phase: 0[0m
V (501) MSPI Timing: config_idx: 5, bad[0m
D (501) MSPI DQS: set to best phase: 0[0m
V (501) MSPI Timing: config_idx: 5, bad[0m
D (501) MSPI DQS: set to best phase: 0[0m
V (502) MSPI Timing: config_idx: 5, bad[0m
D (502) MSPI DQS: set to best phase: 0[0m
V (502) MSPI Timing: config_idx: 5, bad[0m
D (502) MSPI DQS: set to best phase: 0[0m
V (503) MSPI Timing: config_idx: 5, bad[0m
D (503) MSPI DQS: set to best phase: 0[0m
V (503) MSPI Timing: config_idx: 5, bad[0m
D (503) MSPI DQS: set to best phase: 0[0m
V (504) MSPI Timing: config_idx: 5, bad[0m
D (504) MSPI DQS: set to best phase: 0[0m
V (504) MSPI Timing: config_idx: 5, bad[0m
D (504) MSPI DQS: set to best phase: 0[0m
V (505) MSPI Timing: config_idx: 5, bad[0m
D (505) MSPI DQS: set to best phase: 0[0m
V (505) MSPI Timing: config_idx: 5, bad[0m
D (505) MSPI DQS: set to best phase: 0[0m
V (506) MSPI Timing: config_idx: 5, bad[0m
D (506) MSPI DQS: set to best phase: 0[0m
V (506) MSPI Timing: config_idx: 5, bad[0m
D (506) MSPI DQS: set to best phase: 0[0m
V (507) MSPI Timing: config_idx: 5, bad[0m
D (507) MSPI DQS: set to best phase: 0[0m
V (507) MSPI Timing: config_idx: 5, bad[0m
D (507) MSPI DQS: set to best phase: 0[0m
V (508) MSPI Timing: config_idx: 5, bad[0m
D (508) MSPI DQS: set to best phase: 0[0m
V (508) MSPI Timing: config_idx: 5, bad[0m
D (508) MSPI DQS: set to best phase: 0[0m
V (509) MSPI Timing: config_idx: 5, bad[0m
D (509) MSPI DQS: set to best phase: 0[0m
V (509) MSPI Timing: config_idx: 5, bad[0m
D (509) MSPI DQS: set to best phase: 0[0m
V (510) MSPI Timing: config_idx: 5, bad[0m
D (510) MSPI DQS: set to best phase: 0[0m
V (510) MSPI Timing: config_idx: 5, bad[0m
D (510) MSPI DQS: set to best phase: 0[0m
V (511) MSPI Timing: config_idx: 5, bad[0m
D (511) MSPI DQS: set to best phase: 0[0m
V (511) MSPI Timing: config_idx: 5, bad[0m
D (511) MSPI DQS: set to best phase: 0[0m
V (512) MSPI Timing: config_idx: 5, bad[0m
D (512) MSPI DQS: set to best phase: 0[0m
V (512) MSPI Timing: config_idx: 5, bad[0m
D (512) MSPI DQS: set to best phase: 0[0m
V (513) MSPI Timing: config_idx: 5, bad[0m
D (513) MSPI DQS: set to best phase: 0[0m
V (513) MSPI Timing: config_idx: 5, bad[0m
D (513) MSPI DQS: set to best phase: 0[0m
V (514) MSPI Timing: config_idx: 5, bad[0m
D (514) MSPI DQS: set to best phase: 0[0m
V (514) MSPI Timing: config_idx: 5, bad[0m
D (514) MSPI DQS: set to best phase: 0[0m
V (515) MSPI Timing: config_idx: 5, bad[0m
D (515) MSPI DQS: set to best phase: 0[0m
V (515) MSPI Timing: config_idx: 5, bad[0m
D (515) MSPI DQS: set to best phase: 0[0m
V (516) MSPI Timing: config_idx: 5, bad[0m
D (516) MSPI DQS: set to best phase: 0[0m
V (516) MSPI Timing: config_idx: 5, bad[0m
D (516) MSPI DQS: set to best phase: 0[0m
V (517) MSPI Timing: config_idx: 5, bad[0m
D (517) MSPI DQS: set to best phase: 0[0m
V (517) MSPI Timing: config_idx: 5, bad[0m
D (517) MSPI DQS: set to best phase: 0[0m
V (518) MSPI Timing: config_idx: 5, bad[0m
D (518) MSPI DQS: set to best phase: 0[0m
V (518) MSPI Timing: config_idx: 5, bad[0m
D (518) MSPI DQS: set to best phase: 0[0m
V (519) MSPI Timing: config_idx: 5, bad[0m
D (519) MSPI DQS: set to best phase: 0[0m
V (519) MSPI Timing: config_idx: 5, bad[0m
D (519) MSPI DQS: set to best phase: 0[0m
V (520) MSPI Timing: config_idx: 5, bad[0m
D (520) MSPI DQS: set to best phase: 0[0m
V (520) MSPI Timing: config_idx: 5, bad[0m
D (520) MSPI DQS: set to best phase: 0[0m
V (521) MSPI Timing: config_idx: 5, bad[0m
D (521) MSPI DQS: set to best phase: 0[0m
V (521) MSPI Timing: config_idx: 5, bad[0m
D (521) MSPI DQS: set to best phase: 0[0m
V (522) MSPI Timing: config_idx: 5, bad[0m
D (522) MSPI DQS: set to best phase: 0[0m
V (522) MSPI Timing: config_idx: 5, bad[0m
D (522) MSPI DQS: set to best phase: 0[0m
V (523) MSPI Timing: config_idx: 5, bad[0m
D (523) MSPI DQS: set to best phase: 0[0m
V (523) MSPI Timing: config_idx: 5, bad[0m
D (523) MSPI DQS: set to best phase: 0[0m
V (524) MSPI Timing: config_idx: 5, bad[0m
D (524) MSPI DQS: set to best phase: 0[0m
V (524) MSPI Timing: config_idx: 5, bad[0m
D (524) MSPI DQS: set to best phase: 0[0m
V (525) MSPI Timing: config_idx: 5, bad[0m
D (525) MSPI DQS: set to best phase: 0[0m
V (525) MSPI Timing: config_idx: 5, bad[0m
D (525) MSPI DQS: set to best phase: 0[0m
V (526) MSPI Timing: config_idx: 5, bad[0m
D (526) MSPI DQS: set to best phase: 0[0m
V (526) MSPI Timing: config_idx: 5, bad[0m
D (526) MSPI DQS: set to best phase: 0[0m
V (527) MSPI Timing: config_idx: 5, bad[0m
D (527) MSPI DQS: set to best phase: 0[0m
V (527) MSPI Timing: config_idx: 5, bad[0m
D (527) MSPI DQS: set to best phase: 0[0m
V (528) MSPI Timing: config_idx: 5, bad[0m
D (528) MSPI DQS: set to best phase: 0[0m
V (528) MSPI Timing: config_idx: 5, bad[0m
D (528) MSPI DQS: set to best phase: 0[0m
V (529) MSPI Timing: config_idx: 5, bad[0m
D (529) MSPI DQS: set to best phase: 0[0m
V (529) MSPI Timing: config_idx: 5, bad[0m
D (529) MSPI DQS: set to best phase: 0[0m
V (530) MSPI Timing: config_idx: 5, bad[0m
D (530) MSPI DQS: set to best phase: 0[0m
V (530) MSPI Timing: config_idx: 5, bad[0m
D (530) MSPI DQS: set to best phase: 0[0m
V (531) MSPI Timing: config_idx: 5, bad[0m
D (531) MSPI DQS: set to best phase: 0[0m
V (531) MSPI Timing: config_idx: 5, bad[0m
D (531) MSPI DQS: set to best phase: 0[0m
V (532) MSPI Timing: config_idx: 5, bad[0m
D (532) MSPI DQS: set to best phase: 0[0m
V (532) MSPI Timing: config_idx: 5, bad[0m
D (532) MSPI DQS: set to best phase: 0[0m
V (533) MSPI Timing: config_idx: 5, bad[0m
D (533) MSPI DQS: set to best phase: 0[0m
V (533) MSPI Timing: config_idx: 5, bad[0m
D (533) MSPI DQS: set to best phase: 0[0m
V (534) MSPI Timing: config_idx: 5, bad[0m
D (534) MSPI DQS: set to best phase: 0[0m
V (534) MSPI Timing: config_idx: 5, bad[0m
D (534) MSPI DQS: set to best phase: 0[0m
V (535) MSPI Timing: config_idx: 5, bad[0m
D (535) MSPI DQS: set to best phase: 0[0m
V (535) MSPI Timing: config_idx: 5, bad[0m
D (535) MSPI DQS: set to best phase: 0[0m
V (536) MSPI Timing: config_idx: 5, bad[0m
D (536) MSPI DQS: set to best phase: 0[0m
V (536) MSPI Timing: config_idx: 5, bad[0m
D (536) MSPI DQS: set to best phase: 0[0m
V (537) MSPI Timing: config_idx: 5, bad[0m
D (537) MSPI DQS: set to best phase: 0[0m
V (537) MSPI Timing: config_idx: 5, bad[0m
D (537) MSPI DQS: set to best phase: 0[0m
V (538) MSPI Timing: config_idx: 5, bad[0m
D (538) MSPI DQS: set to best phase: 0[0m
V (538) MSPI Timing: config_idx: 5, bad[0m
D (538) MSPI DQS: set to best phase: 0[0m
V (539) MSPI Timing: config_idx: 5, bad[0m
D (539) MSPI DQS: set to best phase: 0[0m
V (539) MSPI Timing: config_idx: 5, bad[0m
D (539) MSPI DQS: set to best phase: 0[0m
V (540) MSPI Timing: config_idx: 5, bad[0m
D (540) MSPI DQS: set to best phase: 0[0m
V (540) MSPI Timing: config_idx: 5, bad[0m
D (540) MSPI DQS: set to best phase: 0[0m
V (541) MSPI Timing: config_idx: 5, bad[0m
D (541) MSPI DQS: set to best phase: 0[0m
V (541) MSPI Timing: config_idx: 5, bad[0m
D (541) MSPI DQS: set to best phase: 0[0m
V (542) MSPI Timing: config_idx: 5, bad[0m
D (542) MSPI DQS: set to best phase: 0[0m
V (542) MSPI Timing: config_idx: 5, bad[0m
D (542) MSPI DQS: set to best phase: 0[0m
V (543) MSPI Timing: config_idx: 6, good[0m
D (543) MSPI DQS: set to best phase: 0[0m
V (543) MSPI Timing: config_idx: 6, good[0m
D (543) MSPI DQS: set to best phase: 0[0m
V (543) MSPI Timing: config_idx: 6, good[0m
D (544) MSPI DQS: set to best phase: 0[0m
V (544) MSPI Timing: config_idx: 6, good[0m
D (544) MSPI DQS: set to best phase: 0[0m
V (545) MSPI Timing: config_idx: 6, good[0m
D (545) MSPI DQS: set to best phase: 0[0m
V (545) MSPI Timing: config_idx: 6, good[0m
D (545) MSPI DQS: set to best phase: 0[0m
V (545) MSPI Timing: config_idx: 6, good[0m
D (546) MSPI DQS: set to best phase: 0[0m
V (546) MSPI Timing: config_idx: 6, good[0m
D (546) MSPI DQS: set to best phase: 0[0m
V (546) MSPI Timing: config_idx: 6, good[0m
D (547) MSPI DQS: set to best phase: 0[0m
V (547) MSPI Timing: config_idx: 6, good[0m
D (547) MSPI DQS: set to best phase: 0[0m
V (547) MSPI Timing: config_idx: 6, good[0m
D (547) MSPI DQS: set to best phase: 0[0m
V (548) MSPI Timing: config_idx: 6, good[0m
D (548) MSPI DQS: set to best phase: 0[0m
V (548) MSPI Timing: config_idx: 6, good[0m
D (548) MSPI DQS: set to best phase: 0[0m
V (549) MSPI Timing: config_idx: 6, good[0m
D (549) MSPI DQS: set to best phase: 0[0m
V (549) MSPI Timing: config_idx: 6, good[0m
D (549) MSPI DQS: set to best phase: 0[0m
V (550) MSPI Timing: config_idx: 6, good[0m
D (550) MSPI DQS: set to best phase: 0[0m
V (550) MSPI Timing: config_idx: 6, good[0m
D (550) MSPI DQS: set to best phase: 0[0m
V (551) MSPI Timing: config_idx: 6, good[0m
D (551) MSPI DQS: set to best phase: 0[0m
V (551) MSPI Timing: config_idx: 6, good[0m
D (551) MSPI DQS: set to best phase: 0[0m
V (552) MSPI Timing: config_idx: 6, good[0m
D (552) MSPI DQS: set to best phase: 0[0m
V (552) MSPI Timing: config_idx: 6, good[0m
D (552) MSPI DQS: set to best phase: 0[0m
V (553) MSPI Timing: config_idx: 6, good[0m
D (553) MSPI DQS: set to best phase: 0[0m
V (553) MSPI Timing: config_idx: 6, good[0m
D (553) MSPI DQS: set to best phase: 0[0m
V (554) MSPI Timing: config_idx: 6, good[0m
D (554) MSPI DQS: set to best phase: 0[0m
V (554) MSPI Timing: config_idx: 6, good[0m
D (554) MSPI DQS: set to best phase: 0[0m
V (555) MSPI Timing: config_idx: 6, good[0m
D (555) MSPI DQS: set to best phase: 0[0m
V (555) MSPI Timing: config_idx: 6, good[0m
D (555) MSPI DQS: set to best phase: 0[0m
V (556) MSPI Timing: config_idx: 6, good[0m
D (556) MSPI DQS: set to best phase: 0[0m
V (556) MSPI Timing: config_idx: 6, good[0m
D (556) MSPI DQS: set to best phase: 0[0m
V (557) MSPI Timing: config_idx: 6, good[0m
D (557) MSPI DQS: set to best phase: 0[0m
V (557) MSPI Timing: config_idx: 6, good[0m
D (557) MSPI DQS: set to best phase: 0[0m
V (558) MSPI Timing: config_idx: 6, good[0m
D (558) MSPI DQS: set to best phase: 0[0m
V (558) MSPI Timing: config_idx: 6, good[0m
D (558) MSPI DQS: set to best phase: 0[0m
V (559) MSPI Timing: config_idx: 6, good[0m
D (559) MSPI DQS: set to best phase: 0[0m
V (559) MSPI Timing: config_idx: 6, good[0m
D (559) MSPI DQS: set to best phase: 0[0m
V (560) MSPI Timing: config_idx: 6, good[0m
D (560) MSPI DQS: set to best phase: 0[0m
V (560) MSPI Timing: config_idx: 6, good[0m
D (560) MSPI DQS: set to best phase: 0[0m
V (561) MSPI Timing: config_idx: 6, good[0m
D (561) MSPI DQS: set to best phase: 0[0m
V (561) MSPI Timing: config_idx: 6, good[0m
D (561) MSPI DQS: set to best phase: 0[0m
V (562) MSPI Timing: config_idx: 6, good[0m
D (562) MSPI DQS: set to best phase: 0[0m
V (562) MSPI Timing: config_idx: 6, good[0m
D (562) MSPI DQS: set to best phase: 0[0m
V (563) MSPI Timing: config_idx: 6, good[0m
D (563) MSPI DQS: set to best phase: 0[0m
V (563) MSPI Timing: config_idx: 6, good[0m
D (563) MSPI DQS: set to best phase: 0[0m
V (564) MSPI Timing: config_idx: 6, good[0m
D (564) MSPI DQS: set to best phase: 0[0m
V (564) MSPI Timing: config_idx: 6, good[0m
D (564) MSPI DQS: set to best phase: 0[0m
V (565) MSPI Timing: config_idx: 6, good[0m
D (565) MSPI DQS: set to best phase: 0[0m
V (565) MSPI Timing: config_idx: 6, good[0m
D (565) MSPI DQS: set to best phase: 0[0m
V (566) MSPI Timing: config_idx: 6, good[0m
D (566) MSPI DQS: set to best phase: 0[0m
V (566) MSPI Timing: config_idx: 6, good[0m
D (566) MSPI DQS: set to best phase: 0[0m
V (567) MSPI Timing: config_idx: 6, good[0m
D (567) MSPI DQS: set to best phase: 0[0m
V (567) MSPI Timing: config_idx: 6, good[0m
D (567) MSPI DQS: set to best phase: 0[0m
V (568) MSPI Timing: config_idx: 6, good[0m
D (568) MSPI DQS: set to best phase: 0[0m
V (568) MSPI Timing: config_idx: 6, good[0m
D (568) MSPI DQS: set to best phase: 0[0m
V (569) MSPI Timing: config_idx: 6, good[0m
D (569) MSPI DQS: set to best phase: 0[0m
V (569) MSPI Timing: config_idx: 6, good[0m
D (569) MSPI DQS: set to best phase: 0[0m
V (570) MSPI Timing: config_idx: 6, good[0m
D (570) MSPI DQS: set to best phase: 0[0m
V (570) MSPI Timing: config_idx: 6, good[0m
D (570) MSPI DQS: set to best phase: 0[0m
V (571) MSPI Timing: config_idx: 6, good[0m
D (571) MSPI DQS: set to best phase: 0[0m
V (571) MSPI Timing: config_idx: 6, good[0m
D (571) MSPI DQS: set to best phase: 0[0m
V (572) MSPI Timing: config_idx: 6, good[0m
D (572) MSPI DQS: set to best phase: 0[0m
V (572) MSPI Timing: config_idx: 6, good[0m
D (572) MSPI DQS: set to best phase: 0[0m
V (573) MSPI Timing: config_idx: 6, good[0m
D (573) MSPI DQS: set to best phase: 0[0m
V (573) MSPI Timing: config_idx: 6, good[0m
D (573) MSPI DQS: set to best phase: 0[0m
V (574) MSPI Timing: config_idx: 6, good[0m
D (574) MSPI DQS: set to best phase: 0[0m
V (574) MSPI Timing: config_idx: 6, good[0m
D (574) MSPI DQS: set to best phase: 0[0m
V (575) MSPI Timing: config_idx: 6, good[0m
D (575) MSPI DQS: set to best phase: 0[0m
V (575) MSPI Timing: config_idx: 6, good[0m
D (575) MSPI DQS: set to best phase: 0[0m
V (576) MSPI Timing: config_idx: 6, good[0m
D (576) MSPI DQS: set to best phase: 0[0m
V (576) MSPI Timing: config_idx: 6, good[0m
D (576) MSPI DQS: set to best phase: 0[0m
V (576) MSPI Timing: config_idx: 6, good[0m
D (577) MSPI DQS: set to best phase: 0[0m
V (577) MSPI Timing: config_idx: 6, good[0m
D (577) MSPI DQS: set to best phase: 0[0m
V (577) MSPI Timing: config_idx: 6, good[0m
D (578) MSPI DQS: set to best phase: 0[0m
V (578) MSPI Timing: config_idx: 6, good[0m
D (578) MSPI DQS: set to best phase: 0[0m
V (578) MSPI Timing: config_idx: 6, good[0m
D (578) MSPI DQS: set to best phase: 0[0m
V (579) MSPI Timing: config_idx: 6, good[0m
D (579) MSPI DQS: set to best phase: 0[0m
V (579) MSPI Timing: config_idx: 6, good[0m
D (579) MSPI DQS: set to best phase: 0[0m
V (580) MSPI Timing: config_idx: 6, good[0m
D (580) MSPI DQS: set to best phase: 0[0m
V (580) MSPI Timing: config_idx: 6, good[0m
D (580) MSPI DQS: set to best phase: 0[0m
V (581) MSPI Timing: config_idx: 6, good[0m
D (581) MSPI DQS: set to best phase: 0[0m
V (581) MSPI Timing: config_idx: 6, good[0m
D (581) MSPI DQS: set to best phase: 0[0m
V (582) MSPI Timing: config_idx: 6, good[0m
D (582) MSPI DQS: set to best phase: 0[0m
V (582) MSPI Timing: config_idx: 6, good[0m
D (582) MSPI DQS: set to best phase: 0[0m
V (583) MSPI Timing: config_idx: 6, good[0m
D (583) MSPI DQS: set to best phase: 0[0m
V (583) MSPI Timing: config_idx: 6, good[0m
D (583) MSPI DQS: set to best phase: 0[0m
V (584) MSPI Timing: config_idx: 6, good[0m
D (584) MSPI DQS: set to best phase: 0[0m
V (584) MSPI Timing: config_idx: 6, good[0m
D (584) MSPI DQS: set to best phase: 0[0m
V (585) MSPI Timing: config_idx: 6, good[0m
D (585) MSPI DQS: set to best phase: 0[0m
V (585) MSPI Timing: config_idx: 6, good[0m
D (585) MSPI DQS: set to best phase: 0[0m
V (586) MSPI Timing: config_idx: 6, good[0m
D (586) MSPI DQS: set to best phase: 0[0m
V (586) MSPI Timing: config_idx: 6, good[0m
D (586) MSPI DQS: set to best phase: 0[0m
V (587) MSPI Timing: config_idx: 6, good[0m
D (587) MSPI DQS: set to best phase: 0[0m
V (587) MSPI Timing: config_idx: 6, good[0m
D (587) MSPI DQS: set to best phase: 0[0m
V (588) MSPI Timing: config_idx: 6, good[0m
D (588) MSPI DQS: set to best phase: 0[0m
V (588) MSPI Timing: config_idx: 6, good[0m
D (588) MSPI DQS: set to best phase: 0[0m
V (589) MSPI Timing: config_idx: 6, good[0m
D (589) MSPI DQS: set to best phase: 0[0m
V (589) MSPI Timing: config_idx: 6, good[0m
D (589) MSPI DQS: set to best phase: 0[0m
V (590) MSPI Timing: config_idx: 6, good[0m
D (590) MSPI DQS: set to best phase: 0[0m
V (590) MSPI Timing: config_idx: 6, good[0m
D (590) MSPI DQS: set to best phase: 0[0m
V (591) MSPI Timing: config_idx: 6, good[0m
D (591) MSPI DQS: set to best phase: 0[0m
V (591) MSPI Timing: config_idx: 6, good[0m
D (591) MSPI DQS: set to best phase: 0[0m
V (592) MSPI Timing: config_idx: 7, good[0m
D (592) MSPI DQS: set to best phase: 0[0m
V (592) MSPI Timing: config_idx: 7, good[0m
D (592) MSPI DQS: set to best phase: 0[0m
V (593) MSPI Timing: config_idx: 7, good[0m
D (593) MSPI DQS: set to best phase: 0[0m
V (593) MSPI Timing: config_idx: 7, good[0m
D (593) MSPI DQS: set to best phase: 0[0m
V (594) MSPI Timing: config_idx: 7, good[0m
D (594) MSPI DQS: set to best phase: 0[0m
V (594) MSPI Timing: config_idx: 7, good[0m
D (594) MSPI DQS: set to best phase: 0[0m
V (595) MSPI Timing: config_idx: 7, good[0m
D (595) MSPI DQS: set to best phase: 0[0m
V (595) MSPI Timing: config_idx: 7, good[0m
D (595) MSPI DQS: set to best phase: 0[0m
V (596) MSPI Timing: config_idx: 7, good[0m
D (596) MSPI DQS: set to best phase: 0[0m
V (596) MSPI Timing: config_idx: 7, good[0m
D (596) MSPI DQS: set to best phase: 0[0m
V (597) MSPI Timing: config_idx: 7, good[0m
D (597) MSPI DQS: set to best phase: 0[0m
V (597) MSPI Timing: config_idx: 7, good[0m
D (597) MSPI DQS: set to best phase: 0[0m
V (598) MSPI Timing: config_idx: 7, good[0m
D (598) MSPI DQS: set to best phase: 0[0m
V (598) MSPI Timing: config_idx: 7, good[0m
D (598) MSPI DQS: set to best phase: 0[0m
V (599) MSPI Timing: config_idx: 7, good[0m
D (599) MSPI DQS: set to best phase: 0[0m
V (599) MSPI Timing: config_idx: 7, good[0m
D (599) MSPI DQS: set to best phase: 0[0m
V (600) MSPI Timing: config_idx: 7, good[0m
D (600) MSPI DQS: set to best phase: 0[0m
V (600) MSPI Timing: config_idx: 7, good[0m
D (600) MSPI DQS: set to best phase: 0[0m
V (601) MSPI Timing: config_idx: 7, good[0m
D (601) MSPI DQS: set to best phase: 0[0m
V (601) MSPI Timing: config_idx: 7, good[0m
D (601) MSPI DQS: set to best phase: 0[0m
V (602) MSPI Timing: config_idx: 7, good[0m
D (602) MSPI DQS: set to best phase: 0[0m
V (602) MSPI Timing: config_idx: 7, good[0m
D (602) MSPI DQS: set to best phase: 0[0m
V (603) MSPI Timing: config_idx: 7, good[0m
D (603) MSPI DQS: set to best phase: 0[0m
V (603) MSPI Timing: config_idx: 7, good[0m
D (603) MSPI DQS: set to best phase: 0[0m
V (604) MSPI Timing: config_idx: 7, good[0m
D (604) MSPI DQS: set to best phase: 0[0m
V (604) MSPI Timing: config_idx: 7, good[0m
D (604) MSPI DQS: set to best phase: 0[0m
V (605) MSPI Timing: config_idx: 7, good[0m
D (605) MSPI DQS: set to best phase: 0[0m
V (605) MSPI Timing: config_idx: 7, good[0m
D (605) MSPI DQS: set to best phase: 0[0m
V (606) MSPI Timing: config_idx: 7, good[0m
D (606) MSPI DQS: set to best phase: 0[0m
V (606) MSPI Timing: config_idx: 7, good[0m
D (606) MSPI DQS: set to best phase: 0[0m
V (607) MSPI Timing: config_idx: 7, good[0m
D (607) MSPI DQS: set to best phase: 0[0m
V (607) MSPI Timing: config_idx: 7, good[0m
D (607) MSPI DQS: set to best phase: 0[0m
V (608) MSPI Timing: config_idx: 7, good[0m
D (608) MSPI DQS: set to best phase: 0[0m
V (608) MSPI Timing: config_idx: 7, good[0m
D (608) MSPI DQS: set to best phase: 0[0m
V (609) MSPI Timing: config_idx: 7, good[0m
D (609) MSPI DQS: set to best phase: 0[0m
V (609) MSPI Timing: config_idx: 7, good[0m
D (609) MSPI DQS: set to best phase: 0[0m
V (610) MSPI Timing: config_idx: 7, good[0m
D (610) MSPI DQS: set to best phase: 0[0m
V (610) MSPI Timing: config_idx: 7, good[0m
D (610) MSPI DQS: set to best phase: 0[0m
V (611) MSPI Timing: config_idx: 7, good[0m
D (611) MSPI DQS: set to best phase: 0[0m
V (611) MSPI Timing: config_idx: 7, good[0m
D (611) MSPI DQS: set to best phase: 0[0m
V (612) MSPI Timing: config_idx: 7, good[0m
D (612) MSPI DQS: set to best phase: 0[0m
V (612) MSPI Timing: config_idx: 7, good[0m
D (612) MSPI DQS: set to best phase: 0[0m
V (613) MSPI Timing: config_idx: 7, good[0m
D (613) MSPI DQS: set to best phase: 0[0m
V (613) MSPI Timing: config_idx: 7, good[0m
D (613) MSPI DQS: set to best phase: 0[0m
V (614) MSPI Timing: config_idx: 7, good[0m
D (614) MSPI DQS: set to best phase: 0[0m
V (614) MSPI Timing: config_idx: 7, good[0m
D (614) MSPI DQS: set to best phase: 0[0m
V (615) MSPI Timing: config_idx: 7, good[0m
D (615) MSPI DQS: set to best phase: 0[0m
V (615) MSPI Timing: config_idx: 7, good[0m
D (615) MSPI DQS: set to best phase: 0[0m
V (616) MSPI Timing: config_idx: 7, good[0m
D (616) MSPI DQS: set to best phase: 0[0m
V (616) MSPI Timing: config_idx: 7, good[0m
D (616) MSPI DQS: set to best phase: 0[0m
V (617) MSPI Timing: config_idx: 7, good[0m
D (617) MSPI DQS: set to best phase: 0[0m
V (617) MSPI Timing: config_idx: 7, good[0m
D (617) MSPI DQS: set to best phase: 0[0m
V (618) MSPI Timing: config_idx: 7, good[0m
D (618) MSPI DQS: set to best phase: 0[0m
V (618) MSPI Timing: config_idx: 7, good[0m
D (618) MSPI DQS: set to best phase: 0[0m
V (619) MSPI Timing: config_idx: 7, good[0m
D (619) MSPI DQS: set to best phase: 0[0m
V (619) MSPI Timing: config_idx: 7, good[0m
D (619) MSPI DQS: set to best phase: 0[0m
V (620) MSPI Timing: config_idx: 7, good[0m
D (620) MSPI DQS: set to best phase: 0[0m
V (620) MSPI Timing: config_idx: 7, good[0m
D (620) MSPI DQS: set to best phase: 0[0m
V (621) MSPI Timing: config_idx: 7, good[0m
D (621) MSPI DQS: set to best phase: 0[0m
V (621) MSPI Timing: config_idx: 7, good[0m
D (621) MSPI DQS: set to best phase: 0[0m
V (622) MSPI Timing: config_idx: 7, good[0m
D (622) MSPI DQS: set to best phase: 0[0m
V (622) MSPI Timing: config_idx: 7, good[0m
D (622) MSPI DQS: set to best phase: 0[0m
V (623) MSPI Timing: config_idx: 7, good[0m
D (623) MSPI DQS: set to best phase: 0[0m
V (623) MSPI Timing: config_idx: 7, good[0m
D (623) MSPI DQS: set to best phase: 0[0m
V (624) MSPI Timing: config_idx: 7, good[0m
D (624) MSPI DQS: set to best phase: 0[0m
V (624) MSPI Timing: config_idx: 7, good[0m
D (624) MSPI DQS: set to best phase: 0[0m
V (625) MSPI Timing: config_idx: 7, good[0m
D (625) MSPI DQS: set to best phase: 0[0m
V (625) MSPI Timing: config_idx: 7, good[0m
D (625) MSPI DQS: set to best phase: 0[0m
V (626) MSPI Timing: config_idx: 7, good[0m
D (626) MSPI DQS: set to best phase: 0[0m
V (626) MSPI Timing: config_idx: 7, good[0m
D (626) MSPI DQS: set to best phase: 0[0m
V (627) MSPI Timing: config_idx: 7, good[0m
D (627) MSPI DQS: set to best phase: 0[0m
V (627) MSPI Timing: config_idx: 7, good[0m
D (627) MSPI DQS: set to best phase: 0[0m
V (628) MSPI Timing: config_idx: 7, good[0m
D (628) MSPI DQS: set to best phase: 0[0m
V (628) MSPI Timing: config_idx: 7, good[0m
D (628) MSPI DQS: set to best phase: 0[0m
V (629) MSPI Timing: config_idx: 7, good[0m
D (629) MSPI DQS: set to best phase: 0[0m
V (629) MSPI Timing: config_idx: 7, good[0m
D (629) MSPI DQS: set to best phase: 0[0m
V (630) MSPI Timing: config_idx: 7, good[0m
D (630) MSPI DQS: set to best phase: 0[0m
V (630) MSPI Timing: config_idx: 7, good[0m
D (630) MSPI DQS: set to best phase: 0[0m
V (631) MSPI Timing: config_idx: 7, good[0m
D (631) MSPI DQS: set to best phase: 0[0m
V (631) MSPI Timing: config_idx: 7, good[0m
D (631) MSPI DQS: set to best phase: 0[0m
V (632) MSPI Timing: config_idx: 7, good[0m
D (632) MSPI DQS: set to best phase: 0[0m
V (632) MSPI Timing: config_idx: 7, good[0m
D (632) MSPI DQS: set to best phase: 0[0m
V (633) MSPI Timing: config_idx: 7, good[0m
D (633) MSPI DQS: set to best phase: 0[0m
V (633) MSPI Timing: config_idx: 7, good[0m
D (633) MSPI DQS: set to best phase: 0[0m
V (634) MSPI Timing: config_idx: 7, good[0m
D (634) MSPI DQS: set to best phase: 0[0m
V (634) MSPI Timing: config_idx: 7, good[0m
D (634) MSPI DQS: set to best phase: 0[0m
V (635) MSPI Timing: config_idx: 7, good[0m
D (635) MSPI DQS: set to best phase: 0[0m
V (635) MSPI Timing: config_idx: 7, good[0m
D (635) MSPI DQS: set to best phase: 0[0m
V (636) MSPI Timing: config_idx: 7, good[0m
D (636) MSPI DQS: set to best phase: 0[0m
V (636) MSPI Timing: config_idx: 7, good[0m
D (636) MSPI DQS: set to best phase: 0[0m
V (637) MSPI Timing: config_idx: 7, good[0m
D (637) MSPI DQS: set to best phase: 0[0m
V (637) MSPI Timing: config_idx: 7, good[0m
D (637) MSPI DQS: set to best phase: 0[0m
V (638) MSPI Timing: config_idx: 7, good[0m
D (638) MSPI DQS: set to best phase: 0[0m
V (638) MSPI Timing: config_idx: 7, good[0m
D (638) MSPI DQS: set to best phase: 0[0m
V (639) MSPI Timing: config_idx: 7, good[0m
D (639) MSPI DQS: set to best phase: 0[0m
V (639) MSPI Timing: config_idx: 7, good[0m
D (639) MSPI DQS: set to best phase: 0[0m
V (640) MSPI Timing: config_idx: 7, good[0m
D (640) MSPI DQS: set to best phase: 0[0m
V (640) MSPI Timing: config_idx: 7, good[0m
D (640) MSPI DQS: set to best phase: 0[0m
V (641) MSPI Timing: config_idx: 7, good[0m
D (641) MSPI DQS: set to best phase: 0[0m
V (641) MSPI Timing: config_idx: 7, good[0m
D (641) MSPI DQS: set to best phase: 0[0m
V (642) MSPI Timing: config_idx: 8, good[0m
D (642) MSPI DQS: set to best phase: 0[0m
V (642) MSPI Timing: config_idx: 8, good[0m
D (642) MSPI DQS: set to best phase: 0[0m
V (643) MSPI Timing: config_idx: 8, good[0m
D (643) MSPI DQS: set to best phase: 0[0m
V (643) MSPI Timing: config_idx: 8, good[0m
D (643) MSPI DQS: set to best phase: 0[0m
V (644) MSPI Timing: config_idx: 8, good[0m
D (644) MSPI DQS: set to best phase: 0[0m
V (644) MSPI Timing: config_idx: 8, good[0m
D (644) MSPI DQS: set to best phase: 0[0m
V (645) MSPI Timing: config_idx: 8, good[0m
D (645) MSPI DQS: set to best phase: 0[0m
V (645) MSPI Timing: config_idx: 8, good[0m
D (645) MSPI DQS: set to best phase: 0[0m
V (646) MSPI Timing: config_idx: 8, good[0m
D (646) MSPI DQS: set to best phase: 0[0m
V (646) MSPI Timing: config_idx: 8, good[0m
D (646) MSPI DQS: set to best phase: 0[0m
V (647) MSPI Timing: config_idx: 8, good[0m
D (647) MSPI DQS: set to best phase: 0[0m
V (647) MSPI Timing: config_idx: 8, good[0m
D (647) MSPI DQS: set to best phase: 0[0m
V (648) MSPI Timing: config_idx: 8, good[0m
D (648) MSPI DQS: set to best phase: 0[0m
V (648) MSPI Timing: config_idx: 8, good[0m
D (648) MSPI DQS: set to best phase: 0[0m
V (649) MSPI Timing: config_idx: 8, good[0m
D (649) MSPI DQS: set to best phase: 0[0m
V (649) MSPI Timing: config_idx: 8, good[0m
D (649) MSPI DQS: set to best phase: 0[0m
V (650) MSPI Timing: config_idx: 8, good[0m
D (650) MSPI DQS: set to best phase: 0[0m
V (650) MSPI Timing: config_idx: 8, good[0m
D (650) MSPI DQS: set to best phase: 0[0m
V (651) MSPI Timing: config_idx: 8, good[0m
D (651) MSPI DQS: set to best phase: 0[0m
V (651) MSPI Timing: config_idx: 8, good[0m
D (651) MSPI DQS: set to best phase: 0[0m
V (652) MSPI Timing: config_idx: 8, good[0m
D (652) MSPI DQS: set to best phase: 0[0m
V (652) MSPI Timing: config_idx: 8, good[0m
D (652) MSPI DQS: set to best phase: 0[0m
V (653) MSPI Timing: config_idx: 8, good[0m
D (653) MSPI DQS: set to best phase: 0[0m
V (653) MSPI Timing: config_idx: 8, good[0m
D (653) MSPI DQS: set to best phase: 0[0m
V (654) MSPI Timing: config_idx: 8, good[0m
D (654) MSPI DQS: set to best phase: 0[0m
V (654) MSPI Timing: config_idx: 8, good[0m
D (654) MSPI DQS: set to best phase: 0[0m
V (655) MSPI Timing: config_idx: 8, good[0m
D (655) MSPI DQS: set to best phase: 0[0m
V (655) MSPI Timing: config_idx: 8, good[0m
D (655) MSPI DQS: set to best phase: 0[0m
V (656) MSPI Timing: config_idx: 8, good[0m
D (656) MSPI DQS: set to best phase: 0[0m
V (656) MSPI Timing: config_idx: 8, good[0m
D (656) MSPI DQS: set to best phase: 0[0m
V (657) MSPI Timing: config_idx: 8, good[0m
D (657) MSPI DQS: set to best phase: 0[0m
V (657) MSPI Timing: config_idx: 8, good[0m
D (657) MSPI DQS: set to best phase: 0[0m
V (658) MSPI Timing: config_idx: 8, good[0m
D (658) MSPI DQS: set to best phase: 0[0m
V (658) MSPI Timing: config_idx: 8, good[0m
D (658) MSPI DQS: set to best phase: 0[0m
V (659) MSPI Timing: config_idx: 8, good[0m
D (659) MSPI DQS: set to best phase: 0[0m
V (659) MSPI Timing: config_idx: 8, good[0m
D (659) MSPI DQS: set to best phase: 0[0m
V (660) MSPI Timing: config_idx: 8, good[0m
D (660) MSPI DQS: set to best phase: 0[0m
V (660) MSPI Timing: config_idx: 8, good[0m
D (660) MSPI DQS: set to best phase: 0[0m
V (660) MSPI Timing: config_idx: 8, good[0m
D (661) MSPI DQS: set to best phase: 0[0m
V (661) MSPI Timing: config_idx: 8, good[0m
D (661) MSPI DQS: set to best phase: 0[0m
V (661) MSPI Timing: config_idx: 8, good[0m
D (662) MSPI DQS: set to best phase: 0[0m
V (662) MSPI Timing: config_idx: 8, good[0m
D (662) MSPI DQS: set to best phase: 0[0m
V (662) MSPI Timing: config_idx: 8, good[0m
D (662) MSPI DQS: set to best phase: 0[0m
V (663) MSPI Timing: config_idx: 8, good[0m
D (663) MSPI DQS: set to best phase: 0[0m
V (663) MSPI Timing: config_idx: 8, good[0m
D (663) MSPI DQS: set to best phase: 0[0m
V (664) MSPI Timing: config_idx: 8, good[0m
D (664) MSPI DQS: set to best phase: 0[0m
V (664) MSPI Timing: config_idx: 8, good[0m
D (664) MSPI DQS: set to best phase: 0[0m
V (665) MSPI Timing: config_idx: 8, good[0m
D (665) MSPI DQS: set to best phase: 0[0m
V (665) MSPI Timing: config_idx: 8, good[0m
D (665) MSPI DQS: set to best phase: 0[0m
V (666) MSPI Timing: config_idx: 8, good[0m
D (666) MSPI DQS: set to best phase: 0[0m
V (666) MSPI Timing: config_idx: 8, good[0m
D (666) MSPI DQS: set to best phase: 0[0m
V (667) MSPI Timing: config_idx: 8, good[0m
D (667) MSPI DQS: set to best phase: 0[0m
V (667) MSPI Timing: config_idx: 8, good[0m
D (667) MSPI DQS: set to best phase: 0[0m
V (668) MSPI Timing: config_idx: 8, good[0m
D (668) MSPI DQS: set to best phase: 0[0m
V (668) MSPI Timing: config_idx: 8, good[0m
D (668) MSPI DQS: set to best phase: 0[0m
V (669) MSPI Timing: config_idx: 8, good[0m
D (669) MSPI DQS: set to best phase: 0[0m
V (669) MSPI Timing: config_idx: 8, good[0m
D (669) MSPI DQS: set to best phase: 0[0m
V (670) MSPI Timing: config_idx: 8, good[0m
D (670) MSPI DQS: set to best phase: 0[0m
V (670) MSPI Timing: config_idx: 8, good[0m
D (670) MSPI DQS: set to best phase: 0[0m
V (671) MSPI Timing: config_idx: 8, good[0m
D (671) MSPI DQS: set to best phase: 0[0m
V (671) MSPI Timing: config_idx: 8, good[0m
D (671) MSPI DQS: set to best phase: 0[0m
V (672) MSPI Timing: config_idx: 8, good[0m
D (672) MSPI DQS: set to best phase: 0[0m
V (672) MSPI Timing: config_idx: 8, good[0m
D (672) MSPI DQS: set to best phase: 0[0m
V (673) MSPI Timing: config_idx: 8, good[0m
D (673) MSPI DQS: set to best phase: 0[0m
V (673) MSPI Timing: config_idx: 8, good[0m
D (673) MSPI DQS: set to best phase: 0[0m
V (674) MSPI Timing: config_idx: 8, good[0m
D (674) MSPI DQS: set to best phase: 0[0m
V (674) MSPI Timing: config_idx: 8, good[0m
D (674) MSPI DQS: set to best phase: 0[0m
V (675) MSPI Timing: config_idx: 8, good[0m
D (675) MSPI DQS: set to best phase: 0[0m
V (675) MSPI Timing: config_idx: 8, good[0m
D (675) MSPI DQS: set to best phase: 0[0m
V (676) MSPI Timing: config_idx: 8, good[0m
D (676) MSPI DQS: set to best phase: 0[0m
V (676) MSPI Timing: config_idx: 8, good[0m
D (676) MSPI DQS: set to best phase: 0[0m
V (677) MSPI Timing: config_idx: 8, good[0m
D (677) MSPI DQS: set to best phase: 0[0m
V (677) MSPI Timing: config_idx: 8, good[0m
D (677) MSPI DQS: set to best phase: 0[0m
V (678) MSPI Timing: config_idx: 8, good[0m
D (678) MSPI DQS: set to best phase: 0[0m
V (678) MSPI Timing: config_idx: 8, good[0m
D (678) MSPI DQS: set to best phase: 0[0m
V (679) MSPI Timing: config_idx: 8, good[0m
D (679) MSPI DQS: set to best phase: 0[0m
V (679) MSPI Timing: config_idx: 8, good[0m
D (679) MSPI DQS: set to best phase: 0[0m
V (680) MSPI Timing: config_idx: 8, good[0m
D (680) MSPI DQS: set to best phase: 0[0m
V (680) MSPI Timing: config_idx: 8, good[0m
D (680) MSPI DQS: set to best phase: 0[0m
V (681) MSPI Timing: config_idx: 8, good[0m
D (681) MSPI DQS: set to best phase: 0[0m
V (681) MSPI Timing: config_idx: 8, good[0m
D (681) MSPI DQS: set to best phase: 0[0m
V (682) MSPI Timing: config_idx: 8, good[0m
D (682) MSPI DQS: set to best phase: 0[0m
V (682) MSPI Timing: config_idx: 8, good[0m
D (682) MSPI DQS: set to best phase: 0[0m
V (683) MSPI Timing: config_idx: 8, good[0m
D (683) MSPI DQS: set to best phase: 0[0m
V (683) MSPI Timing: config_idx: 8, good[0m
D (683) MSPI DQS: set to best phase: 0[0m
V (684) MSPI Timing: config_idx: 8, good[0m
D (684) MSPI DQS: set to best phase: 0[0m
V (684) MSPI Timing: config_idx: 8, good[0m
D (684) MSPI DQS: set to best phase: 0[0m
V (685) MSPI Timing: config_idx: 8, good[0m
D (685) MSPI DQS: set to best phase: 0[0m
V (685) MSPI Timing: config_idx: 8, good[0m
D (685) MSPI DQS: set to best phase: 0[0m
V (686) MSPI Timing: config_idx: 8, good[0m
D (686) MSPI DQS: set to best phase: 0[0m
V (686) MSPI Timing: config_idx: 8, good[0m
D (686) MSPI DQS: set to best phase: 0[0m
V (687) MSPI Timing: config_idx: 8, good[0m
D (687) MSPI DQS: set to best phase: 0[0m
V (687) MSPI Timing: config_idx: 8, good[0m
D (687) MSPI DQS: set to best phase: 0[0m
V (688) MSPI Timing: config_idx: 8, good[0m
D (688) MSPI DQS: set to best phase: 0[0m
V (688) MSPI Timing: config_idx: 8, good[0m
D (688) MSPI DQS: set to best phase: 0[0m
V (689) MSPI Timing: config_idx: 8, good[0m
D (689) MSPI DQS: set to best phase: 0[0m
V (689) MSPI Timing: config_idx: 8, good[0m
D (689) MSPI DQS: set to best phase: 0[0m
V (690) MSPI Timing: config_idx: 8, good[0m
D (690) MSPI DQS: set to best phase: 0[0m
V (690) MSPI Timing: config_idx: 8, good[0m
D (690) MSPI DQS: set to best phase: 0[0m
V (691) MSPI Timing: config_idx: 8, good[0m
D (691) MSPI DQS: set to best phase: 0[0m
V (691) MSPI Timing: config_idx: 9, good[0m
D (691) MSPI DQS: set to best phase: 0[0m
V (692) MSPI Timing: config_idx: 9, good[0m
D (692) MSPI DQS: set to best phase: 0[0m
V (692) MSPI Timing: config_idx: 9, good[0m
D (692) MSPI DQS: set to best phase: 0[0m
V (693) MSPI Timing: config_idx: 9, good[0m
D (693) MSPI DQS: set to best phase: 0[0m
V (693) MSPI Timing: config_idx: 9, good[0m
D (693) MSPI DQS: set to best phase: 0[0m
V (694) MSPI Timing: config_idx: 9, good[0m
D (694) MSPI DQS: set to best phase: 0[0m
V (694) MSPI Timing: config_idx: 9, good[0m
D (694) MSPI DQS: set to best phase: 0[0m
V (695) MSPI Timing: config_idx: 9, good[0m
D (695) MSPI DQS: set to best phase: 0[0m
V (695) MSPI Timing: config_idx: 9, good[0m
D (695) MSPI DQS: set to best phase: 0[0m
V (696) MSPI Timing: config_idx: 9, good[0m
D (696) MSPI DQS: set to best phase: 0[0m
V (696) MSPI Timing: config_idx: 9, good[0m
D (696) MSPI DQS: set to best phase: 0[0m
V (697) MSPI Timing: config_idx: 9, good[0m
D (697) MSPI DQS: set to best phase: 0[0m
V (697) MSPI Timing: config_idx: 9, good[0m
D (697) MSPI DQS: set to best phase: 0[0m
V (698) MSPI Timing: config_idx: 9, good[0m
D (698) MSPI DQS: set to best phase: 0[0m
V (698) MSPI Timing: config_idx: 9, good[0m
D (698) MSPI DQS: set to best phase: 0[0m
V (699) MSPI Timing: config_idx: 9, good[0m
D (699) MSPI DQS: set to best phase: 0[0m
V (699) MSPI Timing: config_idx: 9, good[0m
D (699) MSPI DQS: set to best phase: 0[0m
V (700) MSPI Timing: config_idx: 9, good[0m
D (700) MSPI DQS: set to best phase: 0[0m
V (700) MSPI Timing: config_idx: 9, good[0m
D (700) MSPI DQS: set to best phase: 0[0m
V (701) MSPI Timing: config_idx: 9, good[0m
D (701) MSPI DQS: set to best phase: 0[0m
V (701) MSPI Timing: config_idx: 9, good[0m
D (701) MSPI DQS: set to best phase: 0[0m
V (702) MSPI Timing: config_idx: 9, good[0m
D (702) MSPI DQS: set to best phase: 0[0m
V (702) MSPI Timing: config_idx: 9, good[0m
D (702) MSPI DQS: set to best phase: 0[0m
V (703) MSPI Timing: config_idx: 9, good[0m
D (703) MSPI DQS: set to best phase: 0[0m
V (703) MSPI Timing: config_idx: 9, good[0m
D (703) MSPI DQS: set to best phase: 0[0m
V (704) MSPI Timing: config_idx: 9, good[0m
D (704) MSPI DQS: set to best phase: 0[0m
V (704) MSPI Timing: config_idx: 9, good[0m
D (704) MSPI DQS: set to best phase: 0[0m
V (705) MSPI Timing: config_idx: 9, good[0m
D (705) MSPI DQS: set to best phase: 0[0m
V (705) MSPI Timing: config_idx: 9, good[0m
D (705) MSPI DQS: set to best phase: 0[0m
V (706) MSPI Timing: config_idx: 9, good[0m
D (706) MSPI DQS: set to best phase: 0[0m
V (706) MSPI Timing: config_idx: 9, good[0m
D (706) MSPI DQS: set to best phase: 0[0m
V (707) MSPI Timing: config_idx: 9, good[0m
D (707) MSPI DQS: set to best phase: 0[0m
V (707) MSPI Timing: config_idx: 9, good[0m
D (707) MSPI DQS: set to best phase: 0[0m
V (708) MSPI Timing: config_idx: 9, good[0m
D (708) MSPI DQS: set to best phase: 0[0m
V (708) MSPI Timing: config_idx: 9, good[0m
D (708) MSPI DQS: set to best phase: 0[0m
V (708) MSPI Timing: config_idx: 9, good[0m
D (709) MSPI DQS: set to best phase: 0[0m
V (709) MSPI Timing: config_idx: 9, good[0m
D (709) MSPI DQS: set to best phase: 0[0m
V (709) MSPI Timing: config_idx: 9, good[0m
D (710) MSPI DQS: set to best phase: 0[0m
V (710) MSPI Timing: config_idx: 9, good[0m
D (710) MSPI DQS: set to best phase: 0[0m
V (710) MSPI Timing: config_idx: 9, good[0m
D (710) MSPI DQS: set to best phase: 0[0m
V (711) MSPI Timing: config_idx: 9, good[0m
D (711) MSPI DQS: set to best phase: 0[0m
V (711) MSPI Timing: config_idx: 9, good[0m
D (711) MSPI DQS: set to best phase: 0[0m
V (712) MSPI Timing: config_idx: 9, good[0m
D (712) MSPI DQS: set to best phase: 0[0m
V (712) MSPI Timing: config_idx: 9, good[0m
D (712) MSPI DQS: set to best phase: 0[0m
V (713) MSPI Timing: config_idx: 9, good[0m
D (713) MSPI DQS: set to best phase: 0[0m
V (713) MSPI Timing: config_idx: 9, good[0m
D (713) MSPI DQS: set to best phase: 0[0m
V (714) MSPI Timing: config_idx: 9, good[0m
D (714) MSPI DQS: set to best phase: 0[0m
V (714) MSPI Timing: config_idx: 9, good[0m
D (714) MSPI DQS: set to best phase: 0[0m
V (715) MSPI Timing: config_idx: 9, good[0m
D (715) MSPI DQS: set to best phase: 0[0m
V (715) MSPI Timing: config_idx: 9, good[0m
D (715) MSPI DQS: set to best phase: 0[0m
V (716) MSPI Timing: config_idx: 9, good[0m
D (716) MSPI DQS: set to best phase: 0[0m
V (716) MSPI Timing: config_idx: 9, good[0m
D (716) MSPI DQS: set to best phase: 0[0m
V (717) MSPI Timing: config_idx: 9, good[0m
D (717) MSPI DQS: set to best phase: 0[0m
V (717) MSPI Timing: config_idx: 9, good[0m
D (717) MSPI DQS: set to best phase: 0[0m
V (718) MSPI Timing: config_idx: 9, good[0m
D (718) MSPI DQS: set to best phase: 0[0m
V (718) MSPI Timing: config_idx: 9, good[0m
D (718) MSPI DQS: set to best phase: 0[0m
V (719) MSPI Timing: config_idx: 9, good[0m
D (719) MSPI DQS: set to best phase: 0[0m
V (719) MSPI Timing: config_idx: 9, good[0m
D (719) MSPI DQS: set to best phase: 0[0m
V (720) MSPI Timing: config_idx: 9, good[0m
D (720) MSPI DQS: set to best phase: 0[0m
V (720) MSPI Timing: config_idx: 9, good[0m
D (720) MSPI DQS: set to best phase: 0[0m
V (720) MSPI Timing: config_idx: 9, good[0m
D (721) MSPI DQS: set to best phase: 0[0m
V (721) MSPI Timing: config_idx: 9, good[0m
D (721) MSPI DQS: set to best phase: 0[0m
V (721) MSPI Timing: config_idx: 9, good[0m
D (722) MSPI DQS: set to best phase: 0[0m
V (722) MSPI Timing: config_idx: 9, good[0m
D (722) MSPI DQS: set to best phase: 0[0m
V (722) MSPI Timing: config_idx: 9, good[0m
D (722) MSPI DQS: set to best phase: 0[0m
V (723) MSPI Timing: config_idx: 9, good[0m
D (723) MSPI DQS: set to best phase: 0[0m
V (723) MSPI Timing: config_idx: 9, good[0m
D (723) MSPI DQS: set to best phase: 0[0m
V (724) MSPI Timing: config_idx: 9, good[0m
D (724) MSPI DQS: set to best phase: 0[0m
V (724) MSPI Timing: config_idx: 9, good[0m
D (724) MSPI DQS: set to best phase: 0[0m
V (725) MSPI Timing: config_idx: 9, good[0m
D (725) MSPI DQS: set to best phase: 0[0m
V (725) MSPI Timing: config_idx: 9, good[0m
D (725) MSPI DQS: set to best phase: 0[0m
V (726) MSPI Timing: config_idx: 9, good[0m
D (726) MSPI DQS: set to best phase: 0[0m
V (726) MSPI Timing: config_idx: 9, good[0m
D (726) MSPI DQS: set to best phase: 0[0m
V (727) MSPI Timing: config_idx: 9, good[0m
D (727) MSPI DQS: set to best phase: 0[0m
V (727) MSPI Timing: config_idx: 9, good[0m
D (727) MSPI DQS: set to best phase: 0[0m
V (728) MSPI Timing: config_idx: 9, good[0m
D (728) MSPI DQS: set to best phase: 0[0m
V (728) MSPI Timing: config_idx: 9, good[0m
D (728) MSPI DQS: set to best phase: 0[0m
V (729) MSPI Timing: config_idx: 9, good[0m
D (729) MSPI DQS: set to best phase: 0[0m
V (729) MSPI Timing: config_idx: 9, good[0m
D (729) MSPI DQS: set to best phase: 0[0m
V (730) MSPI Timing: config_idx: 9, good[0m
D (730) MSPI DQS: set to best phase: 0[0m
V (730) MSPI Timing: config_idx: 9, good[0m
D (730) MSPI DQS: set to best phase: 0[0m
V (731) MSPI Timing: config_idx: 9, good[0m
D (731) MSPI DQS: set to best phase: 0[0m
V (731) MSPI Timing: config_idx: 9, good[0m
D (731) MSPI DQS: set to best phase: 0[0m
V (732) MSPI Timing: config_idx: 9, good[0m
D (732) MSPI DQS: set to best phase: 0[0m
V (732) MSPI Timing: config_idx: 9, good[0m
D (732) MSPI DQS: set to best phase: 0[0m
V (733) MSPI Timing: config_idx: 9, good[0m
D (733) MSPI DQS: set to best phase: 0[0m
V (733) MSPI Timing: config_idx: 9, good[0m
D (733) MSPI DQS: set to best phase: 0[0m
V (734) MSPI Timing: config_idx: 9, good[0m
D (734) MSPI DQS: set to best phase: 0[0m
V (734) MSPI Timing: config_idx: 9, good[0m
D (734) MSPI DQS: set to best phase: 0[0m
V (735) MSPI Timing: config_idx: 9, good[0m
D (735) MSPI DQS: set to best phase: 0[0m
V (735) MSPI Timing: config_idx: 9, good[0m
D (735) MSPI DQS: set to best phase: 0[0m
V (736) MSPI Timing: config_idx: 9, good[0m
D (736) MSPI DQS: set to best phase: 0[0m
V (736) MSPI Timing: config_idx: 9, good[0m
D (736) MSPI DQS: set to best phase: 0[0m
V (737) MSPI Timing: config_idx: 9, good[0m
D (737) MSPI DQS: set to best phase: 0[0m
V (737) MSPI Timing: config_idx: 9, good[0m
D (737) MSPI DQS: set to best phase: 0[0m
V (738) MSPI Timing: config_idx: 9, good[0m
D (738) MSPI DQS: set to best phase: 0[0m
V (738) MSPI Timing: config_idx: 9, good[0m
D (738) MSPI DQS: set to best phase: 0[0m
V (739) MSPI Timing: config_idx: 9, good[0m
D (739) MSPI DQS: set to best phase: 0[0m
V (739) MSPI Timing: config_idx: 9, good[0m
D (739) MSPI DQS: set to best phase: 0[0m
V (740) MSPI Timing: config_idx: 9, good[0m
D (740) MSPI DQS: set to best phase: 0[0m
V (740) MSPI Timing: config_idx: 10, good[0m
D (740) MSPI DQS: set to best phase: 0[0m
V (741) MSPI Timing: config_idx: 10, good[0m
D (741) MSPI DQS: set to best phase: 0[0m
V (741) MSPI Timing: config_idx: 10, good[0m
D (741) MSPI DQS: set to best phase: 0[0m
V (742) MSPI Timing: config_idx: 10, good[0m
D (742) MSPI DQS: set to best phase: 0[0m
V (742) MSPI Timing: config_idx: 10, good[0m
D (742) MSPI DQS: set to best phase: 0[0m
V (743) MSPI Timing: config_idx: 10, good[0m
D (743) MSPI DQS: set to best phase: 0[0m
V (743) MSPI Timing: config_idx: 10, good[0m
D (743) MSPI DQS: set to best phase: 0[0m
V (744) MSPI Timing: config_idx: 10, good[0m
D (744) MSPI DQS: set to best phase: 0[0m
V (744) MSPI Timing: config_idx: 10, good[0m
D (744) MSPI DQS: set to best phase: 0[0m
V (745) MSPI Timing: config_idx: 10, good[0m
D (745) MSPI DQS: set to best phase: 0[0m
V (745) MSPI Timing: config_idx: 10, good[0m
D (745) MSPI DQS: set to best phase: 0[0m
V (746) MSPI Timing: config_idx: 10, good[0m
D (746) MSPI DQS: set to best phase: 0[0m
V (746) MSPI Timing: config_idx: 10, good[0m
D (747) MSPI DQS: set to best phase: 0[0m
V (747) MSPI Timing: config_idx: 10, good[0m
D (747) MSPI DQS: set to best phase: 0[0m
V (747) MSPI Timing: config_idx: 10, good[0m
D (747) MSPI DQS: set to best phase: 0[0m
V (748) MSPI Timing: config_idx: 10, good[0m
D (748) MSPI DQS: set to best phase: 0[0m
V (748) MSPI Timing: config_idx: 10, good[0m
D (748) MSPI DQS: set to best phase: 0[0m
V (749) MSPI Timing: config_idx: 10, good[0m
D (749) MSPI DQS: set to best phase: 0[0m
V (749) MSPI Timing: config_idx: 10, good[0m
D (749) MSPI DQS: set to best phase: 0[0m
V (750) MSPI Timing: config_idx: 10, good[0m
D (750) MSPI DQS: set to best phase: 0[0m
V (750) MSPI Timing: config_idx: 10, good[0m
D (750) MSPI DQS: set to best phase: 0[0m
V (751) MSPI Timing: config_idx: 10, good[0m
D (751) MSPI DQS: set to best phase: 0[0m
V (751) MSPI Timing: config_idx: 10, good[0m
D (751) MSPI DQS: set to best phase: 0[0m
V (752) MSPI Timing: config_idx: 10, good[0m
D (752) MSPI DQS: set to best phase: 0[0m
V (752) MSPI Timing: config_idx: 10, good[0m
D (752) MSPI DQS: set to best phase: 0[0m
V (753) MSPI Timing: config_idx: 10, good[0m
D (753) MSPI DQS: set to best phase: 0[0m
V (753) MSPI Timing: config_idx: 10, good[0m
D (753) MSPI DQS: set to best phase: 0[0m
V (754) MSPI Timing: config_idx: 10, good[0m
D (754) MSPI DQS: set to best phase: 0[0m
V (754) MSPI Timing: config_idx: 10, good[0m
D (754) MSPI DQS: set to best phase: 0[0m
V (755) MSPI Timing: config_idx: 10, good[0m
D (755) MSPI DQS: set to best phase: 0[0m
V (755) MSPI Timing: config_idx: 10, good[0m
D (756) MSPI DQS: set to best phase: 0[0m
V (756) MSPI Timing: config_idx: 10, good[0m
D (756) MSPI DQS: set to best phase: 0[0m
V (756) MSPI Timing: config_idx: 10, good[0m
D (756) MSPI DQS: set to best phase: 0[0m
V (757) MSPI Timing: config_idx: 10, good[0m
D (757) MSPI DQS: set to best phase: 0[0m
V (757) MSPI Timing: config_idx: 10, good[0m
D (757) MSPI DQS: set to best phase: 0[0m
V (758) MSPI Timing: config_idx: 10, good[0m
D (758) MSPI DQS: set to best phase: 0[0m
V (758) MSPI Timing: config_idx: 10, good[0m
D (758) MSPI DQS: set to best phase: 0[0m
V (759) MSPI Timing: config_idx: 10, good[0m
D (759) MSPI DQS: set to best phase: 0[0m
V (759) MSPI Timing: config_idx: 10, good[0m
D (759) MSPI DQS: set to best phase: 0[0m
V (760) MSPI Timing: config_idx: 10, good[0m
D (760) MSPI DQS: set to best phase: 0[0m
V (760) MSPI Timing: config_idx: 10, good[0m
D (760) MSPI DQS: set to best phase: 0[0m
V (761) MSPI Timing: config_idx: 10, good[0m
D (761) MSPI DQS: set to best phase: 0[0m
V (761) MSPI Timing: config_idx: 10, good[0m
D (761) MSPI DQS: set to best phase: 0[0m
V (762) MSPI Timing: config_idx: 10, good[0m
D (762) MSPI DQS: set to best phase: 0[0m
V (762) MSPI Timing: config_idx: 10, good[0m
D (762) MSPI DQS: set to best phase: 0[0m
V (763) MSPI Timing: config_idx: 10, good[0m
D (763) MSPI DQS: set to best phase: 0[0m
V (763) MSPI Timing: config_idx: 10, good[0m
D (763) MSPI DQS: set to best phase: 0[0m
V (764) MSPI Timing: config_idx: 10, good[0m
D (764) MSPI DQS: set to best phase: 0[0m
V (764) MSPI Timing: config_idx: 10, good[0m
D (764) MSPI DQS: set to best phase: 0[0m
V (765) MSPI Timing: config_idx: 10, good[0m
D (765) MSPI DQS: set to best phase: 0[0m
V (765) MSPI Timing: config_idx: 10, good[0m
D (765) MSPI DQS: set to best phase: 0[0m
V (766) MSPI Timing: config_idx: 10, good[0m
D (766) MSPI DQS: set to best phase: 0[0m
V (766) MSPI Timing: config_idx: 10, good[0m
D (766) MSPI DQS: set to best phase: 0[0m
V (767) MSPI Timing: config_idx: 10, good[0m
D (767) MSPI DQS: set to best phase: 0[0m
V (767) MSPI Timing: config_idx: 10, good[0m
D (767) MSPI DQS: set to best phase: 0[0m
V (768) MSPI Timing: config_idx: 10, good[0m
D (768) MSPI DQS: set to best phase: 0[0m
V (768) MSPI Timing: config_idx: 10, good[0m
D (768) MSPI DQS: set to best phase: 0[0m
V (769) MSPI Timing: config_idx: 10, good[0m
D (769) MSPI DQS: set to best phase: 0[0m
V (769) MSPI Timing: config_idx: 10, good[0m
D (769) MSPI DQS: set to best phase: 0[0m
V (770) MSPI Timing: config_idx: 10, good[0m
D (770) MSPI DQS: set to best phase: 0[0m
V (770) MSPI Timing: config_idx: 10, good[0m
D (770) MSPI DQS: set to best phase: 0[0m
V (771) MSPI Timing: config_idx: 10, good[0m
D (771) MSPI DQS: set to best phase: 0[0m
V (771) MSPI Timing: config_idx: 10, good[0m
D (771) MSPI DQS: set to best phase: 0[0m
V (772) MSPI Timing: config_idx: 10, good[0m
D (772) MSPI DQS: set to best phase: 0[0m
V (772) MSPI Timing: config_idx: 10, good[0m
D (772) MSPI DQS: set to best phase: 0[0m
V (773) MSPI Timing: config_idx: 10, good[0m
D (773) MSPI DQS: set to best phase: 0[0m
V (773) MSPI Timing: config_idx: 10, good[0m
D (773) MSPI DQS: set to best phase: 0[0m
V (774) MSPI Timing: config_idx: 10, good[0m
D (774) MSPI DQS: set to best phase: 0[0m
V (774) MSPI Timing: config_idx: 10, good[0m
D (774) MSPI DQS: set to best phase: 0[0m
V (775) MSPI Timing: config_idx: 10, good[0m
D (775) MSPI DQS: set to best phase: 0[0m
V (775) MSPI Timing: config_idx: 10, good[0m
D (775) MSPI DQS: set to best phase: 0[0m
V (776) MSPI Timing: config_idx: 10, good[0m
D (776) MSPI DQS: set to best phase: 0[0m
V (776) MSPI Timing: config_idx: 10, good[0m
D (776) MSPI DQS: set to best phase: 0[0m
V (777) MSPI Timing: config_idx: 10, good[0m
D (777) MSPI DQS: set to best phase: 0[0m
V (777) MSPI Timing: config_idx: 10, good[0m
D (777) MSPI DQS: set to best phase: 0[0m
V (778) MSPI Timing: config_idx: 10, good[0m
D (778) MSPI DQS: set to best phase: 0[0m
V (778) MSPI Timing: config_idx: 10, good[0m
D (778) MSPI DQS: set to best phase: 0[0m
V (779) MSPI Timing: config_idx: 10, good[0m
D (779) MSPI DQS: set to best phase: 0[0m
V (779) MSPI Timing: config_idx: 10, good[0m
D (779) MSPI DQS: set to best phase: 0[0m
V (780) MSPI Timing: config_idx: 10, good[0m
D (780) MSPI DQS: set to best phase: 0[0m
V (780) MSPI Timing: config_idx: 10, good[0m
D (780) MSPI DQS: set to best phase: 0[0m
V (781) MSPI Timing: config_idx: 10, good[0m
D (781) MSPI DQS: set to best phase: 0[0m
V (781) MSPI Timing: config_idx: 10, good[0m
D (781) MSPI DQS: set to best phase: 0[0m
V (782) MSPI Timing: config_idx: 10, good[0m
D (782) MSPI DQS: set to best phase: 0[0m
V (782) MSPI Timing: config_idx: 10, good[0m
D (782) MSPI DQS: set to best phase: 0[0m
V (783) MSPI Timing: config_idx: 10, good[0m
D (783) MSPI DQS: set to best phase: 0[0m
V (783) MSPI Timing: config_idx: 10, good[0m
D (783) MSPI DQS: set to best phase: 0[0m
V (784) MSPI Timing: config_idx: 10, good[0m
D (784) MSPI DQS: set to best phase: 0[0m
V (784) MSPI Timing: config_idx: 10, good[0m
D (785) MSPI DQS: set to best phase: 0[0m
V (785) MSPI Timing: config_idx: 10, good[0m
D (785) MSPI DQS: set to best phase: 0[0m
V (785) MSPI Timing: config_idx: 10, good[0m
D (785) MSPI DQS: set to best phase: 0[0m
V (786) MSPI Timing: config_idx: 10, good[0m
D (786) MSPI DQS: set to best phase: 0[0m
V (786) MSPI Timing: config_idx: 10, good[0m
D (786) MSPI DQS: set to best phase: 0[0m
V (787) MSPI Timing: config_idx: 10, good[0m
D (787) MSPI DQS: set to best phase: 0[0m
V (787) MSPI Timing: config_idx: 10, good[0m
D (787) MSPI DQS: set to best phase: 0[0m
V (788) MSPI Timing: config_idx: 10, good[0m
D (788) MSPI DQS: set to best phase: 0[0m
V (788) MSPI Timing: config_idx: 10, good[0m
D (788) MSPI DQS: set to best phase: 0[0m
V (789) MSPI Timing: config_idx: 10, good[0m
D (789) MSPI DQS: set to best phase: 0[0m
V (789) MSPI Timing: config_idx: 10, good[0m
D (789) MSPI DQS: set to best phase: 0[0m
V (790) MSPI Timing: config_idx: 10, good[0m
D (790) MSPI DQS: set to best phase: 0[0m
V (790) MSPI Timing: config_idx: 11, good[0m
D (790) MSPI DQS: set to best phase: 0[0m
V (791) MSPI Timing: config_idx: 11, good[0m
D (791) MSPI DQS: set to best phase: 0[0m
V (791) MSPI Timing: config_idx: 11, good[0m
D (791) MSPI DQS: set to best phase: 0[0m
V (792) MSPI Timing: config_idx: 11, good[0m
D (792) MSPI DQS: set to best phase: 0[0m
V (792) MSPI Timing: config_idx: 11, good[0m
D (792) MSPI DQS: set to best phase: 0[0m
V (793) MSPI Timing: config_idx: 11, good[0m
D (793) MSPI DQS: set to best phase: 0[0m
V (793) MSPI Timing: config_idx: 11, good[0m
D (793) MSPI DQS: set to best phase: 0[0m
V (794) MSPI Timing: config_idx: 11, good[0m
D (794) MSPI DQS: set to best phase: 0[0m
V (794) MSPI Timing: config_idx: 11, good[0m
D (794) MSPI DQS: set to best phase: 0[0m
V (795) MSPI Timing: config_idx: 11, good[0m
D (795) MSPI DQS: set to best phase: 0[0m
V (795) MSPI Timing: config_idx: 11, good[0m
D (795) MSPI DQS: set to best phase: 0[0m
V (796) MSPI Timing: config_idx: 11, good[0m
D (796) MSPI DQS: set to best phase: 0[0m
V (796) MSPI Timing: config_idx: 11, good[0m
D (796) MSPI DQS: set to best phase: 0[0m
V (797) MSPI Timing: config_idx: 11, good[0m
D (797) MSPI DQS: set to best phase: 0[0m
V (797) MSPI Timing: config_idx: 11, good[0m
D (797) MSPI DQS: set to best phase: 0[0m
V (798) MSPI Timing: config_idx: 11, good[0m
D (798) MSPI DQS: set to best phase: 0[0m
V (798) MSPI Timing: config_idx: 11, good[0m
D (798) MSPI DQS: set to best phase: 0[0m
V (799) MSPI Timing: config_idx: 11, good[0m
D (799) MSPI DQS: set to best phase: 0[0m
V (799) MSPI Timing: config_idx: 11, good[0m
D (799) MSPI DQS: set to best phase: 0[0m
V (800) MSPI Timing: config_idx: 11, good[0m
D (800) MSPI DQS: set to best phase: 0[0m
V (800) MSPI Timing: config_idx: 11, good[0m
D (800) MSPI DQS: set to best phase: 0[0m
V (801) MSPI Timing: config_idx: 11, good[0m
D (801) MSPI DQS: set to best phase: 0[0m
V (801) MSPI Timing: config_idx: 11, good[0m
D (801) MSPI DQS: set to best phase: 0[0m
V (802) MSPI Timing: config_idx: 11, good[0m
D (802) MSPI DQS: set to best phase: 0[0m
V (802) MSPI Timing: config_idx: 11, good[0m
D (802) MSPI DQS: set to best phase: 0[0m
V (803) MSPI Timing: config_idx: 11, good[0m
D (803) MSPI DQS: set to best phase: 0[0m
V (803) MSPI Timing: config_idx: 11, good[0m
D (803) MSPI DQS: set to best phase: 0[0m
V (804) MSPI Timing: config_idx: 11, good[0m
D (804) MSPI DQS: set to best phase: 0[0m
V (804) MSPI Timing: config_idx: 11, good[0m
D (804) MSPI DQS: set to best phase: 0[0m
V (805) MSPI Timing: config_idx: 11, good[0m
D (805) MSPI DQS: set to best phase: 0[0m
V (805) MSPI Timing: config_idx: 11, good[0m
D (805) MSPI DQS: set to best phase: 0[0m
V (806) MSPI Timing: config_idx: 11, good[0m
D (806) MSPI DQS: set to best phase: 0[0m
V (806) MSPI Timing: config_idx: 11, good[0m
D (806) MSPI DQS: set to best phase: 0[0m
V (807) MSPI Timing: config_idx: 11, good[0m
D (807) MSPI DQS: set to best phase: 0[0m
V (807) MSPI Timing: config_idx: 11, good[0m
D (807) MSPI DQS: set to best phase: 0[0m
V (808) MSPI Timing: config_idx: 11, good[0m
D (808) MSPI DQS: set to best phase: 0[0m
V (808) MSPI Timing: config_idx: 11, good[0m
D (808) MSPI DQS: set to best phase: 0[0m
V (809) MSPI Timing: config_idx: 11, good[0m
D (809) MSPI DQS: set to best phase: 0[0m
V (809) MSPI Timing: config_idx: 11, good[0m
D (809) MSPI DQS: set to best phase: 0[0m
V (810) MSPI Timing: config_idx: 11, good[0m
D (810) MSPI DQS: set to best phase: 0[0m
V (810) MSPI Timing: config_idx: 11, good[0m
D (810) MSPI DQS: set to best phase: 0[0m
V (811) MSPI Timing: config_idx: 11, good[0m
D (811) MSPI DQS: set to best phase: 0[0m
V (811) MSPI Timing: config_idx: 11, good[0m
D (811) MSPI DQS: set to best phase: 0[0m
V (812) MSPI Timing: config_idx: 11, good[0m
D (812) MSPI DQS: set to best phase: 0[0m
V (812) MSPI Timing: config_idx: 11, good[0m
D (812) MSPI DQS: set to best phase: 0[0m
V (813) MSPI Timing: config_idx: 11, good[0m
D (813) MSPI DQS: set to best phase: 0[0m
V (813) MSPI Timing: config_idx: 11, good[0m
D (814) MSPI DQS: set to best phase: 0[0m
V (814) MSPI Timing: config_idx: 11, good[0m
D (814) MSPI DQS: set to best phase: 0[0m
V (814) MSPI Timing: config_idx: 11, good[0m
D (814) MSPI DQS: set to best phase: 0[0m
V (815) MSPI Timing: config_idx: 11, good[0m
D (815) MSPI DQS: set to best phase: 0[0m
V (815) MSPI Timing: config_idx: 11, good[0m
D (815) MSPI DQS: set to best phase: 0[0m
V (816) MSPI Timing: config_idx: 11, good[0m
D (816) MSPI DQS: set to best phase: 0[0m
V (816) MSPI Timing: config_idx: 11, good[0m
D (816) MSPI DQS: set to best phase: 0[0m
V (817) MSPI Timing: config_idx: 11, good[0m
D (817) MSPI DQS: set to best phase: 0[0m
V (817) MSPI Timing: config_idx: 11, good[0m
D (817) MSPI DQS: set to best phase: 0[0m
V (818) MSPI Timing: config_idx: 11, good[0m
D (818) MSPI DQS: set to best phase: 0[0m
V (818) MSPI Timing: config_idx: 11, good[0m
D (818) MSPI DQS: set to best phase: 0[0m
V (819) MSPI Timing: config_idx: 11, good[0m
D (819) MSPI DQS: set to best phase: 0[0m
V (819) MSPI Timing: config_idx: 11, good[0m
D (819) MSPI DQS: set to best phase: 0[0m
V (820) MSPI Timing: config_idx: 11, good[0m
D (820) MSPI DQS: set to best phase: 0[0m
V (820) MSPI Timing: config_idx: 11, good[0m
D (820) MSPI DQS: set to best phase: 0[0m
V (821) MSPI Timing: config_idx: 11, good[0m
D (821) MSPI DQS: set to best phase: 0[0m
V (821) MSPI Timing: config_idx: 11, good[0m
D (821) MSPI DQS: set to best phase: 0[0m
V (822) MSPI Timing: config_idx: 11, good[0m
D (822) MSPI DQS: set to best phase: 0[0m
V (822) MSPI Timing: config_idx: 11, good[0m
D (822) MSPI DQS: set to best phase: 0[0m
V (823) MSPI Timing: config_idx: 11, good[0m
D (823) MSPI DQS: set to best phase: 0[0m
V (823) MSPI Timing: config_idx: 11, good[0m
D (823) MSPI DQS: set to best phase: 0[0m
V (824) MSPI Timing: config_idx: 11, good[0m
D (824) MSPI DQS: set to best phase: 0[0m
V (824) MSPI Timing: config_idx: 11, good[0m
D (824) MSPI DQS: set to best phase: 0[0m
V (825) MSPI Timing: config_idx: 11, good[0m
D (825) MSPI DQS: set to best phase: 0[0m
V (825) MSPI Timing: config_idx: 11, good[0m
D (825) MSPI DQS: set to best phase: 0[0m
V (826) MSPI Timing: config_idx: 11, good[0m
D (826) MSPI DQS: set to best phase: 0[0m
V (826) MSPI Timing: config_idx: 11, good[0m
D (826) MSPI DQS: set to best phase: 0[0m
V (827) MSPI Timing: config_idx: 11, good[0m
D (827) MSPI DQS: set to best phase: 0[0m
V (827) MSPI Timing: config_idx: 11, good[0m
D (827) MSPI DQS: set to best phase: 0[0m
V (828) MSPI Timing: config_idx: 11, good[0m
D (828) MSPI DQS: set to best phase: 0[0m
V (828) MSPI Timing: config_idx: 11, good[0m
D (828) MSPI DQS: set to best phase: 0[0m
V (829) MSPI Timing: config_idx: 11, good[0m
D (829) MSPI DQS: set to best phase: 0[0m
V (829) MSPI Timing: config_idx: 11, good[0m
D (829) MSPI DQS: set to best phase: 0[0m
V (830) MSPI Timing: config_idx: 11, good[0m
D (830) MSPI DQS: set to best phase: 0[0m
V (830) MSPI Timing: config_idx: 11, good[0m
D (830) MSPI DQS: set to best phase: 0[0m
V (831) MSPI Timing: config_idx: 11, good[0m
D (831) MSPI DQS: set to best phase: 0[0m
V (831) MSPI Timing: config_idx: 11, good[0m
D (831) MSPI DQS: set to best phase: 0[0m
V (832) MSPI Timing: config_idx: 11, good[0m
D (832) MSPI DQS: set to best phase: 0[0m
V (832) MSPI Timing: config_idx: 11, good[0m
D (832) MSPI DQS: set to best phase: 0[0m
V (833) MSPI Timing: config_idx: 11, good[0m
D (833) MSPI DQS: set to best phase: 0[0m
V (833) MSPI Timing: config_idx: 11, good[0m
D (833) MSPI DQS: set to best phase: 0[0m
V (834) MSPI Timing: config_idx: 11, good[0m
D (834) MSPI DQS: set to best phase: 0[0m
V (834) MSPI Timing: config_idx: 11, good[0m
D (834) MSPI DQS: set to best phase: 0[0m
V (835) MSPI Timing: config_idx: 11, good[0m
D (835) MSPI DQS: set to best phase: 0[0m
V (835) MSPI Timing: config_idx: 11, good[0m
D (835) MSPI DQS: set to best phase: 0[0m
V (836) MSPI Timing: config_idx: 11, good[0m
D (836) MSPI DQS: set to best phase: 0[0m
V (836) MSPI Timing: config_idx: 11, good[0m
D (836) MSPI DQS: set to best phase: 0[0m
V (837) MSPI Timing: config_idx: 11, good[0m
D (837) MSPI DQS: set to best phase: 0[0m
V (837) MSPI Timing: config_idx: 11, good[0m
D (837) MSPI DQS: set to best phase: 0[0m
V (838) MSPI Timing: config_idx: 11, good[0m
D (838) MSPI DQS: set to best phase: 0[0m
V (838) MSPI Timing: config_idx: 11, good[0m
D (838) MSPI DQS: set to best phase: 0[0m
V (839) MSPI Timing: config_idx: 11, good[0m
D (839) MSPI DQS: set to best phase: 0[0m
V (839) MSPI Timing: config_idx: 11, good[0m
D (839) MSPI DQS: set to best phase: 0[0m
V (840) MSPI Timing: config_idx: 11, good[0m
D (840) MSPI DQS: set to best phase: 0[0m
V (840) MSPI Timing: config_idx: 12, good[0m
D (840) MSPI DQS: set to best phase: 0[0m
V (841) MSPI Timing: config_idx: 12, good[0m
D (841) MSPI DQS: set to best phase: 0[0m
V (841) MSPI Timing: config_idx: 12, good[0m
D (841) MSPI DQS: set to best phase: 0[0m
V (842) MSPI Timing: config_idx: 12, good[0m
D (842) MSPI DQS: set to best phase: 0[0m
V (842) MSPI Timing: config_idx: 12, good[0m
D (843) MSPI DQS: set to best phase: 0[0m
V (843) MSPI Timing: config_idx: 12, good[0m
D (843) MSPI DQS: set to best phase: 0[0m
V (843) MSPI Timing: config_idx: 12, good[0m
D (843) MSPI DQS: set to best phase: 0[0m
V (844) MSPI Timing: config_idx: 12, good[0m
D (844) MSPI DQS: set to best phase: 0[0m
V (844) MSPI Timing: config_idx: 12, good[0m
D (844) MSPI DQS: set to best phase: 0[0m
V (845) MSPI Timing: config_idx: 12, good[0m
D (845) MSPI DQS: set to best phase: 0[0m
V (845) MSPI Timing: config_idx: 12, good[0m
D (845) MSPI DQS: set to best phase: 0[0m
V (846) MSPI Timing: config_idx: 12, good[0m
D (846) MSPI DQS: set to best phase: 0[0m
V (846) MSPI Timing: config_idx: 12, good[0m
D (846) MSPI DQS: set to best phase: 0[0m
V (847) MSPI Timing: config_idx: 12, good[0m
D (847) MSPI DQS: set to best phase: 0[0m
V (847) MSPI Timing: config_idx: 12, good[0m
D (847) MSPI DQS: set to best phase: 0[0m
V (848) MSPI Timing: config_idx: 12, good[0m
D (848) MSPI DQS: set to best phase: 0[0m
V (848) MSPI Timing: config_idx: 12, good[0m
D (848) MSPI DQS: set to best phase: 0[0m
V (849) MSPI Timing: config_idx: 12, good[0m
D (849) MSPI DQS: set to best phase: 0[0m
V (849) MSPI Timing: config_idx: 12, good[0m
D (849) MSPI DQS: set to best phase: 0[0m
V (850) MSPI Timing: config_idx: 12, good[0m
D (850) MSPI DQS: set to best phase: 0[0m
V (850) MSPI Timing: config_idx: 12, good[0m
D (850) MSPI DQS: set to best phase: 0[0m
V (851) MSPI Timing: config_idx: 12, good[0m
D (851) MSPI DQS: set to best phase: 0[0m
V (851) MSPI Timing: config_idx: 12, good[0m
D (852) MSPI DQS: set to best phase: 0[0m
V (852) MSPI Timing: config_idx: 12, good[0m
D (852) MSPI DQS: set to best phase: 0[0m
V (852) MSPI Timing: config_idx: 12, good[0m
D (852) MSPI DQS: set to best phase: 0[0m
V (853) MSPI Timing: config_idx: 12, good[0m
D (853) MSPI DQS: set to best phase: 0[0m
V (853) MSPI Timing: config_idx: 12, good[0m
D (853) MSPI DQS: set to best phase: 0[0m
V (854) MSPI Timing: config_idx: 12, good[0m
D (854) MSPI DQS: set to best phase: 0[0m
V (854) MSPI Timing: config_idx: 12, good[0m
D (854) MSPI DQS: set to best phase: 0[0m
V (855) MSPI Timing: config_idx: 12, good[0m
D (855) MSPI DQS: set to best phase: 0[0m
V (855) MSPI Timing: config_idx: 12, good[0m
D (855) MSPI DQS: set to best phase: 0[0m
V (856) MSPI Timing: config_idx: 12, good[0m
D (856) MSPI DQS: set to best phase: 0[0m
V (856) MSPI Timing: config_idx: 12, good[0m
D (856) MSPI DQS: set to best phase: 0[0m
V (857) MSPI Timing: config_idx: 12, good[0m
D (857) MSPI DQS: set to best phase: 0[0m
V (857) MSPI Timing: config_idx: 12, good[0m
D (857) MSPI DQS: set to best phase: 0[0m
V (858) MSPI Timing: config_idx: 12, good[0m
D (858) MSPI DQS: set to best phase: 0[0m
V (858) MSPI Timing: config_idx: 12, good[0m
D (858) MSPI DQS: set to best phase: 0[0m
V (859) MSPI Timing: config_idx: 12, good[0m
D (859) MSPI DQS: set to best phase: 0[0m
V (859) MSPI Timing: config_idx: 12, good[0m
D (859) MSPI DQS: set to best phase: 0[0m
V (860) MSPI Timing: config_idx: 12, good[0m
D (860) MSPI DQS: set to best phase: 0[0m
V (860) MSPI Timing: config_idx: 12, good[0m
D (860) MSPI DQS: set to best phase: 0[0m
V (861) MSPI Timing: config_idx: 12, good[0m
D (861) MSPI DQS: set to best phase: 0[0m
V (861) MSPI Timing: config_idx: 12, good[0m
D (861) MSPI DQS: set to best phase: 0[0m
V (862) MSPI Timing: config_idx: 12, good[0m
D (862) MSPI DQS: set to best phase: 0[0m
V (862) MSPI Timing: config_idx: 12, good[0m
D (862) MSPI DQS: set to best phase: 0[0m
V (863) MSPI Timing: config_idx: 12, good[0m
D (863) MSPI DQS: set to best phase: 0[0m
V (863) MSPI Timing: config_idx: 12, good[0m
D (863) MSPI DQS: set to best phase: 0[0m
V (864) MSPI Timing: config_idx: 12, good[0m
D (864) MSPI DQS: set to best phase: 0[0m
V (864) MSPI Timing: config_idx: 12, good[0m
D (864) MSPI DQS: set to best phase: 0[0m
V (865) MSPI Timing: config_idx: 12, good[0m
D (865) MSPI DQS: set to best phase: 0[0m
V (865) MSPI Timing: config_idx: 12, good[0m
D (865) MSPI DQS: set to best phase: 0[0m
V (866) MSPI Timing: config_idx: 12, good[0m
D (866) MSPI DQS: set to best phase: 0[0m
V (866) MSPI Timing: config_idx: 12, good[0m
D (866) MSPI DQS: set to best phase: 0[0m
V (867) MSPI Timing: config_idx: 12, good[0m
D (867) MSPI DQS: set to best phase: 0[0m
V (867) MSPI Timing: config_idx: 12, good[0m
D (867) MSPI DQS: set to best phase: 0[0m
V (868) MSPI Timing: config_idx: 12, good[0m
D (868) MSPI DQS: set to best phase: 0[0m
V (868) MSPI Timing: config_idx: 12, good[0m
D (868) MSPI DQS: set to best phase: 0[0m
V (869) MSPI Timing: config_idx: 12, good[0m
D (869) MSPI DQS: set to best phase: 0[0m
V (869) MSPI Timing: config_idx: 12, good[0m
D (869) MSPI DQS: set to best phase: 0[0m
V (870) MSPI Timing: config_idx: 12, good[0m
D (870) MSPI DQS: set to best phase: 0[0m
V (870) MSPI Timing: config_idx: 12, good[0m
D (870) MSPI DQS: set to best phase: 0[0m
V (871) MSPI Timing: config_idx: 12, good[0m
D (871) MSPI DQS: set to best phase: 0[0m
V (871) MSPI Timing: config_idx: 12, good[0m
D (871) MSPI DQS: set to best phase: 0[0m
V (872) MSPI Timing: config_idx: 12, good[0m
D (872) MSPI DQS: set to best phase: 0[0m
V (872) MSPI Timing: config_idx: 12, good[0m
D (872) MSPI DQS: set to best phase: 0[0m
V (873) MSPI Timing: config_idx: 12, good[0m
D (873) MSPI DQS: set to best phase: 0[0m
V (873) MSPI Timing: config_idx: 12, good[0m
D (873) MSPI DQS: set to best phase: 0[0m
V (874) MSPI Timing: config_idx: 12, good[0m
D (874) MSPI DQS: set to best phase: 0[0m
V (874) MSPI Timing: config_idx: 12, good[0m
D (874) MSPI DQS: set to best phase: 0[0m
V (875) MSPI Timing: config_idx: 12, good[0m
D (875) MSPI DQS: set to best phase: 0[0m
V (875) MSPI Timing: config_idx: 12, good[0m
D (875) MSPI DQS: set to best phase: 0[0m
V (876) MSPI Timing: config_idx: 12, good[0m
D (876) MSPI DQS: set to best phase: 0[0m
V (876) MSPI Timing: config_idx: 12, good[0m
D (876) MSPI DQS: set to best phase: 0[0m
V (877) MSPI Timing: config_idx: 12, good[0m
D (877) MSPI DQS: set to best phase: 0[0m
V (877) MSPI Timing: config_idx: 12, good[0m
D (877) MSPI DQS: set to best phase: 0[0m
V (878) MSPI Timing: config_idx: 12, good[0m
D (878) MSPI DQS: set to best phase: 0[0m
V (878) MSPI Timing: config_idx: 12, good[0m
D (878) MSPI DQS: set to best phase: 0[0m
V (879) MSPI Timing: config_idx: 12, good[0m
D (879) MSPI DQS: set to best phase: 0[0m
V (879) MSPI Timing: config_idx: 12, good[0m
D (879) MSPI DQS: set to best phase: 0[0m
V (880) MSPI Timing: config_idx: 12, good[0m
D (880) MSPI DQS: set to best phase: 0[0m
V (880) MSPI Timing: config_idx: 12, good[0m
D (881) MSPI DQS: set to best phase: 0[0m
V (881) MSPI Timing: config_idx: 12, good[0m
D (881) MSPI DQS: set to best phase: 0[0m
V (881) MSPI Timing: config_idx: 12, good[0m
D (881) MSPI DQS: set to best phase: 0[0m
V (882) MSPI Timing: config_idx: 12, good[0m
D (882) MSPI DQS: set to best phase: 0[0m
V (882) MSPI Timing: config_idx: 12, good[0m
D (882) MSPI DQS: set to best phase: 0[0m
V (883) MSPI Timing: config_idx: 12, good[0m
D (883) MSPI DQS: set to best phase: 0[0m
V (883) MSPI Timing: config_idx: 12, good[0m
D (883) MSPI DQS: set to best phase: 0[0m
V (884) MSPI Timing: config_idx: 12, good[0m
D (884) MSPI DQS: set to best phase: 0[0m
V (884) MSPI Timing: config_idx: 12, good[0m
D (884) MSPI DQS: set to best phase: 0[0m
V (885) MSPI Timing: config_idx: 12, good[0m
D (885) MSPI DQS: set to best phase: 0[0m
V (885) MSPI Timing: config_idx: 12, good[0m
D (885) MSPI DQS: set to best phase: 0[0m
V (886) MSPI Timing: config_idx: 12, good[0m
D (886) MSPI DQS: set to best phase: 0[0m
V (886) MSPI Timing: config_idx: 12, good[0m
D (886) MSPI DQS: set to best phase: 0[0m
V (887) MSPI Timing: config_idx: 12, good[0m
D (887) MSPI DQS: set to best phase: 0[0m
V (887) MSPI Timing: config_idx: 12, good[0m
D (887) MSPI DQS: set to best phase: 0[0m
V (888) MSPI Timing: config_idx: 12, good[0m
D (888) MSPI DQS: set to best phase: 0[0m
V (888) MSPI Timing: config_idx: 12, good[0m
D (888) MSPI DQS: set to best phase: 0[0m
V (889) MSPI Timing: config_idx: 12, good[0m
D (889) MSPI DQS: set to best phase: 0[0m
V (889) MSPI Timing: config_idx: 12, good[0m
D (889) MSPI DQS: set to best phase: 0[0m
V (890) MSPI Timing: config_idx: 12, good[0m
D (890) MSPI DQS: set to best phase: 0[0m
V (890) MSPI Timing: config_idx: 13, good[0m
D (890) MSPI DQS: set to best phase: 0[0m
V (891) MSPI Timing: config_idx: 13, good[0m
D (891) MSPI DQS: set to best phase: 0[0m
V (891) MSPI Timing: config_idx: 13, good[0m
D (891) MSPI DQS: set to best phase: 0[0m
V (892) MSPI Timing: config_idx: 13, good[0m
D (892) MSPI DQS: set to best phase: 0[0m
V (892) MSPI Timing: config_idx: 13, good[0m
D (892) MSPI DQS: set to best phase: 0[0m
V (893) MSPI Timing: config_idx: 13, good[0m
D (893) MSPI DQS: set to best phase: 0[0m
V (893) MSPI Timing: config_idx: 13, good[0m
D (893) MSPI DQS: set to best phase: 0[0m
V (894) MSPI Timing: config_idx: 13, good[0m
D (894) MSPI DQS: set to best phase: 0[0m
V (894) MSPI Timing: config_idx: 13, good[0m
D (894) MSPI DQS: set to best phase: 0[0m
V (895) MSPI Timing: config_idx: 13, good[0m
D (895) MSPI DQS: set to best phase: 0[0m
V (895) MSPI Timing: config_idx: 13, good[0m
D (895) MSPI DQS: set to best phase: 0[0m
V (896) MSPI Timing: config_idx: 13, good[0m
D (896) MSPI DQS: set to best phase: 0[0m
V (896) MSPI Timing: config_idx: 13, good[0m
D (896) MSPI DQS: set to best phase: 0[0m
V (897) MSPI Timing: config_idx: 13, good[0m
D (897) MSPI DQS: set to best phase: 0[0m
V (897) MSPI Timing: config_idx: 13, good[0m
D (897) MSPI DQS: set to best phase: 0[0m
V (898) MSPI Timing: config_idx: 13, good[0m
D (898) MSPI DQS: set to best phase: 0[0m
V (898) MSPI Timing: config_idx: 13, good[0m
D (898) MSPI DQS: set to best phase: 0[0m
V (899) MSPI Timing: config_idx: 13, good[0m
D (899) MSPI DQS: set to best phase: 0[0m
V (899) MSPI Timing: config_idx: 13, good[0m
D (899) MSPI DQS: set to best phase: 0[0m
V (900) MSPI Timing: config_idx: 13, good[0m
D (900) MSPI DQS: set to best phase: 0[0m
V (900) MSPI Timing: config_idx: 13, good[0m
D (900) MSPI DQS: set to best phase: 0[0m
V (901) MSPI Timing: config_idx: 13, good[0m
D (901) MSPI DQS: set to best phase: 0[0m
V (901) MSPI Timing: config_idx: 13, good[0m
D (901) MSPI DQS: set to best phase: 0[0m
V (902) MSPI Timing: config_idx: 13, good[0m
D (902) MSPI DQS: set to best phase: 0[0m
V (902) MSPI Timing: config_idx: 13, good[0m
D (902) MSPI DQS: set to best phase: 0[0m
V (903) MSPI Timing: config_idx: 13, good[0m
D (903) MSPI DQS: set to best phase: 0[0m
V (903) MSPI Timing: config_idx: 13, good[0m
D (903) MSPI DQS: set to best phase: 0[0m
V (904) MSPI Timing: config_idx: 13, good[0m
D (904) MSPI DQS: set to best phase: 0[0m
V (904) MSPI Timing: config_idx: 13, good[0m
D (904) MSPI DQS: set to best phase: 0[0m
V (905) MSPI Timing: config_idx: 13, good[0m
D (905) MSPI DQS: set to best phase: 0[0m
V (905) MSPI Timing: config_idx: 13, good[0m
D (905) MSPI DQS: set to best phase: 0[0m
V (906) MSPI Timing: config_idx: 13, good[0m
D (906) MSPI DQS: set to best phase: 0[0m
V (906) MSPI Timing: config_idx: 13, good[0m
D (906) MSPI DQS: set to best phase: 0[0m
V (907) MSPI Timing: config_idx: 13, good[0m
D (907) MSPI DQS: set to best phase: 0[0m
V (907) MSPI Timing: config_idx: 13, good[0m
D (907) MSPI DQS: set to best phase: 0[0m
V (908) MSPI Timing: config_idx: 13, good[0m
D (908) MSPI DQS: set to best phase: 0[0m
V (908) MSPI Timing: config_idx: 13, good[0m
D (908) MSPI DQS: set to best phase: 0[0m
V (909) MSPI Timing: config_idx: 13, good[0m
D (909) MSPI DQS: set to best phase: 0[0m
V (909) MSPI Timing: config_idx: 13, good[0m
D (910) MSPI DQS: set to best phase: 0[0m
V (910) MSPI Timing: config_idx: 13, good[0m
D (910) MSPI DQS: set to best phase: 0[0m
V (910) MSPI Timing: config_idx: 13, good[0m
D (910) MSPI DQS: set to best phase: 0[0m
V (911) MSPI Timing: config_idx: 13, good[0m
D (911) MSPI DQS: set to best phase: 0[0m
V (911) MSPI Timing: config_idx: 13, good[0m
D (911) MSPI DQS: set to best phase: 0[0m
V (912) MSPI Timing: config_idx: 13, good[0m
D (912) MSPI DQS: set to best phase: 0[0m
V (912) MSPI Timing: config_idx: 13, good[0m
D (912) MSPI DQS: set to best phase: 0[0m
V (913) MSPI Timing: config_idx: 13, good[0m
D (913) MSPI DQS: set to best phase: 0[0m
V (913) MSPI Timing: config_idx: 13, good[0m
D (913) MSPI DQS: set to best phase: 0[0m
V (914) MSPI Timing: config_idx: 13, good[0m
D (914) MSPI DQS: set to best phase: 0[0m
V (914) MSPI Timing: config_idx: 13, good[0m
D (914) MSPI DQS: set to best phase: 0[0m
V (915) MSPI Timing: config_idx: 13, good[0m
D (915) MSPI DQS: set to best phase: 0[0m
V (915) MSPI Timing: config_idx: 13, good[0m
D (915) MSPI DQS: set to best phase: 0[0m
V (916) MSPI Timing: config_idx: 13, good[0m
D (916) MSPI DQS: set to best phase: 0[0m
V (916) MSPI Timing: config_idx: 13, good[0m
D (916) MSPI DQS: set to best phase: 0[0m
V (917) MSPI Timing: config_idx: 13, good[0m
D (917) MSPI DQS: set to best phase: 0[0m
V (917) MSPI Timing: config_idx: 13, good[0m
D (917) MSPI DQS: set to best phase: 0[0m
V (918) MSPI Timing: config_idx: 13, good[0m
D (918) MSPI DQS: set to best phase: 0[0m
V (918) MSPI Timing: config_idx: 13, good[0m
D (919) MSPI DQS: set to best phase: 0[0m
V (919) MSPI Timing: config_idx: 13, good[0m
D (919) MSPI DQS: set to best phase: 0[0m
V (919) MSPI Timing: config_idx: 13, good[0m
D (919) MSPI DQS: set to best phase: 0[0m
V (920) MSPI Timing: config_idx: 13, good[0m
D (920) MSPI DQS: set to best phase: 0[0m
V (920) MSPI Timing: config_idx: 13, good[0m
D (920) MSPI DQS: set to best phase: 0[0m
V (921) MSPI Timing: config_idx: 13, good[0m
D (921) MSPI DQS: set to best phase: 0[0m
V (921) MSPI Timing: config_idx: 13, good[0m
D (921) MSPI DQS: set to best phase: 0[0m
V (922) MSPI Timing: config_idx: 13, good[0m
D (922) MSPI DQS: set to best phase: 0[0m
V (922) MSPI Timing: config_idx: 13, good[0m
D (922) MSPI DQS: set to best phase: 0[0m
V (923) MSPI Timing: config_idx: 13, good[0m
D (923) MSPI DQS: set to best phase: 0[0m
V (923) MSPI Timing: config_idx: 13, good[0m
D (923) MSPI DQS: set to best phase: 0[0m
V (924) MSPI Timing: config_idx: 13, good[0m
D (924) MSPI DQS: set to best phase: 0[0m
V (924) MSPI Timing: config_idx: 13, good[0m
D (924) MSPI DQS: set to best phase: 0[0m
V (925) MSPI Timing: config_idx: 13, good[0m
D (925) MSPI DQS: set to best phase: 0[0m
V (925) MSPI Timing: config_idx: 13, good[0m
D (925) MSPI DQS: set to best phase: 0[0m
V (926) MSPI Timing: config_idx: 13, good[0m
D (926) MSPI DQS: set to best phase: 0[0m
V (926) MSPI Timing: config_idx: 13, good[0m
D (926) MSPI DQS: set to best phase: 0[0m
V (927) MSPI Timing: config_idx: 13, good[0m
D (927) MSPI DQS: set to best phase: 0[0m
V (927) MSPI Timing: config_idx: 13, good[0m
D (927) MSPI DQS: set to best phase: 0[0m
V (928) MSPI Timing: config_idx: 13, good[0m
D (928) MSPI DQS: set to best phase: 0[0m
V (928) MSPI Timing: config_idx: 13, good[0m
D (928) MSPI DQS: set to best phase: 0[0m
V (929) MSPI Timing: config_idx: 13, good[0m
D (929) MSPI DQS: set to best phase: 0[0m
V (929) MSPI Timing: config_idx: 13, good[0m
D (929) MSPI DQS: set to best phase: 0[0m
V (930) MSPI Timing: config_idx: 13, good[0m
D (930) MSPI DQS: set to best phase: 0[0m
V (930) MSPI Timing: config_idx: 13, good[0m
D (930) MSPI DQS: set to best phase: 0[0m
V (931) MSPI Timing: config_idx: 13, good[0m
D (931) MSPI DQS: set to best phase: 0[0m
V (931) MSPI Timing: config_idx: 13, good[0m
D (931) MSPI DQS: set to best phase: 0[0m
V (932) MSPI Timing: config_idx: 13, good[0m
D (932) MSPI DQS: set to best phase: 0[0m
V (932) MSPI Timing: config_idx: 13, good[0m
D (932) MSPI DQS: set to best phase: 0[0m
V (933) MSPI Timing: config_idx: 13, good[0m
D (933) MSPI DQS: set to best phase: 0[0m
V (933) MSPI Timing: config_idx: 13, good[0m
D (933) MSPI DQS: set to best phase: 0[0m
V (934) MSPI Timing: config_idx: 13, good[0m
D (934) MSPI DQS: set to best phase: 0[0m
V (934) MSPI Timing: config_idx: 13, good[0m
D (934) MSPI DQS: set to best phase: 0[0m
V (935) MSPI Timing: config_idx: 13, good[0m
D (935) MSPI DQS: set to best phase: 0[0m
V (935) MSPI Timing: config_idx: 13, good[0m
D (935) MSPI DQS: set to best phase: 0[0m
V (936) MSPI Timing: config_idx: 13, good[0m
D (936) MSPI DQS: set to best phase: 0[0m
V (936) MSPI Timing: config_idx: 13, good[0m
D (936) MSPI DQS: set to best phase: 0[0m
V (937) MSPI Timing: config_idx: 13, good[0m
D (937) MSPI DQS: set to best phase: 0[0m
V (937) MSPI Timing: config_idx: 13, good[0m
D (937) MSPI DQS: set to best phase: 0[0m
V (938) MSPI Timing: config_idx: 13, good[0m
D (938) MSPI DQS: set to best phase: 0[0m
V (938) MSPI Timing: config_idx: 13, good[0m
D (939) MSPI DQS: set to best phase: 0[0m
V (939) MSPI Timing: config_idx: 13, good[0m
D (939) MSPI DQS: set to best phase: 0[0m
V (939) MSPI Timing: config_idx: 13, good[0m
D (939) MSPI DQS: set to best phase: 0[0m
V (940) MSPI Timing: config_idx: 13, good[0m
D (940) MSPI DQS: set to best phase: 0[0m
V (940) MSPI Timing: config_idx: 14, good[0m
D (940) MSPI DQS: set to best phase: 0[0m
V (941) MSPI Timing: config_idx: 14, good[0m
D (941) MSPI DQS: set to best phase: 0[0m
V (941) MSPI Timing: config_idx: 14, good[0m
D (941) MSPI DQS: set to best phase: 0[0m
V (942) MSPI Timing: config_idx: 14, good[0m
D (942) MSPI DQS: set to best phase: 0[0m
V (942) MSPI Timing: config_idx: 14, good[0m
D (942) MSPI DQS: set to best phase: 0[0m
V (943) MSPI Timing: config_idx: 14, good[0m
D (943) MSPI DQS: set to best phase: 0[0m
V (943) MSPI Timing: config_idx: 14, good[0m
D (943) MSPI DQS: set to best phase: 0[0m
V (944) MSPI Timing: config_idx: 14, good[0m
D (944) MSPI DQS: set to best phase: 0[0m
V (944) MSPI Timing: config_idx: 14, good[0m
D (944) MSPI DQS: set to best phase: 0[0m
V (945) MSPI Timing: config_idx: 14, good[0m
D (945) MSPI DQS: set to best phase: 0[0m
V (945) MSPI Timing: config_idx: 14, good[0m
D (945) MSPI DQS: set to best phase: 0[0m
V (946) MSPI Timing: config_idx: 14, good[0m
D (946) MSPI DQS: set to best phase: 0[0m
V (946) MSPI Timing: config_idx: 14, good[0m
D (946) MSPI DQS: set to best phase: 0[0m
V (947) MSPI Timing: config_idx: 14, good[0m
D (947) MSPI DQS: set to best phase: 0[0m
V (947) MSPI Timing: config_idx: 14, good[0m
D (948) MSPI DQS: set to best phase: 0[0m
V (948) MSPI Timing: config_idx: 14, good[0m
D (948) MSPI DQS: set to best phase: 0[0m
V (948) MSPI Timing: config_idx: 14, good[0m
D (948) MSPI DQS: set to best phase: 0[0m
V (949) MSPI Timing: config_idx: 14, good[0m
D (949) MSPI DQS: set to best phase: 0[0m
V (949) MSPI Timing: config_idx: 14, good[0m
D (949) MSPI DQS: set to best phase: 0[0m
V (950) MSPI Timing: config_idx: 14, good[0m
D (950) MSPI DQS: set to best phase: 0[0m
V (950) MSPI Timing: config_idx: 14, good[0m
D (950) MSPI DQS: set to best phase: 0[0m
V (951) MSPI Timing: config_idx: 14, good[0m
D (951) MSPI DQS: set to best phase: 0[0m
V (951) MSPI Timing: config_idx: 14, good[0m
D (951) MSPI DQS: set to best phase: 0[0m
V (952) MSPI Timing: config_idx: 14, good[0m
D (952) MSPI DQS: set to best phase: 0[0m
V (952) MSPI Timing: config_idx: 14, good[0m
D (952) MSPI DQS: set to best phase: 0[0m
V (953) MSPI Timing: config_idx: 14, good[0m
D (953) MSPI DQS: set to best phase: 0[0m
V (953) MSPI Timing: config_idx: 14, good[0m
D (953) MSPI DQS: set to best phase: 0[0m
V (954) MSPI Timing: config_idx: 14, good[0m
D (954) MSPI DQS: set to best phase: 0[0m
V (954) MSPI Timing: config_idx: 14, good[0m
D (954) MSPI DQS: set to best phase: 0[0m
V (955) MSPI Timing: config_idx: 14, good[0m
D (955) MSPI DQS: set to best phase: 0[0m
V (955) MSPI Timing: config_idx: 14, good[0m
D (955) MSPI DQS: set to best phase: 0[0m
V (956) MSPI Timing: config_idx: 14, good[0m
D (956) MSPI DQS: set to best phase: 0[0m
V (956) MSPI Timing: config_idx: 14, good[0m
D (956) MSPI DQS: set to best phase: 0[0m
V (957) MSPI Timing: config_idx: 14, good[0m
D (957) MSPI DQS: set to best phase: 0[0m
V (957) MSPI Timing: config_idx: 14, good[0m
D (957) MSPI DQS: set to best phase: 0[0m
V (958) MSPI Timing: config_idx: 14, good[0m
D (958) MSPI DQS: set to best phase: 0[0m
V (958) MSPI Timing: config_idx: 14, good[0m
D (958) MSPI DQS: set to best phase: 0[0m
V (959) MSPI Timing: config_idx: 14, good[0m
D (959) MSPI DQS: set to best phase: 0[0m
V (959) MSPI Timing: config_idx: 14, good[0m
D (959) MSPI DQS: set to best phase: 0[0m
V (960) MSPI Timing: config_idx: 14, good[0m
D (960) MSPI DQS: set to best phase: 0[0m
V (960) MSPI Timing: config_idx: 14, good[0m
D (960) MSPI DQS: set to best phase: 0[0m
V (961) MSPI Timing: config_idx: 14, good[0m
D (961) MSPI DQS: set to best phase: 0[0m
V (961) MSPI Timing: config_idx: 14, good[0m
D (961) MSPI DQS: set to best phase: 0[0m
V (962) MSPI Timing: config_idx: 14, good[0m
D (962) MSPI DQS: set to best phase: 0[0m
V (962) MSPI Timing: config_idx: 14, good[0m
D (962) MSPI DQS: set to best phase: 0[0m
V (963) MSPI Timing: config_idx: 14, good[0m
D (963) MSPI DQS: set to best phase: 0[0m
V (963) MSPI Timing: config_idx: 14, good[0m
D (963) MSPI DQS: set to best phase: 0[0m
V (964) MSPI Timing: config_idx: 14, good[0m
D (964) MSPI DQS: set to best phase: 0[0m
V (964) MSPI Timing: config_idx: 14, good[0m
D (964) MSPI DQS: set to best phase: 0[0m
V (965) MSPI Timing: config_idx: 14, good[0m
D (965) MSPI DQS: set to best phase: 0[0m
V (965) MSPI Timing: config_idx: 14, good[0m
D (965) MSPI DQS: set to best phase: 0[0m
V (966) MSPI Timing: config_idx: 14, good[0m
D (966) MSPI DQS: set to best phase: 0[0m
V (966) MSPI Timing: config_idx: 14, good[0m
D (966) MSPI DQS: set to best phase: 0[0m
V (967) MSPI Timing: config_idx: 14, good[0m
D (967) MSPI DQS: set to best phase: 0[0m
V (967) MSPI Timing: config_idx: 14, good[0m
D (967) MSPI DQS: set to best phase: 0[0m
V (968) MSPI Timing: config_idx: 14, good[0m
D (968) MSPI DQS: set to best phase: 0[0m
V (968) MSPI Timing: config_idx: 14, good[0m
D (968) MSPI DQS: set to best phase: 0[0m
V (969) MSPI Timing: config_idx: 14, good[0m
D (969) MSPI DQS: set to best phase: 0[0m
V (969) MSPI Timing: config_idx: 14, good[0m
D (969) MSPI DQS: set to best phase: 0[0m
V (970) MSPI Timing: config_idx: 14, good[0m
D (970) MSPI DQS: set to best phase: 0[0m
V (970) MSPI Timing: config_idx: 14, good[0m
D (970) MSPI DQS: set to best phase: 0[0m
V (971) MSPI Timing: config_idx: 14, good[0m
D (971) MSPI DQS: set to best phase: 0[0m
V (971) MSPI Timing: config_idx: 14, good[0m
D (971) MSPI DQS: set to best phase: 0[0m
V (972) MSPI Timing: config_idx: 14, good[0m
D (972) MSPI DQS: set to best phase: 0[0m
V (972) MSPI Timing: config_idx: 14, good[0m
D (972) MSPI DQS: set to best phase: 0[0m
V (973) MSPI Timing: config_idx: 14, good[0m
D (973) MSPI DQS: set to best phase: 0[0m
V (973) MSPI Timing: config_idx: 14, good[0m
D (973) MSPI DQS: set to best phase: 0[0m
V (974) MSPI Timing: config_idx: 14, good[0m
D (974) MSPI DQS: set to best phase: 0[0m
V (974) MSPI Timing: config_idx: 14, good[0m
D (974) MSPI DQS: set to best phase: 0[0m
V (975) MSPI Timing: config_idx: 14, good[0m
D (975) MSPI DQS: set to best phase: 0[0m
V (975) MSPI Timing: config_idx: 14, good[0m
D (975) MSPI DQS: set to best phase: 0[0m
V (976) MSPI Timing: config_idx: 14, good[0m
D (976) MSPI DQS: set to best phase: 0[0m
V (976) MSPI Timing: config_idx: 14, good[0m
D (977) MSPI DQS: set to best phase: 0[0m
V (977) MSPI Timing: config_idx: 14, good[0m
D (977) MSPI DQS: set to best phase: 0[0m
V (977) MSPI Timing: config_idx: 14, good[0m
D (977) MSPI DQS: set to best phase: 0[0m
V (978) MSPI Timing: config_idx: 14, good[0m
D (978) MSPI DQS: set to best phase: 0[0m
V (978) MSPI Timing: config_idx: 14, good[0m
D (978) MSPI DQS: set to best phase: 0[0m
V (979) MSPI Timing: config_idx: 14, good[0m
D (979) MSPI DQS: set to best phase: 0[0m
V (979) MSPI Timing: config_idx: 14, good[0m
D (979) MSPI DQS: set to best phase: 0[0m
V (980) MSPI Timing: config_idx: 14, good[0m
D (980) MSPI DQS: set to best phase: 0[0m
V (980) MSPI Timing: config_idx: 14, good[0m
D (980) MSPI DQS: set to best phase: 0[0m
V (981) MSPI Timing: config_idx: 14, good[0m
D (981) MSPI DQS: set to best phase: 0[0m
V (981) MSPI Timing: config_idx: 14, good[0m
D (981) MSPI DQS: set to best phase: 0[0m
V (982) MSPI Timing: config_idx: 14, good[0m
D (982) MSPI DQS: set to best phase: 0[0m
V (982) MSPI Timing: config_idx: 14, good[0m
D (982) MSPI DQS: set to best phase: 0[0m
V (983) MSPI Timing: config_idx: 14, good[0m
D (983) MSPI DQS: set to best phase: 0[0m
V (983) MSPI Timing: config_idx: 14, good[0m
D (983) MSPI DQS: set to best phase: 0[0m
V (984) MSPI Timing: config_idx: 14, good[0m
D (984) MSPI DQS: set to best phase: 0[0m
V (984) MSPI Timing: config_idx: 14, good[0m
D (984) MSPI DQS: set to best phase: 0[0m
V (985) MSPI Timing: config_idx: 14, good[0m
D (985) MSPI DQS: set to best phase: 0[0m
V (985) MSPI Timing: config_idx: 14, good[0m
D (985) MSPI DQS: set to best phase: 0[0m
V (986) MSPI Timing: config_idx: 14, good[0m
D (986) MSPI DQS: set to best phase: 0[0m
V (986) MSPI Timing: config_idx: 14, good[0m
D (986) MSPI DQS: set to best phase: 0[0m
V (987) MSPI Timing: config_idx: 14, good[0m
D (987) MSPI DQS: set to best phase: 0[0m
V (987) MSPI Timing: config_idx: 14, good[0m
D (987) MSPI DQS: set to best phase: 0[0m
V (988) MSPI Timing: config_idx: 14, good[0m
D (988) MSPI DQS: set to best phase: 0[0m
V (988) MSPI Timing: config_idx: 14, good[0m
D (988) MSPI DQS: set to best phase: 0[0m
V (989) MSPI Timing: config_idx: 14, good[0m
D (989) MSPI DQS: set to best phase: 0[0m
V (989) MSPI Timing: config_idx: 14, good[0m
D (989) MSPI DQS: set to best phase: 0[0m
V (990) MSPI Timing: config_idx: 14, good[0m
D (990) MSPI DQS: set to best phase: 0[0m
V (990) MSPI Timing: config_idx: 15, good[0m
D (990) MSPI DQS: set to best phase: 0[0m
V (991) MSPI Timing: config_idx: 15, good[0m
D (991) MSPI DQS: set to best phase: 0[0m
V (991) MSPI Timing: config_idx: 15, good[0m
D (991) MSPI DQS: set to best phase: 0[0m
V (992) MSPI Timing: config_idx: 15, good[0m
D (992) MSPI DQS: set to best phase: 0[0m
V (992) MSPI Timing: config_idx: 15, good[0m
D (992) MSPI DQS: set to best phase: 0[0m
V (993) MSPI Timing: config_idx: 15, good[0m
D (993) MSPI DQS: set to best phase: 0[0m
V (993) MSPI Timing: config_idx: 15, good[0m
D (993) MSPI DQS: set to best phase: 0[0m
V (994) MSPI Timing: config_idx: 15, good[0m
D (994) MSPI DQS: set to best phase: 0[0m
V (994) MSPI Timing: config_idx: 15, good[0m
D (994) MSPI DQS: set to best phase: 0[0m
V (995) MSPI Timing: config_idx: 15, good[0m
D (995) MSPI DQS: set to best phase: 0[0m
V (995) MSPI Timing: config_idx: 15, good[0m
D (995) MSPI DQS: set to best phase: 0[0m
V (996) MSPI Timing: config_idx: 15, good[0m
D (996) MSPI DQS: set to best phase: 0[0m
V (996) MSPI Timing: config_idx: 15, good[0m
D (996) MSPI DQS: set to best phase: 0[0m
V (997) MSPI Timing: config_idx: 15, good[0m
D (997) MSPI DQS: set to best phase: 0[0m
V (997) MSPI Timing: config_idx: 15, good[0m
D (997) MSPI DQS: set to best phase: 0[0m
V (998) MSPI Timing: config_idx: 15, good[0m
D (998) MSPI DQS: set to best phase: 0[0m
V (998) MSPI Timing: config_idx: 15, good[0m
D (998) MSPI DQS: set to best phase: 0[0m
V (999) MSPI Timing: config_idx: 15, good[0m
D (999) MSPI DQS: set to best phase: 0[0m
V (999) MSPI Timing: config_idx: 15, good[0m
D (999) MSPI DQS: set to best phase: 0[0m
V (1000) MSPI Timing: config_idx: 15, good[0m
D (1000) MSPI DQS: set to best phase: 0[0m
V (1000) MSPI Timing: config_idx: 15, good[0m
D (1000) MSPI DQS: set to best phase: 0[0m
V (1001) MSPI Timing: config_idx: 15, good[0m
D (1001) MSPI DQS: set to best phase: 0[0m
V (1001) MSPI Timing: config_idx: 15, good[0m
D (1001) MSPI DQS: set to best phase: 0[0m
V (1002) MSPI Timing: config_idx: 15, good[0m
D (1002) MSPI DQS: set to best phase: 0[0m
V (1002) MSPI Timing: config_idx: 15, good[0m
D (1003) MSPI DQS: set to best phase: 0[0m
V (1003) MSPI Timing: config_idx: 15, good[0m
D (1003) MSPI DQS: set to best phase: 0[0m
V (1003) MSPI Timing: config_idx: 15, good[0m
D (1003) MSPI DQS: set to best phase: 0[0m
V (1004) MSPI Timing: config_idx: 15, good[0m
D (1004) MSPI DQS: set to best phase: 0[0m
V (1004) MSPI Timing: config_idx: 15, good[0m
D (1004) MSPI DQS: set to best phase: 0[0m
V (1005) MSPI Timing: config_idx: 15, good[0m
D (1005) MSPI DQS: set to best phase: 0[0m
V (1005) MSPI Timing: config_idx: 15, good[0m
D (1006) MSPI DQS: set to best phase: 0[0m
V (1006) MSPI Timing: config_idx: 15, good[0m
D (1006) MSPI DQS: set to best phase: 0[0m
V (1006) MSPI Timing: config_idx: 15, good[0m
D (1006) MSPI DQS: set to best phase: 0[0m
V (1007) MSPI Timing: config_idx: 15, good[0m
D (1007) MSPI DQS: set to best phase: 0[0m
V (1007) MSPI Timing: config_idx: 15, good[0m
D (1007) MSPI DQS: set to best phase: 0[0m
V (1008) MSPI Timing: config_idx: 15, good[0m
D (1008) MSPI DQS: set to best phase: 0[0m
V (1008) MSPI Timing: config_idx: 15, good[0m
D (1008) MSPI DQS: set to best phase: 0[0m
V (1009) MSPI Timing: config_idx: 15, good[0m
D (1009) MSPI DQS: set to best phase: 0[0m
V (1009) MSPI Timing: config_idx: 15, good[0m
D (1009) MSPI DQS: set to best phase: 0[0m
V (1010) MSPI Timing: config_idx: 15, good[0m
D (1010) MSPI DQS: set to best phase: 0[0m
V (1010) MSPI Timing: config_idx: 15, good[0m
D (1010) MSPI DQS: set to best phase: 0[0m
V (1011) MSPI Timing: config_idx: 15, good[0m
D (1011) MSPI DQS: set to best phase: 0[0m
V (1011) MSPI Timing: config_idx: 15, good[0m
D (1011) MSPI DQS: set to best phase: 0[0m
V (1012) MSPI Timing: config_idx: 15, good[0m
D (1012) MSPI DQS: set to best phase: 0[0m
V (1012) MSPI Timing: config_idx: 15, good[0m
D (1012) MSPI DQS: set to best phase: 0[0m
V (1013) MSPI Timing: config_idx: 15, good[0m
D (1013) MSPI DQS: set to best phase: 0[0m
V (1013) MSPI Timing: config_idx: 15, good[0m
D (1014) MSPI DQS: set to best phase: 0[0m
V (1014) MSPI Timing: config_idx: 15, good[0m
D (1014) MSPI DQS: set to best phase: 0[0m
V (1014) MSPI Timing: config_idx: 15, good[0m
D (1014) MSPI DQS: set to best phase: 0[0m
V (1015) MSPI Timing: config_idx: 15, good[0m
D (1015) MSPI DQS: set to best phase: 0[0m
V (1015) MSPI Timing: config_idx: 15, good[0m
D (1015) MSPI DQS: set to best phase: 0[0m
V (1016) MSPI Timing: config_idx: 15, good[0m
D (1016) MSPI DQS: set to best phase: 0[0m
V (1016) MSPI Timing: config_idx: 15, good[0m
D (1017) MSPI DQS: set to best phase: 0[0m
V (1017) MSPI Timing: config_idx: 15, good[0m
D (1017) MSPI DQS: set to best phase: 0[0m
V (1017) MSPI Timing: config_idx: 15, good[0m
D (1017) MSPI DQS: set to best phase: 0[0m
V (1018) MSPI Timing: config_idx: 15, good[0m
D (1018) MSPI DQS: set to best phase: 0[0m
V (1018) MSPI Timing: config_idx: 15, good[0m
D (1018) MSPI DQS: set to best phase: 0[0m
V (1019) MSPI Timing: config_idx: 15, good[0m
D (1019) MSPI DQS: set to best phase: 0[0m
V (1019) MSPI Timing: config_idx: 15, good[0m
D (1019) MSPI DQS: set to best phase: 0[0m
V (1020) MSPI Timing: config_idx: 15, good[0m
D (1020) MSPI DQS: set to best phase: 0[0m
V (1020) MSPI Timing: config_idx: 15, good[0m
D (1020) MSPI DQS: set to best phase: 0[0m
V (1021) MSPI Timing: config_idx: 15, good[0m
D (1021) MSPI DQS: set to best phase: 0[0m
V (1021) MSPI Timing: config_idx: 15, good[0m
D (1022) MSPI DQS: set to best phase: 0[0m
V (1022) MSPI Timing: config_idx: 15, good[0m
D (1022) MSPI DQS: set to best phase: 0[0m
V (1022) MSPI Timing: config_idx: 15, good[0m
D (1022) MSPI DQS: set to best phase: 0[0m
V (1023) MSPI Timing: config_idx: 15, good[0m
D (1023) MSPI DQS: set to best phase: 0[0m
V (1023) MSPI Timing: config_idx: 15, good[0m
D (1023) MSPI DQS: set to best phase: 0[0m
V (1024) MSPI Timing: config_idx: 15, good[0m
D (1024) MSPI DQS: set to best phase: 0[0m
V (1024) MSPI Timing: config_idx: 15, good[0m
D (1025) MSPI DQS: set to best phase: 0[0m
V (1025) MSPI Timing: config_idx: 15, good[0m
D (1025) MSPI DQS: set to best phase: 0[0m
V (1025) MSPI Timing: config_idx: 15, good[0m
D (1025) MSPI DQS: set to best phase: 0[0m
V (1026) MSPI Timing: config_idx: 15, good[0m
D (1026) MSPI DQS: set to best phase: 0[0m
V (1026) MSPI Timing: config_idx: 15, good[0m
D (1026) MSPI DQS: set to best phase: 0[0m
V (1027) MSPI Timing: config_idx: 15, good[0m
D (1027) MSPI DQS: set to best phase: 0[0m
V (1027) MSPI Timing: config_idx: 15, good[0m
D (1027) MSPI DQS: set to best phase: 0[0m
V (1028) MSPI Timing: config_idx: 15, good[0m
D (1028) MSPI DQS: set to best phase: 0[0m
V (1028) MSPI Timing: config_idx: 15, good[0m
D (1028) MSPI DQS: set to best phase: 0[0m
V (1029) MSPI Timing: config_idx: 15, good[0m
D (1029) MSPI DQS: set to best phase: 0[0m
V (1029) MSPI Timing: config_idx: 15, good[0m
D (1029) MSPI DQS: set to best phase: 0[0m
V (1030) MSPI Timing: config_idx: 15, good[0m
D (1030) MSPI DQS: set to best phase: 0[0m
V (1030) MSPI Timing: config_idx: 15, good[0m
D (1030) MSPI DQS: set to best phase: 0[0m
V (1031) MSPI Timing: config_idx: 15, good[0m
D (1031) MSPI DQS: set to best phase: 0[0m
V (1031) MSPI Timing: config_idx: 15, good[0m
D (1031) MSPI DQS: set to best phase: 0[0m
V (1032) MSPI Timing: config_idx: 15, good[0m
D (1032) MSPI DQS: set to best phase: 0[0m
V (1032) MSPI Timing: config_idx: 15, good[0m
D (1033) MSPI DQS: set to best phase: 0[0m
V (1033) MSPI Timing: config_idx: 15, good[0m
D (1033) MSPI DQS: set to best phase: 0[0m
V (1033) MSPI Timing: config_idx: 15, good[0m
D (1033) MSPI DQS: set to best phase: 0[0m
V (1034) MSPI Timing: config_idx: 15, good[0m
D (1034) MSPI DQS: set to best phase: 0[0m
V (1034) MSPI Timing: config_idx: 15, good[0m
D (1034) MSPI DQS: set to best phase: 0[0m
V (1035) MSPI Timing: config_idx: 15, good[0m
D (1035) MSPI DQS: set to best phase: 0[0m
V (1035) MSPI Timing: config_idx: 15, good[0m
D (1035) MSPI DQS: set to best phase: 0[0m
V (1036) MSPI Timing: config_idx: 15, good[0m
D (1036) MSPI DQS: set to best phase: 0[0m
V (1036) MSPI Timing: config_idx: 15, good[0m
D (1036) MSPI DQS: set to best phase: 0[0m
V (1037) MSPI Timing: config_idx: 15, good[0m
D (1037) MSPI DQS: set to best phase: 0[0m
V (1037) MSPI Timing: config_idx: 15, good[0m
D (1037) MSPI DQS: set to best phase: 0[0m
V (1038) MSPI Timing: config_idx: 15, good[0m
D (1038) MSPI DQS: set to best phase: 0[0m
V (1038) MSPI Timing: config_idx: 15, good[0m
D (1038) MSPI DQS: set to best phase: 0[0m
V (1039) MSPI Timing: config_idx: 15, good[0m
D (1039) MSPI DQS: set to best phase: 0[0m
V (1039) MSPI Timing: config_idx: 15, good[0m
D (1039) MSPI DQS: set to best phase: 0[0m
V (1040) MSPI Timing: config_idx: 15, good[0m
D (1040) MSPI DQS: set to best phase: 0[0m
V (1040) MSPI Timing: config_idx: 16, good[0m
D (1041) MSPI DQS: set to best phase: 0[0m
V (1041) MSPI Timing: config_idx: 16, good[0m
D (1041) MSPI DQS: set to best phase: 0[0m
V (1041) MSPI Timing: config_idx: 16, good[0m
D (1041) MSPI DQS: set to best phase: 0[0m
V (1042) MSPI Timing: config_idx: 16, good[0m
D (1042) MSPI DQS: set to best phase: 0[0m
V (1042) MSPI Timing: config_idx: 16, good[0m
D (1042) MSPI DQS: set to best phase: 0[0m
V (1043) MSPI Timing: config_idx: 16, good[0m
D (1043) MSPI DQS: set to best phase: 0[0m
V (1043) MSPI Timing: config_idx: 16, good[0m
D (1044) MSPI DQS: set to best phase: 0[0m
V (1044) MSPI Timing: config_idx: 16, good[0m
D (1044) MSPI DQS: set to best phase: 0[0m
V (1044) MSPI Timing: config_idx: 16, good[0m
D (1044) MSPI DQS: set to best phase: 0[0m
V (1045) MSPI Timing: config_idx: 16, good[0m
D (1045) MSPI DQS: set to best phase: 0[0m
V (1045) MSPI Timing: config_idx: 16, good[0m
D (1045) MSPI DQS: set to best phase: 0[0m
V (1046) MSPI Timing: config_idx: 16, good[0m
D (1046) MSPI DQS: set to best phase: 0[0m
V (1046) MSPI Timing: config_idx: 16, good[0m
D (1046) MSPI DQS: set to best phase: 0[0m
V (1047) MSPI Timing: config_idx: 16, good[0m
D (1047) MSPI DQS: set to best phase: 0[0m
V (1047) MSPI Timing: config_idx: 16, good[0m
D (1047) MSPI DQS: set to best phase: 0[0m
V (1048) MSPI Timing: config_idx: 16, good[0m
D (1048) MSPI DQS: set to best phase: 0[0m
V (1048) MSPI Timing: config_idx: 16, good[0m
D (1048) MSPI DQS: set to best phase: 0[0m
V (1049) MSPI Timing: config_idx: 16, good[0m
D (1049) MSPI DQS: set to best phase: 0[0m
V (1049) MSPI Timing: config_idx: 16, good[0m
D (1049) MSPI DQS: set to best phase: 0[0m
V (1050) MSPI Timing: config_idx: 16, good[0m
D (1050) MSPI DQS: set to best phase: 0[0m
V (1050) MSPI Timing: config_idx: 16, good[0m
D (1050) MSPI DQS: set to best phase: 0[0m
V (1051) MSPI Timing: config_idx: 16, good[0m
D (1051) MSPI DQS: set to best phase: 0[0m
V (1051) MSPI Timing: config_idx: 16, good[0m
D (1052) MSPI DQS: set to best phase: 0[0m
V (1052) MSPI Timing: config_idx: 16, good[0m
D (1052) MSPI DQS: set to best phase: 0[0m
V (1052) MSPI Timing: config_idx: 16, good[0m
D (1052) MSPI DQS: set to best phase: 0[0m
V (1053) MSPI Timing: config_idx: 16, good[0m
D (1053) MSPI DQS: set to best phase: 0[0m
V (1053) MSPI Timing: config_idx: 16, good[0m
D (1053) MSPI DQS: set to best phase: 0[0m
V (1054) MSPI Timing: config_idx: 16, good[0m
D (1054) MSPI DQS: set to best phase: 0[0m
V (1054) MSPI Timing: config_idx: 16, good[0m
D (1054) MSPI DQS: set to best phase: 0[0m
V (1055) MSPI Timing: config_idx: 16, good[0m
D (1055) MSPI DQS: set to best phase: 0[0m
V (1055) MSPI Timing: config_idx: 16, good[0m
D (1055) MSPI DQS: set to best phase: 0[0m
V (1056) MSPI Timing: config_idx: 16, good[0m
D (1056) MSPI DQS: set to best phase: 0[0m
V (1056) MSPI Timing: config_idx: 16, good[0m
D (1056) MSPI DQS: set to best phase: 0[0m
V (1057) MSPI Timing: config_idx: 16, good[0m
D (1057) MSPI DQS: set to best phase: 0[0m
V (1057) MSPI Timing: config_idx: 16, good[0m
D (1057) MSPI DQS: set to best phase: 0[0m
V (1058) MSPI Timing: config_idx: 16, good[0m
D (1058) MSPI DQS: set to best phase: 0[0m
V (1058) MSPI Timing: config_idx: 16, good[0m
D (1058) MSPI DQS: set to best phase: 0[0m
V (1059) MSPI Timing: config_idx: 16, good[0m
D (1059) MSPI DQS: set to best phase: 0[0m
V (1059) MSPI Timing: config_idx: 16, good[0m
D (1060) MSPI DQS: set to best phase: 0[0m
V (1060) MSPI Timing: config_idx: 16, good[0m
D (1060) MSPI DQS: set to best phase: 0[0m
V (1060) MSPI Timing: config_idx: 16, good[0m
D (1060) MSPI DQS: set to best phase: 0[0m
V (1061) MSPI Timing: config_idx: 16, good[0m
D (1061) MSPI DQS: set to best phase: 0[0m
V (1061) MSPI Timing: config_idx: 16, good[0m
D (1061) MSPI DQS: set to best phase: 0[0m
V (1062) MSPI Timing: config_idx: 16, good[0m
D (1062) MSPI DQS: set to best phase: 0[0m
V (1062) MSPI Timing: config_idx: 16, good[0m
D (1063) MSPI DQS: set to best phase: 0[0m
V (1063) MSPI Timing: config_idx: 16, good[0m
D (1063) MSPI DQS: set to best phase: 0[0m
V (1063) MSPI Timing: config_idx: 16, good[0m
D (1063) MSPI DQS: set to best phase: 0[0m
V (1064) MSPI Timing: config_idx: 16, good[0m
D (1064) MSPI DQS: set to best phase: 0[0m
V (1064) MSPI Timing: config_idx: 16, good[0m
D (1064) MSPI DQS: set to best phase: 0[0m
V (1065) MSPI Timing: config_idx: 16, good[0m
D (1065) MSPI DQS: set to best phase: 0[0m
V (1065) MSPI Timing: config_idx: 16, good[0m
D (1065) MSPI DQS: set to best phase: 0[0m
V (1066) MSPI Timing: config_idx: 16, good[0m
D (1066) MSPI DQS: set to best phase: 0[0m
V (1066) MSPI Timing: config_idx: 16, good[0m
D (1066) MSPI DQS: set to best phase: 0[0m
V (1067) MSPI Timing: config_idx: 16, good[0m
D (1067) MSPI DQS: set to best phase: 0[0m
V (1067) MSPI Timing: config_idx: 16, good[0m
D (1068) MSPI DQS: set to best phase: 0[0m
V (1068) MSPI Timing: config_idx: 16, good[0m
D (1068) MSPI DQS: set to best phase: 0[0m
V (1068) MSPI Timing: config_idx: 16, good[0m
D (1068) MSPI DQS: set to best phase: 0[0m
V (1069) MSPI Timing: config_idx: 16, good[0m
D (1069) MSPI DQS: set to best phase: 0[0m
V (1069) MSPI Timing: config_idx: 16, good[0m
D (1069) MSPI DQS: set to best phase: 0[0m
V (1070) MSPI Timing: config_idx: 16, good[0m
D (1070) MSPI DQS: set to best phase: 0[0m
V (1070) MSPI Timing: config_idx: 16, good[0m
D (1071) MSPI DQS: set to best phase: 0[0m
V (1071) MSPI Timing: config_idx: 16, good[0m
D (1071) MSPI DQS: set to best phase: 0[0m
V (1071) MSPI Timing: config_idx: 16, good[0m
D (1071) MSPI DQS: set to best phase: 0[0m
V (1072) MSPI Timing: config_idx: 16, good[0m
D (1072) MSPI DQS: set to best phase: 0[0m
V (1072) MSPI Timing: config_idx: 16, good[0m
D (1072) MSPI DQS: set to best phase: 0[0m
V (1073) MSPI Timing: config_idx: 16, good[0m
D (1073) MSPI DQS: set to best phase: 0[0m
V (1073) MSPI Timing: config_idx: 16, good[0m
D (1073) MSPI DQS: set to best phase: 0[0m
V (1074) MSPI Timing: config_idx: 16, good[0m
D (1074) MSPI DQS: set to best phase: 0[0m
V (1074) MSPI Timing: config_idx: 16, good[0m
D (1074) MSPI DQS: set to best phase: 0[0m
V (1075) MSPI Timing: config_idx: 16, good[0m
D (1075) MSPI DQS: set to best phase: 0[0m
V (1075) MSPI Timing: config_idx: 16, good[0m
D (1075) MSPI DQS: set to best phase: 0[0m
V (1076) MSPI Timing: config_idx: 16, good[0m
D (1076) MSPI DQS: set to best phase: 0[0m
V (1076) MSPI Timing: config_idx: 16, good[0m
D (1076) MSPI DQS: set to best phase: 0[0m
V (1077) MSPI Timing: config_idx: 16, good[0m
D (1077) MSPI DQS: set to best phase: 0[0m
V (1077) MSPI Timing: config_idx: 16, good[0m
D (1077) MSPI DQS: set to best phase: 0[0m
V (1078) MSPI Timing: config_idx: 16, good[0m
D (1078) MSPI DQS: set to best phase: 0[0m
V (1078) MSPI Timing: config_idx: 16, good[0m
D (1079) MSPI DQS: set to best phase: 0[0m
V (1079) MSPI Timing: config_idx: 16, good[0m
D (1079) MSPI DQS: set to best phase: 0[0m
V (1079) MSPI Timing: config_idx: 16, good[0m
D (1079) MSPI DQS: set to best phase: 0[0m
V (1080) MSPI Timing: config_idx: 16, good[0m
D (1080) MSPI DQS: set to best phase: 0[0m
V (1080) MSPI Timing: config_idx: 16, good[0m
D (1080) MSPI DQS: set to best phase: 0[0m
V (1081) MSPI Timing: config_idx: 16, good[0m
D (1081) MSPI DQS: set to best phase: 0[0m
V (1081) MSPI Timing: config_idx: 16, good[0m
D (1082) MSPI DQS: set to best phase: 0[0m
V (1082) MSPI Timing: config_idx: 16, good[0m
D (1082) MSPI DQS: set to best phase: 0[0m
V (1082) MSPI Timing: config_idx: 16, good[0m
D (1082) MSPI DQS: set to best phase: 0[0m
V (1083) MSPI Timing: config_idx: 16, good[0m
D (1083) MSPI DQS: set to best phase: 0[0m
V (1083) MSPI Timing: config_idx: 16, good[0m
D (1083) MSPI DQS: set to best phase: 0[0m
V (1084) MSPI Timing: config_idx: 16, good[0m
D (1084) MSPI DQS: set to best phase: 0[0m
V (1084) MSPI Timing: config_idx: 16, good[0m
D (1084) MSPI DQS: set to best phase: 0[0m
V (1085) MSPI Timing: config_idx: 16, good[0m
D (1085) MSPI DQS: set to best phase: 0[0m
V (1085) MSPI Timing: config_idx: 16, good[0m
D (1085) MSPI DQS: set to best phase: 0[0m
V (1086) MSPI Timing: config_idx: 16, good[0m
D (1086) MSPI DQS: set to best phase: 0[0m
V (1086) MSPI Timing: config_idx: 16, good[0m
D (1087) MSPI DQS: set to best phase: 0[0m
V (1087) MSPI Timing: config_idx: 16, good[0m
D (1087) MSPI DQS: set to best phase: 0[0m
V (1087) MSPI Timing: config_idx: 16, good[0m
D (1087) MSPI DQS: set to best phase: 0[0m
V (1088) MSPI Timing: config_idx: 16, good[0m
D (1088) MSPI DQS: set to best phase: 0[0m
V (1088) MSPI Timing: config_idx: 16, good[0m
D (1088) MSPI DQS: set to best phase: 0[0m
V (1089) MSPI Timing: config_idx: 16, good[0m
D (1089) MSPI DQS: set to best phase: 0[0m
V (1089) MSPI Timing: config_idx: 16, good[0m
D (1090) MSPI DQS: set to best phase: 0[0m
V (1090) MSPI Timing: config_idx: 16, good[0m
D (1090) MSPI DQS: set to best phase: 0[0m
V (1090) MSPI Timing: config_idx: 17, good[0m
D (1090) MSPI DQS: set to best phase: 0[0m
V (1091) MSPI Timing: config_idx: 17, good[0m
D (1091) MSPI DQS: set to best phase: 0[0m
V (1091) MSPI Timing: config_idx: 17, good[0m
D (1091) MSPI DQS: set to best phase: 0[0m
V (1092) MSPI Timing: config_idx: 17, good[0m
D (1092) MSPI DQS: set to best phase: 0[0m
V (1092) MSPI Timing: config_idx: 17, good[0m
D (1092) MSPI DQS: set to best phase: 0[0m
V (1093) MSPI Timing: config_idx: 17, good[0m
D (1093) MSPI DQS: set to best phase: 0[0m
V (1093) MSPI Timing: config_idx: 17, good[0m
D (1093) MSPI DQS: set to best phase: 0[0m
V (1094) MSPI Timing: config_idx: 17, good[0m
D (1094) MSPI DQS: set to best phase: 0[0m
V (1094) MSPI Timing: config_idx: 17, good[0m
D (1094) MSPI DQS: set to best phase: 0[0m
V (1095) MSPI Timing: config_idx: 17, good[0m
D (1095) MSPI DQS: set to best phase: 0[0m
V (1095) MSPI Timing: config_idx: 17, good[0m
D (1095) MSPI DQS: set to best phase: 0[0m
V (1096) MSPI Timing: config_idx: 17, good[0m
D (1096) MSPI DQS: set to best phase: 0[0m
V (1096) MSPI Timing: config_idx: 17, good[0m
D (1096) MSPI DQS: set to best phase: 0[0m
V (1097) MSPI Timing: config_idx: 17, good[0m
D (1097) MSPI DQS: set to best phase: 0[0m
V (1097) MSPI Timing: config_idx: 17, good[0m
D (1098) MSPI DQS: set to best phase: 0[0m
V (1098) MSPI Timing: config_idx: 17, good[0m
D (1098) MSPI DQS: set to best phase: 0[0m
V (1098) MSPI Timing: config_idx: 17, good[0m
D (1098) MSPI DQS: set to best phase: 0[0m
V (1099) MSPI Timing: config_idx: 17, good[0m
D (1099) MSPI DQS: set to best phase: 0[0m
V (1099) MSPI Timing: config_idx: 17, good[0m
D (1099) MSPI DQS: set to best phase: 0[0m
V (1100) MSPI Timing: config_idx: 17, good[0m
D (1100) MSPI DQS: set to best phase: 0[0m
V (1100) MSPI Timing: config_idx: 17, good[0m
D (1101) MSPI DQS: set to best phase: 0[0m
V (1101) MSPI Timing: config_idx: 17, good[0m
D (1101) MSPI DQS: set to best phase: 0[0m
V (1101) MSPI Timing: config_idx: 17, good[0m
D (1101) MSPI DQS: set to best phase: 0[0m
V (1102) MSPI Timing: config_idx: 17, good[0m
D (1102) MSPI DQS: set to best phase: 0[0m
V (1102) MSPI Timing: config_idx: 17, good[0m
D (1102) MSPI DQS: set to best phase: 0[0m
V (1103) MSPI Timing: config_idx: 17, good[0m
D (1103) MSPI DQS: set to best phase: 0[0m
V (1103) MSPI Timing: config_idx: 17, good[0m
D (1103) MSPI DQS: set to best phase: 0[0m
V (1104) MSPI Timing: config_idx: 17, good[0m
D (1104) MSPI DQS: set to best phase: 0[0m
V (1104) MSPI Timing: config_idx: 17, good[0m
D (1104) MSPI DQS: set to best phase: 0[0m
V (1105) MSPI Timing: config_idx: 17, good[0m
D (1105) MSPI DQS: set to best phase: 0[0m
V (1105) MSPI Timing: config_idx: 17, good[0m
D (1106) MSPI DQS: set to best phase: 0[0m
V (1106) MSPI Timing: config_idx: 17, good[0m
D (1106) MSPI DQS: set to best phase: 0[0m
V (1106) MSPI Timing: config_idx: 17, good[0m
D (1106) MSPI DQS: set to best phase: 0[0m
V (1107) MSPI Timing: config_idx: 17, good[0m
D (1107) MSPI DQS: set to best phase: 0[0m
V (1107) MSPI Timing: config_idx: 17, good[0m
D (1107) MSPI DQS: set to best phase: 0[0m
V (1108) MSPI Timing: config_idx: 17, good[0m
D (1108) MSPI DQS: set to best phase: 0[0m
V (1108) MSPI Timing: config_idx: 17, good[0m
D (1109) MSPI DQS: set to best phase: 0[0m
V (1109) MSPI Timing: config_idx: 17, good[0m
D (1109) MSPI DQS: set to best phase: 0[0m
V (1109) MSPI Timing: config_idx: 17, good[0m
D (1109) MSPI DQS: set to best phase: 0[0m
V (1110) MSPI Timing: config_idx: 17, good[0m
D (1110) MSPI DQS: set to best phase: 0[0m
V (1110) MSPI Timing: config_idx: 17, good[0m
D (1110) MSPI DQS: set to best phase: 0[0m
V (1111) MSPI Timing: config_idx: 17, good[0m
D (1111) MSPI DQS: set to best phase: 0[0m
V (1111) MSPI Timing: config_idx: 17, good[0m
D (1111) MSPI DQS: set to best phase: 0[0m
V (1112) MSPI Timing: config_idx: 17, good[0m
D (1112) MSPI DQS: set to best phase: 0[0m
V (1112) MSPI Timing: config_idx: 17, good[0m
D (1112) MSPI DQS: set to best phase: 0[0m
V (1113) MSPI Timing: config_idx: 17, good[0m
D (1113) MSPI DQS: set to best phase: 0[0m
V (1113) MSPI Timing: config_idx: 17, good[0m
D (1113) MSPI DQS: set to best phase: 0[0m
V (1114) MSPI Timing: config_idx: 17, good[0m
D (1114) MSPI DQS: set to best phase: 0[0m
V (1114) MSPI Timing: config_idx: 17, good[0m
D (1114) MSPI DQS: set to best phase: 0[0m
V (1115) MSPI Timing: config_idx: 17, good[0m
D (1115) MSPI DQS: set to best phase: 0[0m
V (1115) MSPI Timing: config_idx: 17, good[0m
D (1115) MSPI DQS: set to best phase: 0[0m
V (1116) MSPI Timing: config_idx: 17, good[0m
D (1116) MSPI DQS: set to best phase: 0[0m
V (1116) MSPI Timing: config_idx: 17, good[0m
D (1117) MSPI DQS: set to best phase: 0[0m
V (1117) MSPI Timing: config_idx: 17, good[0m
D (1117) MSPI DQS: set to best phase: 0[0m
V (1117) MSPI Timing: config_idx: 17, good[0m
D (1117) MSPI DQS: set to best phase: 0[0m
V (1118) MSPI Timing: config_idx: 17, good[0m
D (1118) MSPI DQS: set to best phase: 0[0m
V (1118) MSPI Timing: config_idx: 17, good[0m
D (1118) MSPI DQS: set to best phase: 0[0m
V (1119) MSPI Timing: config_idx: 17, good[0m
D (1119) MSPI DQS: set to best phase: 0[0m
V (1119) MSPI Timing: config_idx: 17, good[0m
D (1120) MSPI DQS: set to best phase: 0[0m
V (1120) MSPI Timing: config_idx: 17, good[0m
D (1120) MSPI DQS: set to best phase: 0[0m
V (1120) MSPI Timing: config_idx: 17, good[0m
D (1120) MSPI DQS: set to best phase: 0[0m
V (1121) MSPI Timing: config_idx: 17, good[0m
D (1121) MSPI DQS: set to best phase: 0[0m
V (1121) MSPI Timing: config_idx: 17, good[0m
D (1121) MSPI DQS: set to best phase: 0[0m
V (1122) MSPI Timing: config_idx: 17, good[0m
D (1122) MSPI DQS: set to best phase: 0[0m
V (1122) MSPI Timing: config_idx: 17, good[0m
D (1122) MSPI DQS: set to best phase: 0[0m
V (1123) MSPI Timing: config_idx: 17, good[0m
D (1123) MSPI DQS: set to best phase: 0[0m
V (1123) MSPI Timing: config_idx: 17, good[0m
D (1123) MSPI DQS: set to best phase: 0[0m
V (1124) MSPI Timing: config_idx: 17, good[0m
D (1124) MSPI DQS: set to best phase: 0[0m
V (1124) MSPI Timing: config_idx: 17, good[0m
D (1125) MSPI DQS: set to best phase: 0[0m
V (1125) MSPI Timing: config_idx: 17, good[0m
D (1125) MSPI DQS: set to best phase: 0[0m
V (1125) MSPI Timing: config_idx: 17, good[0m
D (1125) MSPI DQS: set to best phase: 0[0m
V (1126) MSPI Timing: config_idx: 17, good[0m
D (1126) MSPI DQS: set to best phase: 0[0m
V (1126) MSPI Timing: config_idx: 17, good[0m
D (1126) MSPI DQS: set to best phase: 0[0m
V (1127) MSPI Timing: config_idx: 17, good[0m
D (1127) MSPI DQS: set to best phase: 0[0m
V (1127) MSPI Timing: config_idx: 17, good[0m
D (1128) MSPI DQS: set to best phase: 0[0m
V (1128) MSPI Timing: config_idx: 17, good[0m
D (1128) MSPI DQS: set to best phase: 0[0m
V (1128) MSPI Timing: config_idx: 17, good[0m
D (1128) MSPI DQS: set to best phase: 0[0m
V (1129) MSPI Timing: config_idx: 17, good[0m
D (1129) MSPI DQS: set to best phase: 0[0m
V (1129) MSPI Timing: config_idx: 17, good[0m
D (1129) MSPI DQS: set to best phase: 0[0m
V (1130) MSPI Timing: config_idx: 17, good[0m
D (1130) MSPI DQS: set to best phase: 0[0m
V (1130) MSPI Timing: config_idx: 17, good[0m
D (1130) MSPI DQS: set to best phase: 0[0m
V (1131) MSPI Timing: config_idx: 17, good[0m
D (1131) MSPI DQS: set to best phase: 0[0m
V (1131) MSPI Timing: config_idx: 17, good[0m
D (1131) MSPI DQS: set to best phase: 0[0m
V (1132) MSPI Timing: config_idx: 17, good[0m
D (1132) MSPI DQS: set to best phase: 0[0m
V (1132) MSPI Timing: config_idx: 17, good[0m
D (1133) MSPI DQS: set to best phase: 0[0m
V (1133) MSPI Timing: config_idx: 17, good[0m
D (1133) MSPI DQS: set to best phase: 0[0m
V (1133) MSPI Timing: config_idx: 17, good[0m
D (1133) MSPI DQS: set to best phase: 0[0m
V (1134) MSPI Timing: config_idx: 17, good[0m
D (1134) MSPI DQS: set to best phase: 0[0m
V (1134) MSPI Timing: config_idx: 17, good[0m
D (1134) MSPI DQS: set to best phase: 0[0m
V (1135) MSPI Timing: config_idx: 17, good[0m
D (1135) MSPI DQS: set to best phase: 0[0m
V (1135) MSPI Timing: config_idx: 17, good[0m
D (1136) MSPI DQS: set to best phase: 0[0m
V (1136) MSPI Timing: config_idx: 17, good[0m
D (1136) MSPI DQS: set to best phase: 0[0m
V (1136) MSPI Timing: config_idx: 17, good[0m
D (1136) MSPI DQS: set to best phase: 0[0m
V (1137) MSPI Timing: config_idx: 17, good[0m
D (1137) MSPI DQS: set to best phase: 0[0m
V (1137) MSPI Timing: config_idx: 17, good[0m
D (1137) MSPI DQS: set to best phase: 0[0m
V (1138) MSPI Timing: config_idx: 17, good[0m
D (1138) MSPI DQS: set to best phase: 0[0m
V (1138) MSPI Timing: config_idx: 17, good[0m
D (1138) MSPI DQS: set to best phase: 0[0m
V (1139) MSPI Timing: config_idx: 17, good[0m
D (1139) MSPI DQS: set to best phase: 0[0m
V (1139) MSPI Timing: config_idx: 17, good[0m
D (1139) MSPI DQS: set to best phase: 0[0m
V (1140) MSPI Timing: config_idx: 17, good[0m
D (1140) MSPI DQS: set to best phase: 0[0m
V (1140) MSPI Timing: config_idx: 18, good[0m
D (1140) MSPI DQS: set to best phase: 0[0m
V (1141) MSPI Timing: config_idx: 18, good[0m
D (1141) MSPI DQS: set to best phase: 0[0m
V (1141) MSPI Timing: config_idx: 18, good[0m
D (1141) MSPI DQS: set to best phase: 0[0m
V (1142) MSPI Timing: config_idx: 18, good[0m
D (1142) MSPI DQS: set to best phase: 0[0m
V (1142) MSPI Timing: config_idx: 18, good[0m
D (1142) MSPI DQS: set to best phase: 0[0m
V (1143) MSPI Timing: config_idx: 18, good[0m
D (1143) MSPI DQS: set to best phase: 0[0m
V (1143) MSPI Timing: config_idx: 18, good[0m
D (1144) MSPI DQS: set to best phase: 0[0m
V (1144) MSPI Timing: config_idx: 18, good[0m
D (1144) MSPI DQS: set to best phase: 0[0m
V (1144) MSPI Timing: config_idx: 18, good[0m
D (1144) MSPI DQS: set to best phase: 0[0m
V (1145) MSPI Timing: config_idx: 18, good[0m
D (1145) MSPI DQS: set to best phase: 0[0m
V (1145) MSPI Timing: config_idx: 18, good[0m
D (1145) MSPI DQS: set to best phase: 0[0m
V (1146) MSPI Timing: config_idx: 18, good[0m
D (1146) MSPI DQS: set to best phase: 0[0m
V (1146) MSPI Timing: config_idx: 18, good[0m
D (1147) MSPI DQS: set to best phase: 0[0m
V (1147) MSPI Timing: config_idx: 18, good[0m
D (1147) MSPI DQS: set to best phase: 0[0m
V (1147) MSPI Timing: config_idx: 18, good[0m
D (1147) MSPI DQS: set to best phase: 0[0m
V (1148) MSPI Timing: config_idx: 18, good[0m
D (1148) MSPI DQS: set to best phase: 0[0m
V (1148) MSPI Timing: config_idx: 18, good[0m
D (1148) MSPI DQS: set to best phase: 0[0m
V (1149) MSPI Timing: config_idx: 18, good[0m
D (1149) MSPI DQS: set to best phase: 0[0m
V (1149) MSPI Timing: config_idx: 18, good[0m
D (1149) MSPI DQS: set to best phase: 0[0m
V (1150) MSPI Timing: config_idx: 18, good[0m
D (1150) MSPI DQS: set to best phase: 0[0m
V (1150) MSPI Timing: config_idx: 18, good[0m
D (1150) MSPI DQS: set to best phase: 0[0m
V (1151) MSPI Timing: config_idx: 18, good[0m
D (1151) MSPI DQS: set to best phase: 0[0m
V (1151) MSPI Timing: config_idx: 18, good[0m
D (1152) MSPI DQS: set to best phase: 0[0m
V (1152) MSPI Timing: config_idx: 18, good[0m
D (1152) MSPI DQS: set to best phase: 0[0m
V (1152) MSPI Timing: config_idx: 18, good[0m
D (1152) MSPI DQS: set to best phase: 0[0m
V (1153) MSPI Timing: config_idx: 18, good[0m
D (1153) MSPI DQS: set to best phase: 0[0m
V (1153) MSPI Timing: config_idx: 18, good[0m
D (1153) MSPI DQS: set to best phase: 0[0m
V (1154) MSPI Timing: config_idx: 18, good[0m
D (1154) MSPI DQS: set to best phase: 0[0m
V (1154) MSPI Timing: config_idx: 18, good[0m
D (1155) MSPI DQS: set to best phase: 0[0m
V (1155) MSPI Timing: config_idx: 18, good[0m
D (1155) MSPI DQS: set to best phase: 0[0m
V (1155) MSPI Timing: config_idx: 18, good[0m
D (1155) MSPI DQS: set to best phase: 0[0m
V (1156) MSPI Timing: config_idx: 18, good[0m
D (1156) MSPI DQS: set to best phase: 0[0m
V (1156) MSPI Timing: config_idx: 18, good[0m
D (1156) MSPI DQS: set to best phase: 0[0m
V (1157) MSPI Timing: config_idx: 18, good[0m
D (1157) MSPI DQS: set to best phase: 0[0m
V (1157) MSPI Timing: config_idx: 18, good[0m
D (1157) MSPI DQS: set to best phase: 0[0m
V (1158) MSPI Timing: config_idx: 18, good[0m
D (1158) MSPI DQS: set to best phase: 0[0m
V (1158) MSPI Timing: config_idx: 18, good[0m
D (1158) MSPI DQS: set to best phase: 0[0m
V (1159) MSPI Timing: config_idx: 18, good[0m
D (1159) MSPI DQS: set to best phase: 0[0m
V (1159) MSPI Timing: config_idx: 18, good[0m
D (1159) MSPI DQS: set to best phase: 0[0m
V (1160) MSPI Timing: config_idx: 18, good[0m
D (1160) MSPI DQS: set to best phase: 0[0m
V (1160) MSPI Timing: config_idx: 18, good[0m
D (1160) MSPI DQS: set to best phase: 0[0m
V (1161) MSPI Timing: config_idx: 18, good[0m
D (1161) MSPI DQS: set to best phase: 0[0m
V (1161) MSPI Timing: config_idx: 18, good[0m
D (1161) MSPI DQS: set to best phase: 0[0m
V (1162) MSPI Timing: config_idx: 18, good[0m
D (1162) MSPI DQS: set to best phase: 0[0m
V (1162) MSPI Timing: config_idx: 18, good[0m
D (1163) MSPI DQS: set to best phase: 0[0m
V (1163) MSPI Timing: config_idx: 18, good[0m
D (1163) MSPI DQS: set to best phase: 0[0m
V (1163) MSPI Timing: config_idx: 18, good[0m
D (1163) MSPI DQS: set to best phase: 0[0m
V (1164) MSPI Timing: config_idx: 18, good[0m
D (1164) MSPI DQS: set to best phase: 0[0m
V (1164) MSPI Timing: config_idx: 18, good[0m
D (1164) MSPI DQS: set to best phase: 0[0m
V (1165) MSPI Timing: config_idx: 18, good[0m
D (1165) MSPI DQS: set to best phase: 0[0m
V (1165) MSPI Timing: config_idx: 18, good[0m
D (1166) MSPI DQS: set to best phase: 0[0m
V (1166) MSPI Timing: config_idx: 18, good[0m
D (1166) MSPI DQS: set to best phase: 0[0m
V (1166) MSPI Timing: config_idx: 18, good[0m
D (1166) MSPI DQS: set to best phase: 0[0m
V (1167) MSPI Timing: config_idx: 18, good[0m
D (1167) MSPI DQS: set to best phase: 0[0m
V (1167) MSPI Timing: config_idx: 18, good[0m
D (1167) MSPI DQS: set to best phase: 0[0m
V (1168) MSPI Timing: config_idx: 18, good[0m
D (1168) MSPI DQS: set to best phase: 0[0m
V (1168) MSPI Timing: config_idx: 18, good[0m
D (1168) MSPI DQS: set to best phase: 0[0m
V (1169) MSPI Timing: config_idx: 18, good[0m
D (1169) MSPI DQS: set to best phase: 0[0m
V (1169) MSPI Timing: config_idx: 18, good[0m
D (1169) MSPI DQS: set to best phase: 0[0m
V (1170) MSPI Timing: config_idx: 18, good[0m
D (1170) MSPI DQS: set to best phase: 0[0m
V (1170) MSPI Timing: config_idx: 18, good[0m
D (1171) MSPI DQS: set to best phase: 0[0m
V (1171) MSPI Timing: config_idx: 18, good[0m
D (1171) MSPI DQS: set to best phase: 0[0m
V (1171) MSPI Timing: config_idx: 18, good[0m
D (1171) MSPI DQS: set to best phase: 0[0m
V (1172) MSPI Timing: config_idx: 18, good[0m
D (1172) MSPI DQS: set to best phase: 0[0m
V (1172) MSPI Timing: config_idx: 18, good[0m
D (1172) MSPI DQS: set to best phase: 0[0m
V (1173) MSPI Timing: config_idx: 18, good[0m
D (1173) MSPI DQS: set to best phase: 0[0m
V (1173) MSPI Timing: config_idx: 18, good[0m
D (1174) MSPI DQS: set to best phase: 0[0m
V (1174) MSPI Timing: config_idx: 18, good[0m
D (1174) MSPI DQS: set to best phase: 0[0m
V (1174) MSPI Timing: config_idx: 18, good[0m
D (1174) MSPI DQS: set to best phase: 0[0m
V (1175) MSPI Timing: config_idx: 18, good[0m
D (1175) MSPI DQS: set to best phase: 0[0m
V (1175) MSPI Timing: config_idx: 18, good[0m
D (1175) MSPI DQS: set to best phase: 0[0m
V (1176) MSPI Timing: config_idx: 18, good[0m
D (1176) MSPI DQS: set to best phase: 0[0m
V (1176) MSPI Timing: config_idx: 18, good[0m
D (1176) MSPI DQS: set to best phase: 0[0m
V (1177) MSPI Timing: config_idx: 18, good[0m
D (1177) MSPI DQS: set to best phase: 0[0m
V (1177) MSPI Timing: config_idx: 18, good[0m
D (1177) MSPI DQS: set to best phase: 0[0m
V (1178) MSPI Timing: config_idx: 18, good[0m
D (1178) MSPI DQS: set to best phase: 0[0m
V (1178) MSPI Timing: config_idx: 18, good[0m
D (1178) MSPI DQS: set to best phase: 0[0m
V (1179) MSPI Timing: config_idx: 18, good[0m
D (1179) MSPI DQS: set to best phase: 0[0m
V (1179) MSPI Timing: config_idx: 18, good[0m
D (1179) MSPI DQS: set to best phase: 0[0m
V (1180) MSPI Timing: config_idx: 18, good[0m
D (1180) MSPI DQS: set to best phase: 0[0m
V (1180) MSPI Timing: config_idx: 18, good[0m
D (1180) MSPI DQS: set to best phase: 0[0m
V (1181) MSPI Timing: config_idx: 18, good[0m
D (1181) MSPI DQS: set to best phase: 0[0m
V (1181) MSPI Timing: config_idx: 18, good[0m
D (1182) MSPI DQS: set to best phase: 0[0m
V (1182) MSPI Timing: config_idx: 18, good[0m
D (1182) MSPI DQS: set to best phase: 0[0m
V (1182) MSPI Timing: config_idx: 18, good[0m
D (1182) MSPI DQS: set to best phase: 0[0m
V (1183) MSPI Timing: config_idx: 18, good[0m
D (1183) MSPI DQS: set to best phase: 0[0m
V (1183) MSPI Timing: config_idx: 18, good[0m
D (1183) MSPI DQS: set to best phase: 0[0m
V (1184) MSPI Timing: config_idx: 18, good[0m
D (1184) MSPI DQS: set to best phase: 0[0m
V (1184) MSPI Timing: config_idx: 18, good[0m
D (1185) MSPI DQS: set to best phase: 0[0m
V (1185) MSPI Timing: config_idx: 18, good[0m
D (1185) MSPI DQS: set to best phase: 0[0m
V (1185) MSPI Timing: config_idx: 18, good[0m
D (1185) MSPI DQS: set to best phase: 0[0m
V (1186) MSPI Timing: config_idx: 18, good[0m
D (1186) MSPI DQS: set to best phase: 0[0m
V (1186) MSPI Timing: config_idx: 18, good[0m
D (1186) MSPI DQS: set to best phase: 0[0m
V (1187) MSPI Timing: config_idx: 18, good[0m
D (1187) MSPI DQS: set to best phase: 0[0m
V (1187) MSPI Timing: config_idx: 18, good[0m
D (1187) MSPI DQS: set to best phase: 0[0m
V (1188) MSPI Timing: config_idx: 18, good[0m
D (1188) MSPI DQS: set to best phase: 0[0m
V (1188) MSPI Timing: config_idx: 18, good[0m
D (1188) MSPI DQS: set to best phase: 0[0m
V (1189) MSPI Timing: config_idx: 18, good[0m
D (1189) MSPI DQS: set to best phase: 0[0m
V (1189) MSPI Timing: config_idx: 18, good[0m
D (1190) MSPI DQS: set to best phase: 0[0m
V (1190) MSPI Timing: config_idx: 18, good[0m
D (1190) MSPI DQS: set to best phase: 0[0m
V (1190) MSPI Timing: config_idx: 19, good[0m
D (1190) MSPI DQS: set to best phase: 0[0m
V (1191) MSPI Timing: config_idx: 19, good[0m
D (1191) MSPI DQS: set to best phase: 0[0m
V (1191) MSPI Timing: config_idx: 19, good[0m
D (1191) MSPI DQS: set to best phase: 0[0m
V (1192) MSPI Timing: config_idx: 19, good[0m
D (1192) MSPI DQS: set to best phase: 0[0m
V (1192) MSPI Timing: config_idx: 19, good[0m
D (1193) MSPI DQS: set to best phase: 0[0m
V (1193) MSPI Timing: config_idx: 19, good[0m
D (1193) MSPI DQS: set to best phase: 0[0m
V (1193) MSPI Timing: config_idx: 19, good[0m
D (1193) MSPI DQS: set to best phase: 0[0m
V (1194) MSPI Timing: config_idx: 19, good[0m
D (1194) MSPI DQS: set to best phase: 0[0m
V (1194) MSPI Timing: config_idx: 19, good[0m
D (1194) MSPI DQS: set to best phase: 0[0m
V (1195) MSPI Timing: config_idx: 19, good[0m
D (1195) MSPI DQS: set to best phase: 0[0m
V (1195) MSPI Timing: config_idx: 19, good[0m
D (1195) MSPI DQS: set to best phase: 0[0m
V (1196) MSPI Timing: config_idx: 19, good[0m
D (1196) MSPI DQS: set to best phase: 0[0m
V (1196) MSPI Timing: config_idx: 19, good[0m
D (1196) MSPI DQS: set to best phase: 0[0m
V (1197) MSPI Timing: config_idx: 19, good[0m
D (1197) MSPI DQS: set to best phase: 0[0m
V (1197) MSPI Timing: config_idx: 19, good[0m
D (1197) MSPI DQS: set to best phase: 0[0m
V (1198) MSPI Timing: config_idx: 19, good[0m
D (1198) MSPI DQS: set to best phase: 0[0m
V (1198) MSPI Timing: config_idx: 19, good[0m
D (1198) MSPI DQS: set to best phase: 0[0m
V (1199) MSPI Timing: config_idx: 19, good[0m
D (1199) MSPI DQS: set to best phase: 0[0m
V (1199) MSPI Timing: config_idx: 19, good[0m
D (1199) MSPI DQS: set to best phase: 0[0m
V (1200) MSPI Timing: config_idx: 19, good[0m
D (1200) MSPI DQS: set to best phase: 0[0m
V (1200) MSPI Timing: config_idx: 19, good[0m
D (1201) MSPI DQS: set to best phase: 0[0m
V (1201) MSPI Timing: config_idx: 19, good[0m
D (1201) MSPI DQS: set to best phase: 0[0m
V (1201) MSPI Timing: config_idx: 19, good[0m
D (1201) MSPI DQS: set to best phase: 0[0m
V (1202) MSPI Timing: config_idx: 19, good[0m
D (1202) MSPI DQS: set to best phase: 0[0m
V (1202) MSPI Timing: config_idx: 19, good[0m
D (1202) MSPI DQS: set to best phase: 0[0m
V (1203) MSPI Timing: config_idx: 19, good[0m
D (1203) MSPI DQS: set to best phase: 0[0m
V (1203) MSPI Timing: config_idx: 19, good[0m
D (1204) MSPI DQS: set to best phase: 0[0m
V (1204) MSPI Timing: config_idx: 19, good[0m
D (1204) MSPI DQS: set to best phase: 0[0m
V (1204) MSPI Timing: config_idx: 19, good[0m
D (1204) MSPI DQS: set to best phase: 0[0m
V (1205) MSPI Timing: config_idx: 19, good[0m
D (1205) MSPI DQS: set to best phase: 0[0m
V (1205) MSPI Timing: config_idx: 19, good[0m
D (1205) MSPI DQS: set to best phase: 0[0m
V (1206) MSPI Timing: config_idx: 19, good[0m
D (1206) MSPI DQS: set to best phase: 0[0m
V (1206) MSPI Timing: config_idx: 19, good[0m
D (1206) MSPI DQS: set to best phase: 0[0m
V (1207) MSPI Timing: config_idx: 19, good[0m
D (1207) MSPI DQS: set to best phase: 0[0m
V (1207) MSPI Timing: config_idx: 19, good[0m
D (1207) MSPI DQS: set to best phase: 0[0m
V (1208) MSPI Timing: config_idx: 19, good[0m
D (1208) MSPI DQS: set to best phase: 0[0m
V (1208) MSPI Timing: config_idx: 19, good[0m
D (1209) MSPI DQS: set to best phase: 0[0m
V (1209) MSPI Timing: config_idx: 19, good[0m
D (1209) MSPI DQS: set to best phase: 0[0m
V (1209) MSPI Timing: config_idx: 19, good[0m
D (1209) MSPI DQS: set to best phase: 0[0m
V (1210) MSPI Timing: config_idx: 19, good[0m
D (1210) MSPI DQS: set to best phase: 0[0m
V (1210) MSPI Timing: config_idx: 19, good[0m
D (1210) MSPI DQS: set to best phase: 0[0m
V (1211) MSPI Timing: config_idx: 19, good[0m
D (1211) MSPI DQS: set to best phase: 0[0m
V (1211) MSPI Timing: config_idx: 19, good[0m
D (1212) MSPI DQS: set to best phase: 0[0m
V (1212) MSPI Timing: config_idx: 19, good[0m
D (1212) MSPI DQS: set to best phase: 0[0m
V (1212) MSPI Timing: config_idx: 19, good[0m
D (1212) MSPI DQS: set to best phase: 0[0m
V (1213) MSPI Timing: config_idx: 19, good[0m
D (1213) MSPI DQS: set to best phase: 0[0m
V (1213) MSPI Timing: config_idx: 19, good[0m
D (1213) MSPI DQS: set to best phase: 0[0m
V (1214) MSPI Timing: config_idx: 19, good[0m
D (1214) MSPI DQS: set to best phase: 0[0m
V (1214) MSPI Timing: config_idx: 19, good[0m
D (1214) MSPI DQS: set to best phase: 0[0m
V (1215) MSPI Timing: config_idx: 19, good[0m
D (1215) MSPI DQS: set to best phase: 0[0m
V (1215) MSPI Timing: config_idx: 19, good[0m
D (1215) MSPI DQS: set to best phase: 0[0m
V (1216) MSPI Timing: config_idx: 19, good[0m
D (1216) MSPI DQS: set to best phase: 0[0m
V (1216) MSPI Timing: config_idx: 19, good[0m
D (1217) MSPI DQS: set to best phase: 0[0m
V (1217) MSPI Timing: config_idx: 19, good[0m
D (1217) MSPI DQS: set to best phase: 0[0m
V (1217) MSPI Timing: config_idx: 19, good[0m
D (1217) MSPI DQS: set to best phase: 0[0m
V (1218) MSPI Timing: config_idx: 19, good[0m
D (1218) MSPI DQS: set to best phase: 0[0m
V (1218) MSPI Timing: config_idx: 19, good[0m
D (1218) MSPI DQS: set to best phase: 0[0m
V (1219) MSPI Timing: config_idx: 19, good[0m
D (1219) MSPI DQS: set to best phase: 0[0m
V (1219) MSPI Timing: config_idx: 19, good[0m
D (1220) MSPI DQS: set to best phase: 0[0m
V (1220) MSPI Timing: config_idx: 19, good[0m
D (1220) MSPI DQS: set to best phase: 0[0m
V (1220) MSPI Timing: config_idx: 19, good[0m
D (1220) MSPI DQS: set to best phase: 0[0m
V (1221) MSPI Timing: config_idx: 19, good[0m
D (1221) MSPI DQS: set to best phase: 0[0m
V (1221) MSPI Timing: config_idx: 19, good[0m
D (1221) MSPI DQS: set to best phase: 0[0m
V (1222) MSPI Timing: config_idx: 19, good[0m
D (1222) MSPI DQS: set to best phase: 0[0m
V (1222) MSPI Timing: config_idx: 19, good[0m
D (1222) MSPI DQS: set to best phase: 0[0m
V (1223) MSPI Timing: config_idx: 19, good[0m
D (1223) MSPI DQS: set to best phase: 0[0m
V (1223) MSPI Timing: config_idx: 19, good[0m
D (1223) MSPI DQS: set to best phase: 0[0m
V (1224) MSPI Timing: config_idx: 19, good[0m
D (1224) MSPI DQS: set to best phase: 0[0m
V (1224) MSPI Timing: config_idx: 19, good[0m
D (1224) MSPI DQS: set to best phase: 0[0m
V (1225) MSPI Timing: config_idx: 19, good[0m
D (1225) MSPI DQS: set to best phase: 0[0m
V (1225) MSPI Timing: config_idx: 19, good[0m
D (1225) MSPI DQS: set to best phase: 0[0m
V (1226) MSPI Timing: config_idx: 19, good[0m
D (1226) MSPI DQS: set to best phase: 0[0m
V (1226) MSPI Timing: config_idx: 19, good[0m
D (1226) MSPI DQS: set to best phase: 0[0m
V (1227) MSPI Timing: config_idx: 19, good[0m
D (1227) MSPI DQS: set to best phase: 0[0m
V (1227) MSPI Timing: config_idx: 19, good[0m
D (1228) MSPI DQS: set to best phase: 0[0m
V (1228) MSPI Timing: config_idx: 19, good[0m
D (1228) MSPI DQS: set to best phase: 0[0m
V (1228) MSPI Timing: config_idx: 19, good[0m
D (1228) MSPI DQS: set to best phase: 0[0m
V (1229) MSPI Timing: config_idx: 19, good[0m
D (1229) MSPI DQS: set to best phase: 0[0m
V (1229) MSPI Timing: config_idx: 19, good[0m
D (1229) MSPI DQS: set to best phase: 0[0m
V (1230) MSPI Timing: config_idx: 19, good[0m
D (1230) MSPI DQS: set to best phase: 0[0m
V (1230) MSPI Timing: config_idx: 19, good[0m
D (1231) MSPI DQS: set to best phase: 0[0m
V (1231) MSPI Timing: config_idx: 19, good[0m
D (1231) MSPI DQS: set to best phase: 0[0m
V (1231) MSPI Timing: config_idx: 19, good[0m
D (1231) MSPI DQS: set to best phase: 0[0m
V (1232) MSPI Timing: config_idx: 19, good[0m
D (1232) MSPI DQS: set to best phase: 0[0m
V (1232) MSPI Timing: config_idx: 19, good[0m
D (1232) MSPI DQS: set to best phase: 0[0m
V (1233) MSPI Timing: config_idx: 19, good[0m
D (1233) MSPI DQS: set to best phase: 0[0m
V (1233) MSPI Timing: config_idx: 19, good[0m
D (1233) MSPI DQS: set to best phase: 0[0m
V (1234) MSPI Timing: config_idx: 19, good[0m
D (1234) MSPI DQS: set to best phase: 0[0m
V (1234) MSPI Timing: config_idx: 19, good[0m
D (1234) MSPI DQS: set to best phase: 0[0m
V (1235) MSPI Timing: config_idx: 19, good[0m
D (1235) MSPI DQS: set to best phase: 0[0m
V (1235) MSPI Timing: config_idx: 19, good[0m
D (1236) MSPI DQS: set to best phase: 0[0m
V (1236) MSPI Timing: config_idx: 19, good[0m
D (1236) MSPI DQS: set to best phase: 0[0m
V (1236) MSPI Timing: config_idx: 19, good[0m
D (1236) MSPI DQS: set to best phase: 0[0m
V (1237) MSPI Timing: config_idx: 19, good[0m
D (1237) MSPI DQS: set to best phase: 0[0m
V (1237) MSPI Timing: config_idx: 19, good[0m
D (1237) MSPI DQS: set to best phase: 0[0m
V (1238) MSPI Timing: config_idx: 19, good[0m
D (1238) MSPI DQS: set to best phase: 0[0m
V (1238) MSPI Timing: config_idx: 19, good[0m
D (1239) MSPI DQS: set to best phase: 0[0m
V (1239) MSPI Timing: config_idx: 19, good[0m
D (1239) MSPI DQS: set to best phase: 0[0m
V (1239) MSPI Timing: config_idx: 19, good[0m
D (1239) MSPI DQS: set to best phase: 0[0m
V (1240) MSPI Timing: config_idx: 19, good[0m
D (1240) MSPI DQS: set to best phase: 0[0m
V (1240) MSPI Timing: config_idx: 20, good[0m
D (1240) MSPI DQS: set to best phase: 0[0m
V (1241) MSPI Timing: config_idx: 20, good[0m
D (1241) MSPI DQS: set to best phase: 0[0m
V (1241) MSPI Timing: config_idx: 20, good[0m
D (1241) MSPI DQS: set to best phase: 0[0m
V (1242) MSPI Timing: config_idx: 20, good[0m
D (1242) MSPI DQS: set to best phase: 0[0m
V (1242) MSPI Timing: config_idx: 20, good[0m
D (1242) MSPI DQS: set to best phase: 0[0m
V (1243) MSPI Timing: config_idx: 20, good[0m
D (1243) MSPI DQS: set to best phase: 0[0m
V (1243) MSPI Timing: config_idx: 20, good[0m
D (1243) MSPI DQS: set to best phase: 0[0m
V (1244) MSPI Timing: config_idx: 20, good[0m
D (1244) MSPI DQS: set to best phase: 0[0m
V (1244) MSPI Timing: config_idx: 20, good[0m
D (1244) MSPI DQS: set to best phase: 0[0m
V (1245) MSPI Timing: config_idx: 20, good[0m
D (1245) MSPI DQS: set to best phase: 0[0m
V (1245) MSPI Timing: config_idx: 20, good[0m
D (1245) MSPI DQS: set to best phase: 0[0m
V (1246) MSPI Timing: config_idx: 20, good[0m
D (1246) MSPI DQS: set to best phase: 0[0m
V (1246) MSPI Timing: config_idx: 20, good[0m
D (1247) MSPI DQS: set to best phase: 0[0m
V (1247) MSPI Timing: config_idx: 20, good[0m
D (1247) MSPI DQS: set to best phase: 0[0m
V (1247) MSPI Timing: config_idx: 20, good[0m
D (1247) MSPI DQS: set to best phase: 0[0m
V (1248) MSPI Timing: config_idx: 20, good[0m
D (1248) MSPI DQS: set to best phase: 0[0m
V (1248) MSPI Timing: config_idx: 20, good[0m
D (1248) MSPI DQS: set to best phase: 0[0m
V (1249) MSPI Timing: config_idx: 20, good[0m
D (1249) MSPI DQS: set to best phase: 0[0m
V (1249) MSPI Timing: config_idx: 20, good[0m
D (1250) MSPI DQS: set to best phase: 0[0m
V (1250) MSPI Timing: config_idx: 20, good[0m
D (1250) MSPI DQS: set to best phase: 0[0m
V (1250) MSPI Timing: config_idx: 20, good[0m
D (1250) MSPI DQS: set to best phase: 0[0m
V (1251) MSPI Timing: config_idx: 20, good[0m
D (1251) MSPI DQS: set to best phase: 0[0m
V (1251) MSPI Timing: config_idx: 20, good[0m
D (1251) MSPI DQS: set to best phase: 0[0m
V (1252) MSPI Timing: config_idx: 20, good[0m
D (1252) MSPI DQS: set to best phase: 0[0m
V (1252) MSPI Timing: config_idx: 20, good[0m
D (1252) MSPI DQS: set to best phase: 0[0m
V (1253) MSPI Timing: config_idx: 20, good[0m
D (1253) MSPI DQS: set to best phase: 0[0m
V (1253) MSPI Timing: config_idx: 20, good[0m
D (1253) MSPI DQS: set to best phase: 0[0m
V (1254) MSPI Timing: config_idx: 20, good[0m
D (1254) MSPI DQS: set to best phase: 0[0m
V (1254) MSPI Timing: config_idx: 20, good[0m
D (1255) MSPI DQS: set to best phase: 0[0m
V (1255) MSPI Timing: config_idx: 20, good[0m
D (1255) MSPI DQS: set to best phase: 0[0m
V (1255) MSPI Timing: config_idx: 20, good[0m
D (1255) MSPI DQS: set to best phase: 0[0m
V (1256) MSPI Timing: config_idx: 20, good[0m
D (1256) MSPI DQS: set to best phase: 0[0m
V (1256) MSPI Timing: config_idx: 20, good[0m
D (1256) MSPI DQS: set to best phase: 0[0m
V (1257) MSPI Timing: config_idx: 20, good[0m
D (1257) MSPI DQS: set to best phase: 0[0m
V (1257) MSPI Timing: config_idx: 20, good[0m
D (1258) MSPI DQS: set to best phase: 0[0m
V (1258) MSPI Timing: config_idx: 20, good[0m
D (1258) MSPI DQS: set to best phase: 0[0m
V (1258) MSPI Timing: config_idx: 20, good[0m
D (1258) MSPI DQS: set to best phase: 0[0m
V (1259) MSPI Timing: config_idx: 20, good[0m
D (1259) MSPI DQS: set to best phase: 0[0m
V (1259) MSPI Timing: config_idx: 20, good[0m
D (1259) MSPI DQS: set to best phase: 0[0m
V (1260) MSPI Timing: config_idx: 20, good[0m
D (1260) MSPI DQS: set to best phase: 0[0m
V (1260) MSPI Timing: config_idx: 20, good[0m
D (1260) MSPI DQS: set to best phase: 0[0m
V (1261) MSPI Timing: config_idx: 20, good[0m
D (1261) MSPI DQS: set to best phase: 0[0m
V (1261) MSPI Timing: config_idx: 20, good[0m
D (1261) MSPI DQS: set to best phase: 0[0m
V (1262) MSPI Timing: config_idx: 20, good[0m
D (1262) MSPI DQS: set to best phase: 0[0m
V (1262) MSPI Timing: config_idx: 20, good[0m
D (1262) MSPI DQS: set to best phase: 0[0m
V (1263) MSPI Timing: config_idx: 20, good[0m
D (1263) MSPI DQS: set to best phase: 0[0m
V (1263) MSPI Timing: config_idx: 20, good[0m
D (1263) MSPI DQS: set to best phase: 0[0m
V (1264) MSPI Timing: config_idx: 20, good[0m
D (1264) MSPI DQS: set to best phase: 0[0m
V (1264) MSPI Timing: config_idx: 20, good[0m
D (1264) MSPI DQS: set to best phase: 0[0m
V (1265) MSPI Timing: config_idx: 20, good[0m
D (1265) MSPI DQS: set to best phase: 0[0m
V (1265) MSPI Timing: config_idx: 20, good[0m
D (1266) MSPI DQS: set to best phase: 0[0m
V (1266) MSPI Timing: config_idx: 20, good[0m
D (1266) MSPI DQS: set to best phase: 0[0m
V (1266) MSPI Timing: config_idx: 20, good[0m
D (1266) MSPI DQS: set to best phase: 0[0m
V (1267) MSPI Timing: config_idx: 20, good[0m
D (1267) MSPI DQS: set to best phase: 0[0m
V (1267) MSPI Timing: config_idx: 20, good[0m
D (1267) MSPI DQS: set to best phase: 0[0m
V (1268) MSPI Timing: config_idx: 20, good[0m
D (1268) MSPI DQS: set to best phase: 0[0m
V (1268) MSPI Timing: config_idx: 20, good[0m
D (1269) MSPI DQS: set to best phase: 0[0m
V (1269) MSPI Timing: config_idx: 20, good[0m
D (1269) MSPI DQS: set to best phase: 0[0m
V (1269) MSPI Timing: config_idx: 20, good[0m
D (1269) MSPI DQS: set to best phase: 0[0m
V (1270) MSPI Timing: config_idx: 20, good[0m
D (1270) MSPI DQS: set to best phase: 0[0m
V (1270) MSPI Timing: config_idx: 20, good[0m
D (1270) MSPI DQS: set to best phase: 0[0m
V (1271) MSPI Timing: config_idx: 20, good[0m
D (1271) MSPI DQS: set to best phase: 0[0m
V (1271) MSPI Timing: config_idx: 20, good[0m
D (1271) MSPI DQS: set to best phase: 0[0m
V (1272) MSPI Timing: config_idx: 20, good[0m
D (1272) MSPI DQS: set to best phase: 0[0m
V (1272) MSPI Timing: config_idx: 20, good[0m
D (1272) MSPI DQS: set to best phase: 0[0m
V (1273) MSPI Timing: config_idx: 20, good[0m
D (1273) MSPI DQS: set to best phase: 0[0m
V (1273) MSPI Timing: config_idx: 20, good[0m
D (1274) MSPI DQS: set to best phase: 0[0m
V (1274) MSPI Timing: config_idx: 20, good[0m
D (1274) MSPI DQS: set to best phase: 0[0m
V (1274) MSPI Timing: config_idx: 20, good[0m
D (1274) MSPI DQS: set to best phase: 0[0m
V (1275) MSPI Timing: config_idx: 20, good[0m
D (1275) MSPI DQS: set to best phase: 0[0m
V (1275) MSPI Timing: config_idx: 20, good[0m
D (1275) MSPI DQS: set to best phase: 0[0m
V (1276) MSPI Timing: config_idx: 20, good[0m
D (1276) MSPI DQS: set to best phase: 0[0m
V (1276) MSPI Timing: config_idx: 20, good[0m
D (1277) MSPI DQS: set to best phase: 0[0m
V (1277) MSPI Timing: config_idx: 20, good[0m
D (1277) MSPI DQS: set to best phase: 0[0m
V (1277) MSPI Timing: config_idx: 20, good[0m
D (1277) MSPI DQS: set to best phase: 0[0m
V (1278) MSPI Timing: config_idx: 20, good[0m
D (1278) MSPI DQS: set to best phase: 0[0m
V (1278) MSPI Timing: config_idx: 20, good[0m
D (1278) MSPI DQS: set to best phase: 0[0m
V (1279) MSPI Timing: config_idx: 20, good[0m
D (1279) MSPI DQS: set to best phase: 0[0m
V (1279) MSPI Timing: config_idx: 20, good[0m
D (1279) MSPI DQS: set to best phase: 0[0m
V (1280) MSPI Timing: config_idx: 20, good[0m
D (1280) MSPI DQS: set to best phase: 0[0m
V (1280) MSPI Timing: config_idx: 20, good[0m
D (1280) MSPI DQS: set to best phase: 0[0m
V (1281) MSPI Timing: config_idx: 20, good[0m
D (1281) MSPI DQS: set to best phase: 0[0m
V (1281) MSPI Timing: config_idx: 20, good[0m
D (1281) MSPI DQS: set to best phase: 0[0m
V (1282) MSPI Timing: config_idx: 20, good[0m
D (1282) MSPI DQS: set to best phase: 0[0m
V (1282) MSPI Timing: config_idx: 20, good[0m
D (1282) MSPI DQS: set to best phase: 0[0m
V (1283) MSPI Timing: config_idx: 20, good[0m
D (1283) MSPI DQS: set to best phase: 0[0m
V (1283) MSPI Timing: config_idx: 20, good[0m
D (1283) MSPI DQS: set to best phase: 0[0m
V (1284) MSPI Timing: config_idx: 20, good[0m
D (1284) MSPI DQS: set to best phase: 0[0m
V (1284) MSPI Timing: config_idx: 20, good[0m
D (1285) MSPI DQS: set to best phase: 0[0m
V (1285) MSPI Timing: config_idx: 20, good[0m
D (1285) MSPI DQS: set to best phase: 0[0m
V (1285) MSPI Timing: config_idx: 20, good[0m
D (1285) MSPI DQS: set to best phase: 0[0m
V (1286) MSPI Timing: config_idx: 20, good[0m
D (1286) MSPI DQS: set to best phase: 0[0m
V (1286) MSPI Timing: config_idx: 20, good[0m
D (1286) MSPI DQS: set to best phase: 0[0m
V (1287) MSPI Timing: config_idx: 20, good[0m
D (1287) MSPI DQS: set to best phase: 0[0m
V (1287) MSPI Timing: config_idx: 20, good[0m
D (1288) MSPI DQS: set to best phase: 0[0m
V (1288) MSPI Timing: config_idx: 20, good[0m
D (1288) MSPI DQS: set to best phase: 0[0m
V (1288) MSPI Timing: config_idx: 20, good[0m
D (1288) MSPI DQS: set to best phase: 0[0m
V (1289) MSPI Timing: config_idx: 20, good[0m
D (1289) MSPI DQS: set to best phase: 0[0m
V (1289) MSPI Timing: config_idx: 20, good[0m
D (1289) MSPI DQS: set to best phase: 0[0m
V (1290) MSPI Timing: config_idx: 20, good[0m
D (1290) MSPI DQS: set to best phase: 0[0m
V (1290) MSPI Timing: config_idx: 21, good[0m
D (1290) MSPI DQS: set to best phase: 0[0m
V (1291) MSPI Timing: config_idx: 21, good[0m
D (1291) MSPI DQS: set to best phase: 0[0m
V (1291) MSPI Timing: config_idx: 21, good[0m
D (1291) MSPI DQS: set to best phase: 0[0m
V (1292) MSPI Timing: config_idx: 21, good[0m
D (1292) MSPI DQS: set to best phase: 0[0m
V (1292) MSPI Timing: config_idx: 21, good[0m
D (1293) MSPI DQS: set to best phase: 0[0m
V (1293) MSPI Timing: config_idx: 21, good[0m
D (1293) MSPI DQS: set to best phase: 0[0m
V (1293) MSPI Timing: config_idx: 21, good[0m
D (1293) MSPI DQS: set to best phase: 0[0m
V (1294) MSPI Timing: config_idx: 21, good[0m
D (1294) MSPI DQS: set to best phase: 0[0m
V (1294) MSPI Timing: config_idx: 21, good[0m
D (1294) MSPI DQS: set to best phase: 0[0m
V (1295) MSPI Timing: config_idx: 21, good[0m
D (1295) MSPI DQS: set to best phase: 0[0m
V (1295) MSPI Timing: config_idx: 21, good[0m
D (1296) MSPI DQS: set to best phase: 0[0m
V (1296) MSPI Timing: config_idx: 21, good[0m
D (1296) MSPI DQS: set to best phase: 0[0m
V (1296) MSPI Timing: config_idx: 21, good[0m
D (1296) MSPI DQS: set to best phase: 0[0m
V (1297) MSPI Timing: config_idx: 21, good[0m
D (1297) MSPI DQS: set to best phase: 0[0m
V (1297) MSPI Timing: config_idx: 21, good[0m
D (1297) MSPI DQS: set to best phase: 0[0m
V (1298) MSPI Timing: config_idx: 21, good[0m
D (1298) MSPI DQS: set to best phase: 0[0m
V (1298) MSPI Timing: config_idx: 21, good[0m
D (1298) MSPI DQS: set to best phase: 0[0m
V (1299) MSPI Timing: config_idx: 21, good[0m
D (1299) MSPI DQS: set to best phase: 0[0m
V (1299) MSPI Timing: config_idx: 21, good[0m
D (1299) MSPI DQS: set to best phase: 0[0m
V (1300) MSPI Timing: config_idx: 21, good[0m
D (1300) MSPI DQS: set to best phase: 0[0m
V (1300) MSPI Timing: config_idx: 21, good[0m
D (1301) MSPI DQS: set to best phase: 0[0m
V (1301) MSPI Timing: config_idx: 21, good[0m
D (1301) MSPI DQS: set to best phase: 0[0m
V (1301) MSPI Timing: config_idx: 21, good[0m
D (1301) MSPI DQS: set to best phase: 0[0m
V (1302) MSPI Timing: config_idx: 21, good[0m
D (1302) MSPI DQS: set to best phase: 0[0m
V (1302) MSPI Timing: config_idx: 21, good[0m
D (1302) MSPI DQS: set to best phase: 0[0m
V (1303) MSPI Timing: config_idx: 21, good[0m
D (1303) MSPI DQS: set to best phase: 0[0m
V (1303) MSPI Timing: config_idx: 21, good[0m
D (1304) MSPI DQS: set to best phase: 0[0m
V (1304) MSPI Timing: config_idx: 21, good[0m
D (1304) MSPI DQS: set to best phase: 0[0m
V (1304) MSPI Timing: config_idx: 21, good[0m
D (1304) MSPI DQS: set to best phase: 0[0m
V (1305) MSPI Timing: config_idx: 21, good[0m
D (1305) MSPI DQS: set to best phase: 0[0m
V (1305) MSPI Timing: config_idx: 21, good[0m
D (1305) MSPI DQS: set to best phase: 0[0m
V (1306) MSPI Timing: config_idx: 21, good[0m
D (1306) MSPI DQS: set to best phase: 0[0m
V (1306) MSPI Timing: config_idx: 21, good[0m
D (1306) MSPI DQS: set to best phase: 0[0m
V (1307) MSPI Timing: config_idx: 21, good[0m
D (1307) MSPI DQS: set to best phase: 0[0m
V (1307) MSPI Timing: config_idx: 21, good[0m
D (1307) MSPI DQS: set to best phase: 0[0m
V (1308) MSPI Timing: config_idx: 21, good[0m
D (1308) MSPI DQS: set to best phase: 0[0m
V (1308) MSPI Timing: config_idx: 21, good[0m
D (1308) MSPI DQS: set to best phase: 0[0m
V (1309) MSPI Timing: config_idx: 21, good[0m
D (1309) MSPI DQS: set to best phase: 0[0m
V (1309) MSPI Timing: config_idx: 21, good[0m
D (1309) MSPI DQS: set to best phase: 0[0m
V (1310) MSPI Timing: config_idx: 21, good[0m
D (1310) MSPI DQS: set to best phase: 0[0m
V (1310) MSPI Timing: config_idx: 21, good[0m
D (1310) MSPI DQS: set to best phase: 0[0m
V (1311) MSPI Timing: config_idx: 21, good[0m
D (1311) MSPI DQS: set to best phase: 0[0m
V (1311) MSPI Timing: config_idx: 21, good[0m
D (1312) MSPI DQS: set to best phase: 0[0m
V (1312) MSPI Timing: config_idx: 21, good[0m
D (1312) MSPI DQS: set to best phase: 0[0m
V (1312) MSPI Timing: config_idx: 21, good[0m
D (1312) MSPI DQS: set to best phase: 0[0m
V (1313) MSPI Timing: config_idx: 21, good[0m
D (1313) MSPI DQS: set to best phase: 0[0m
V (1313) MSPI Timing: config_idx: 21, good[0m
D (1313) MSPI DQS: set to best phase: 0[0m
V (1314) MSPI Timing: config_idx: 21, good[0m
D (1314) MSPI DQS: set to best phase: 0[0m
V (1314) MSPI Timing: config_idx: 21, good[0m
D (1315) MSPI DQS: set to best phase: 0[0m
V (1315) MSPI Timing: config_idx: 21, good[0m
D (1315) MSPI DQS: set to best phase: 0[0m
V (1315) MSPI Timing: config_idx: 21, good[0m
D (1315) MSPI DQS: set to best phase: 0[0m
V (1316) MSPI Timing: config_idx: 21, good[0m
D (1316) MSPI DQS: set to best phase: 0[0m
V (1316) MSPI Timing: config_idx: 21, good[0m
D (1316) MSPI DQS: set to best phase: 0[0m
V (1317) MSPI Timing: config_idx: 21, good[0m
D (1317) MSPI DQS: set to best phase: 0[0m
V (1317) MSPI Timing: config_idx: 21, good[0m
D (1317) MSPI DQS: set to best phase: 0[0m
V (1318) MSPI Timing: config_idx: 21, good[0m
D (1318) MSPI DQS: set to best phase: 0[0m
V (1318) MSPI Timing: config_idx: 21, good[0m
D (1318) MSPI DQS: set to best phase: 0[0m
V (1319) MSPI Timing: config_idx: 21, good[0m
D (1319) MSPI DQS: set to best phase: 0[0m
V (1319) MSPI Timing: config_idx: 21, good[0m
D (1320) MSPI DQS: set to best phase: 0[0m
V (1320) MSPI Timing: config_idx: 21, good[0m
D (1320) MSPI DQS: set to best phase: 0[0m
V (1320) MSPI Timing: config_idx: 21, good[0m
D (1320) MSPI DQS: set to best phase: 0[0m
V (1321) MSPI Timing: config_idx: 21, good[0m
D (1321) MSPI DQS: set to best phase: 0[0m
V (1321) MSPI Timing: config_idx: 21, good[0m
D (1321) MSPI DQS: set to best phase: 0[0m
V (1322) MSPI Timing: config_idx: 21, good[0m
D (1322) MSPI DQS: set to best phase: 0[0m
V (1322) MSPI Timing: config_idx: 21, good[0m
D (1323) MSPI DQS: set to best phase: 0[0m
V (1323) MSPI Timing: config_idx: 21, good[0m
D (1323) MSPI DQS: set to best phase: 0[0m
V (1323) MSPI Timing: config_idx: 21, good[0m
D (1323) MSPI DQS: set to best phase: 0[0m
V (1324) MSPI Timing: config_idx: 21, good[0m
D (1324) MSPI DQS: set to best phase: 0[0m
V (1324) MSPI Timing: config_idx: 21, good[0m
D (1324) MSPI DQS: set to best phase: 0[0m
V (1325) MSPI Timing: config_idx: 21, good[0m
D (1325) MSPI DQS: set to best phase: 0[0m
V (1325) MSPI Timing: config_idx: 21, good[0m
D (1325) MSPI DQS: set to best phase: 0[0m
V (1326) MSPI Timing: config_idx: 21, good[0m
D (1326) MSPI DQS: set to best phase: 0[0m
V (1326) MSPI Timing: config_idx: 21, good[0m
D (1326) MSPI DQS: set to best phase: 0[0m
V (1327) MSPI Timing: config_idx: 21, good[0m
D (1327) MSPI DQS: set to best phase: 0[0m
V (1327) MSPI Timing: config_idx: 21, good[0m
D (1327) MSPI DQS: set to best phase: 0[0m
V (1328) MSPI Timing: config_idx: 21, good[0m
D (1328) MSPI DQS: set to best phase: 0[0m
V (1328) MSPI Timing: config_idx: 21, good[0m
D (1328) MSPI DQS: set to best phase: 0[0m
V (1329) MSPI Timing: config_idx: 21, good[0m
D (1329) MSPI DQS: set to best phase: 0[0m
V (1329) MSPI Timing: config_idx: 21, good[0m
D (1329) MSPI DQS: set to best phase: 0[0m
V (1330) MSPI Timing: config_idx: 21, good[0m
D (1330) MSPI DQS: set to best phase: 0[0m
V (1330) MSPI Timing: config_idx: 21, good[0m
D (1331) MSPI DQS: set to best phase: 0[0m
V (1331) MSPI Timing: config_idx: 21, good[0m
D (1331) MSPI DQS: set to best phase: 0[0m
V (1331) MSPI Timing: config_idx: 21, good[0m
D (1331) MSPI DQS: set to best phase: 0[0m
V (1332) MSPI Timing: config_idx: 21, good[0m
D (1332) MSPI DQS: set to best phase: 0[0m
V (1332) MSPI Timing: config_idx: 21, good[0m
D (1332) MSPI DQS: set to best phase: 0[0m
V (1333) MSPI Timing: config_idx: 21, good[0m
D (1333) MSPI DQS: set to best phase: 0[0m
V (1333) MSPI Timing: config_idx: 21, good[0m
D (1334) MSPI DQS: set to best phase: 0[0m
V (1334) MSPI Timing: config_idx: 21, good[0m
D (1334) MSPI DQS: set to best phase: 0[0m
V (1334) MSPI Timing: config_idx: 21, good[0m
D (1334) MSPI DQS: set to best phase: 0[0m
V (1335) MSPI Timing: config_idx: 21, good[0m
D (1335) MSPI DQS: set to best phase: 0[0m
V (1335) MSPI Timing: config_idx: 21, good[0m
D (1335) MSPI DQS: set to best phase: 0[0m
V (1336) MSPI Timing: config_idx: 21, good[0m
D (1336) MSPI DQS: set to best phase: 0[0m
V (1336) MSPI Timing: config_idx: 21, good[0m
D (1336) MSPI DQS: set to best phase: 0[0m
V (1337) MSPI Timing: config_idx: 21, good[0m
D (1337) MSPI DQS: set to best phase: 0[0m
V (1337) MSPI Timing: config_idx: 21, good[0m
D (1337) MSPI DQS: set to best phase: 0[0m
V (1338) MSPI Timing: config_idx: 21, good[0m
D (1338) MSPI DQS: set to best phase: 0[0m
V (1338) MSPI Timing: config_idx: 21, good[0m
D (1339) MSPI DQS: set to best phase: 0[0m
V (1339) MSPI Timing: config_idx: 21, good[0m
D (1339) MSPI DQS: set to best phase: 0[0m
V (1339) MSPI Timing: config_idx: 21, good[0m
D (1339) MSPI DQS: set to best phase: 0[0m
V (1340) MSPI Timing: config_idx: 21, good[0m
D (1340) MSPI DQS: set to best phase: 0[0m
V (1340) MSPI Timing: config_idx: 22, good[0m
D (1340) MSPI DQS: set to best phase: 0[0m
V (1341) MSPI Timing: config_idx: 22, good[0m
D (1341) MSPI DQS: set to best phase: 0[0m
V (1341) MSPI Timing: config_idx: 22, good[0m
D (1342) MSPI DQS: set to best phase: 0[0m
V (1342) MSPI Timing: config_idx: 22, good[0m
D (1342) MSPI DQS: set to best phase: 0[0m
V (1342) MSPI Timing: config_idx: 22, good[0m
D (1342) MSPI DQS: set to best phase: 0[0m
V (1343) MSPI Timing: config_idx: 22, good[0m
D (1343) MSPI DQS: set to best phase: 0[0m
V (1343) MSPI Timing: config_idx: 22, good[0m
D (1343) MSPI DQS: set to best phase: 0[0m
V (1344) MSPI Timing: config_idx: 22, good[0m
D (1344) MSPI DQS: set to best phase: 0[0m
V (1344) MSPI Timing: config_idx: 22, good[0m
D (1344) MSPI DQS: set to best phase: 0[0m
V (1345) MSPI Timing: config_idx: 22, good[0m
D (1345) MSPI DQS: set to best phase: 0[0m
V (1345) MSPI Timing: config_idx: 22, good[0m
D (1345) MSPI DQS: set to best phase: 0[0m
V (1346) MSPI Timing: config_idx: 22, good[0m
D (1346) MSPI DQS: set to best phase: 0[0m
V (1346) MSPI Timing: config_idx: 22, good[0m
D (1346) MSPI DQS: set to best phase: 0[0m
V (1347) MSPI Timing: config_idx: 22, good[0m
D (1347) MSPI DQS: set to best phase: 0[0m
V (1347) MSPI Timing: config_idx: 22, good[0m
D (1347) MSPI DQS: set to best phase: 0[0m
V (1348) MSPI Timing: config_idx: 22, good[0m
D (1348) MSPI DQS: set to best phase: 0[0m
V (1348) MSPI Timing: config_idx: 22, good[0m
D (1348) MSPI DQS: set to best phase: 0[0m
V (1349) MSPI Timing: config_idx: 22, good[0m
D (1349) MSPI DQS: set to best phase: 0[0m
V (1349) MSPI Timing: config_idx: 22, good[0m
D (1350) MSPI DQS: set to best phase: 0[0m
V (1350) MSPI Timing: config_idx: 22, good[0m
D (1350) MSPI DQS: set to best phase: 0[0m
V (1350) MSPI Timing: config_idx: 22, good[0m
D (1350) MSPI DQS: set to best phase: 0[0m
V (1351) MSPI Timing: config_idx: 22, good[0m
D (1351) MSPI DQS: set to best phase: 0[0m
V (1351) MSPI Timing: config_idx: 22, good[0m
D (1351) MSPI DQS: set to best phase: 0[0m
V (1352) MSPI Timing: config_idx: 22, good[0m
D (1352) MSPI DQS: set to best phase: 0[0m
V (1352) MSPI Timing: config_idx: 22, good[0m
D (1353) MSPI DQS: set to best phase: 0[0m
V (1353) MSPI Timing: config_idx: 22, good[0m
D (1353) MSPI DQS: set to best phase: 0[0m
V (1353) MSPI Timing: config_idx: 22, good[0m
D (1353) MSPI DQS: set to best phase: 0[0m
V (1354) MSPI Timing: config_idx: 22, good[0m
D (1354) MSPI DQS: set to best phase: 0[0m
V (1354) MSPI Timing: config_idx: 22, good[0m
D (1354) MSPI DQS: set to best phase: 0[0m
V (1355) MSPI Timing: config_idx: 22, good[0m
D (1355) MSPI DQS: set to best phase: 0[0m
V (1355) MSPI Timing: config_idx: 22, good[0m
D (1355) MSPI DQS: set to best phase: 0[0m
V (1356) MSPI Timing: config_idx: 22, good[0m
D (1356) MSPI DQS: set to best phase: 0[0m
V (1356) MSPI Timing: config_idx: 22, good[0m
D (1356) MSPI DQS: set to best phase: 0[0m
V (1357) MSPI Timing: config_idx: 22, good[0m
D (1357) MSPI DQS: set to best phase: 0[0m
V (1357) MSPI Timing: config_idx: 22, good[0m
D (1358) MSPI DQS: set to best phase: 0[0m
V (1358) MSPI Timing: config_idx: 22, good[0m
D (1358) MSPI DQS: set to best phase: 0[0m
V (1358) MSPI Timing: config_idx: 22, good[0m
D (1358) MSPI DQS: set to best phase: 0[0m
V (1359) MSPI Timing: config_idx: 22, good[0m
D (1359) MSPI DQS: set to best phase: 0[0m
V (1359) MSPI Timing: config_idx: 22, good[0m
D (1359) MSPI DQS: set to best phase: 0[0m
V (1360) MSPI Timing: config_idx: 22, good[0m
D (1360) MSPI DQS: set to best phase: 0[0m
V (1360) MSPI Timing: config_idx: 22, good[0m
D (1361) MSPI DQS: set to best phase: 0[0m
V (1361) MSPI Timing: config_idx: 22, good[0m
D (1361) MSPI DQS: set to best phase: 0[0m
V (1361) MSPI Timing: config_idx: 22, good[0m
D (1361) MSPI DQS: set to best phase: 0[0m
V (1362) MSPI Timing: config_idx: 22, good[0m
D (1362) MSPI DQS: set to best phase: 0[0m
V (1362) MSPI Timing: config_idx: 22, good[0m
D (1362) MSPI DQS: set to best phase: 0[0m
V (1363) MSPI Timing: config_idx: 22, good[0m
D (1363) MSPI DQS: set to best phase: 0[0m
V (1363) MSPI Timing: config_idx: 22, good[0m
D (1363) MSPI DQS: set to best phase: 0[0m
V (1364) MSPI Timing: config_idx: 22, good[0m
D (1364) MSPI DQS: set to best phase: 0[0m
V (1364) MSPI Timing: config_idx: 22, good[0m
D (1364) MSPI DQS: set to best phase: 0[0m
V (1365) MSPI Timing: config_idx: 22, good[0m
D (1365) MSPI DQS: set to best phase: 0[0m
V (1365) MSPI Timing: config_idx: 22, good[0m
D (1365) MSPI DQS: set to best phase: 0[0m
V (1366) MSPI Timing: config_idx: 22, good[0m
D (1366) MSPI DQS: set to best phase: 0[0m
V (1366) MSPI Timing: config_idx: 22, good[0m
D (1366) MSPI DQS: set to best phase: 0[0m
V (1367) MSPI Timing: config_idx: 22, good[0m
D (1367) MSPI DQS: set to best phase: 0[0m
V (1367) MSPI Timing: config_idx: 22, good[0m
D (1367) MSPI DQS: set to best phase: 0[0m
V (1368) MSPI Timing: config_idx: 22, good[0m
D (1368) MSPI DQS: set to best phase: 0[0m
V (1368) MSPI Timing: config_idx: 22, good[0m
D (1369) MSPI DQS: set to best phase: 0[0m
V (1369) MSPI Timing: config_idx: 22, good[0m
D (1369) MSPI DQS: set to best phase: 0[0m
V (1369) MSPI Timing: config_idx: 22, good[0m
D (1369) MSPI DQS: set to best phase: 0[0m
V (1370) MSPI Timing: config_idx: 22, good[0m
D (1370) MSPI DQS: set to best phase: 0[0m
V (1370) MSPI Timing: config_idx: 22, good[0m
D (1370) MSPI DQS: set to best phase: 0[0m
V (1371) MSPI Timing: config_idx: 22, good[0m
D (1371) MSPI DQS: set to best phase: 0[0m
V (1371) MSPI Timing: config_idx: 22, good[0m
D (1372) MSPI DQS: set to best phase: 0[0m
V (1372) MSPI Timing: config_idx: 22, good[0m
D (1372) MSPI DQS: set to best phase: 0[0m
V (1372) MSPI Timing: config_idx: 22, good[0m
D (1372) MSPI DQS: set to best phase: 0[0m
V (1373) MSPI Timing: config_idx: 22, good[0m
D (1373) MSPI DQS: set to best phase: 0[0m
V (1373) MSPI Timing: config_idx: 22, good[0m
D (1373) MSPI DQS: set to best phase: 0[0m
V (1374) MSPI Timing: config_idx: 22, good[0m
D (1374) MSPI DQS: set to best phase: 0[0m
V (1374) MSPI Timing: config_idx: 22, good[0m
D (1374) MSPI DQS: set to best phase: 0[0m
V (1375) MSPI Timing: config_idx: 22, good[0m
D (1375) MSPI DQS: set to best phase: 0[0m
V (1375) MSPI Timing: config_idx: 22, good[0m
D (1375) MSPI DQS: set to best phase: 0[0m
V (1376) MSPI Timing: config_idx: 22, good[0m
D (1376) MSPI DQS: set to best phase: 0[0m
V (1376) MSPI Timing: config_idx: 22, good[0m
D (1377) MSPI DQS: set to best phase: 0[0m
V (1377) MSPI Timing: config_idx: 22, good[0m
D (1377) MSPI DQS: set to best phase: 0[0m
V (1377) MSPI Timing: config_idx: 22, good[0m
D (1377) MSPI DQS: set to best phase: 0[0m
V (1378) MSPI Timing: config_idx: 22, good[0m
D (1378) MSPI DQS: set to best phase: 0[0m
V (1378) MSPI Timing: config_idx: 22, good[0m
D (1378) MSPI DQS: set to best phase: 0[0m
V (1379) MSPI Timing: config_idx: 22, good[0m
D (1379) MSPI DQS: set to best phase: 0[0m
V (1379) MSPI Timing: config_idx: 22, good[0m
D (1380) MSPI DQS: set to best phase: 0[0m
V (1380) MSPI Timing: config_idx: 22, good[0m
D (1380) MSPI DQS: set to best phase: 0[0m
V (1380) MSPI Timing: config_idx: 22, good[0m
D (1380) MSPI DQS: set to best phase: 0[0m
V (1381) MSPI Timing: config_idx: 22, good[0m
D (1381) MSPI DQS: set to best phase: 0[0m
V (1381) MSPI Timing: config_idx: 22, good[0m
D (1381) MSPI DQS: set to best phase: 0[0m
V (1382) MSPI Timing: config_idx: 22, good[0m
D (1382) MSPI DQS: set to best phase: 0[0m
V (1382) MSPI Timing: config_idx: 22, good[0m
D (1382) MSPI DQS: set to best phase: 0[0m
V (1383) MSPI Timing: config_idx: 22, good[0m
D (1383) MSPI DQS: set to best phase: 0[0m
V (1383) MSPI Timing: config_idx: 22, good[0m
D (1383) MSPI DQS: set to best phase: 0[0m
V (1384) MSPI Timing: config_idx: 22, good[0m
D (1384) MSPI DQS: set to best phase: 0[0m
V (1384) MSPI Timing: config_idx: 22, good[0m
D (1385) MSPI DQS: set to best phase: 0[0m
V (1385) MSPI Timing: config_idx: 22, good[0m
D (1385) MSPI DQS: set to best phase: 0[0m
V (1385) MSPI Timing: config_idx: 22, good[0m
D (1385) MSPI DQS: set to best phase: 0[0m
V (1386) MSPI Timing: config_idx: 22, good[0m
D (1386) MSPI DQS: set to best phase: 0[0m
V (1386) MSPI Timing: config_idx: 22, good[0m
D (1386) MSPI DQS: set to best phase: 0[0m
V (1387) MSPI Timing: config_idx: 22, good[0m
D (1387) MSPI DQS: set to best phase: 0[0m
V (1387) MSPI Timing: config_idx: 22, good[0m
D (1388) MSPI DQS: set to best phase: 0[0m
V (1388) MSPI Timing: config_idx: 22, good[0m
D (1388) MSPI DQS: set to best phase: 0[0m
V (1388) MSPI Timing: config_idx: 22, good[0m
D (1388) MSPI DQS: set to best phase: 0[0m
V (1389) MSPI Timing: config_idx: 22, good[0m
D (1389) MSPI DQS: set to best phase: 0[0m
V (1389) MSPI Timing: config_idx: 22, good[0m
D (1389) MSPI DQS: set to best phase: 0[0m
V (1390) MSPI Timing: config_idx: 22, good[0m
D (1390) MSPI DQS: set to best phase: 0[0m
V (1390) MSPI Timing: config_idx: 23, good[0m
D (1390) MSPI DQS: set to best phase: 0[0m
V (1391) MSPI Timing: config_idx: 23, good[0m
D (1391) MSPI DQS: set to best phase: 0[0m
V (1391) MSPI Timing: config_idx: 23, good[0m
D (1391) MSPI DQS: set to best phase: 0[0m
V (1392) MSPI Timing: config_idx: 23, good[0m
D (1392) MSPI DQS: set to best phase: 0[0m
V (1392) MSPI Timing: config_idx: 23, good[0m
D (1392) MSPI DQS: set to best phase: 0[0m
V (1393) MSPI Timing: config_idx: 23, good[0m
D (1393) MSPI DQS: set to best phase: 0[0m
V (1393) MSPI Timing: config_idx: 23, good[0m
D (1393) MSPI DQS: set to best phase: 0[0m
V (1394) MSPI Timing: config_idx: 23, good[0m
D (1394) MSPI DQS: set to best phase: 0[0m
V (1394) MSPI Timing: config_idx: 23, good[0m
D (1394) MSPI DQS: set to best phase: 0[0m
V (1395) MSPI Timing: config_idx: 23, good[0m
D (1395) MSPI DQS: set to best phase: 0[0m
V (1395) MSPI Timing: config_idx: 23, good[0m
D (1396) MSPI DQS: set to best phase: 0[0m
V (1396) MSPI Timing: config_idx: 23, good[0m
D (1396) MSPI DQS: set to best phase: 0[0m
V (1396) MSPI Timing: config_idx: 23, good[0m
D (1396) MSPI DQS: set to best phase: 0[0m
V (1397) MSPI Timing: config_idx: 23, good[0m
D (1397) MSPI DQS: set to best phase: 0[0m
V (1397) MSPI Timing: config_idx: 23, good[0m
D (1397) MSPI DQS: set to best phase: 0[0m
V (1398) MSPI Timing: config_idx: 23, good[0m
D (1398) MSPI DQS: set to best phase: 0[0m
V (1398) MSPI Timing: config_idx: 23, good[0m
D (1399) MSPI DQS: set to best phase: 0[0m
V (1399) MSPI Timing: config_idx: 23, good[0m
D (1399) MSPI DQS: set to best phase: 0[0m
V (1399) MSPI Timing: config_idx: 23, good[0m
D (1399) MSPI DQS: set to best phase: 0[0m
V (1400) MSPI Timing: config_idx: 23, good[0m
D (1400) MSPI DQS: set to best phase: 0[0m
V (1400) MSPI Timing: config_idx: 23, good[0m
D (1400) MSPI DQS: set to best phase: 0[0m
V (1401) MSPI Timing: config_idx: 23, good[0m
D (1401) MSPI DQS: set to best phase: 0[0m
V (1401) MSPI Timing: config_idx: 23, good[0m
D (1401) MSPI DQS: set to best phase: 0[0m
V (1402) MSPI Timing: config_idx: 23, good[0m
D (1402) MSPI DQS: set to best phase: 0[0m
V (1402) MSPI Timing: config_idx: 23, good[0m
D (1402) MSPI DQS: set to best phase: 0[0m
V (1403) MSPI Timing: config_idx: 23, good[0m
D (1403) MSPI DQS: set to best phase: 0[0m
V (1403) MSPI Timing: config_idx: 23, good[0m
D (1404) MSPI DQS: set to best phase: 0[0m
V (1404) MSPI Timing: config_idx: 23, good[0m
D (1404) MSPI DQS: set to best phase: 0[0m
V (1404) MSPI Timing: config_idx: 23, good[0m
D (1404) MSPI DQS: set to best phase: 0[0m
V (1405) MSPI Timing: config_idx: 23, good[0m
D (1405) MSPI DQS: set to best phase: 0[0m
V (1405) MSPI Timing: config_idx: 23, good[0m
D (1405) MSPI DQS: set to best phase: 0[0m
V (1406) MSPI Timing: config_idx: 23, good[0m
D (1406) MSPI DQS: set to best phase: 0[0m
V (1406) MSPI Timing: config_idx: 23, good[0m
D (1407) MSPI DQS: set to best phase: 0[0m
V (1407) MSPI Timing: config_idx: 23, good[0m
D (1407) MSPI DQS: set to best phase: 0[0m
V (1407) MSPI Timing: config_idx: 23, good[0m
D (1407) MSPI DQS: set to best phase: 0[0m
V (1408) MSPI Timing: config_idx: 23, good[0m
D (1408) MSPI DQS: set to best phase: 0[0m
V (1408) MSPI Timing: config_idx: 23, good[0m
D (1408) MSPI DQS: set to best phase: 0[0m
V (1409) MSPI Timing: config_idx: 23, good[0m
D (1409) MSPI DQS: set to best phase: 0[0m
V (1409) MSPI Timing: config_idx: 23, good[0m
D (1409) MSPI DQS: set to best phase: 0[0m
V (1410) MSPI Timing: config_idx: 23, good[0m
D (1410) MSPI DQS: set to best phase: 0[0m
V (1410) MSPI Timing: config_idx: 23, good[0m
D (1410) MSPI DQS: set to best phase: 0[0m
V (1411) MSPI Timing: config_idx: 23, good[0m
D (1411) MSPI DQS: set to best phase: 0[0m
V (1411) MSPI Timing: config_idx: 23, good[0m
D (1411) MSPI DQS: set to best phase: 0[0m
V (1412) MSPI Timing: config_idx: 23, good[0m
D (1412) MSPI DQS: set to best phase: 0[0m
V (1412) MSPI Timing: config_idx: 23, good[0m
D (1412) MSPI DQS: set to best phase: 0[0m
V (1413) MSPI Timing: config_idx: 23, good[0m
D (1413) MSPI DQS: set to best phase: 0[0m
V (1413) MSPI Timing: config_idx: 23, good[0m
D (1413) MSPI DQS: set to best phase: 0[0m
V (1414) MSPI Timing: config_idx: 23, good[0m
D (1414) MSPI DQS: set to best phase: 0[0m
V (1414) MSPI Timing: config_idx: 23, good[0m
D (1415) MSPI DQS: set to best phase: 0[0m
V (1415) MSPI Timing: config_idx: 23, good[0m
D (1415) MSPI DQS: set to best phase: 0[0m
V (1415) MSPI Timing: config_idx: 23, good[0m
D (1415) MSPI DQS: set to best phase: 0[0m
V (1416) MSPI Timing: config_idx: 23, good[0m
D (1416) MSPI DQS: set to best phase: 0[0m
V (1416) MSPI Timing: config_idx: 23, good[0m
D (1416) MSPI DQS: set to best phase: 0[0m
V (1417) MSPI Timing: config_idx: 23, good[0m
D (1417) MSPI DQS: set to best phase: 0[0m
V (1417) MSPI Timing: config_idx: 23, good[0m
D (1418) MSPI DQS: set to best phase: 0[0m
V (1418) MSPI Timing: config_idx: 23, good[0m
D (1418) MSPI DQS: set to best phase: 0[0m
V (1418) MSPI Timing: config_idx: 23, good[0m
D (1418) MSPI DQS: set to best phase: 0[0m
V (1419) MSPI Timing: config_idx: 23, good[0m
D (1419) MSPI DQS: set to best phase: 0[0m
V (1419) MSPI Timing: config_idx: 23, good[0m
D (1419) MSPI DQS: set to best phase: 0[0m
V (1420) MSPI Timing: config_idx: 23, good[0m
D (1420) MSPI DQS: set to best phase: 0[0m
V (1420) MSPI Timing: config_idx: 23, good[0m
D (1420) MSPI DQS: set to best phase: 0[0m
V (1421) MSPI Timing: config_idx: 23, good[0m
D (1421) MSPI DQS: set to best phase: 0[0m
V (1421) MSPI Timing: config_idx: 23, good[0m
D (1421) MSPI DQS: set to best phase: 0[0m
V (1422) MSPI Timing: config_idx: 23, good[0m
D (1422) MSPI DQS: set to best phase: 0[0m
V (1422) MSPI Timing: config_idx: 23, good[0m
D (1423) MSPI DQS: set to best phase: 0[0m
V (1423) MSPI Timing: config_idx: 23, good[0m
D (1423) MSPI DQS: set to best phase: 0[0m
V (1423) MSPI Timing: config_idx: 23, good[0m
D (1423) MSPI DQS: set to best phase: 0[0m
V (1424) MSPI Timing: config_idx: 23, good[0m
D (1424) MSPI DQS: set to best phase: 0[0m
V (1424) MSPI Timing: config_idx: 23, good[0m
D (1424) MSPI DQS: set to best phase: 0[0m
V (1425) MSPI Timing: config_idx: 23, good[0m
D (1425) MSPI DQS: set to best phase: 0[0m
V (1425) MSPI Timing: config_idx: 23, good[0m
D (1426) MSPI DQS: set to best phase: 0[0m
V (1426) MSPI Timing: config_idx: 23, good[0m
D (1426) MSPI DQS: set to best phase: 0[0m
V (1426) MSPI Timing: config_idx: 23, good[0m
D (1426) MSPI DQS: set to best phase: 0[0m
V (1427) MSPI Timing: config_idx: 23, good[0m
D (1427) MSPI DQS: set to best phase: 0[0m
V (1427) MSPI Timing: config_idx: 23, good[0m
D (1427) MSPI DQS: set to best phase: 0[0m
V (1428) MSPI Timing: config_idx: 23, good[0m
D (1428) MSPI DQS: set to best phase: 0[0m
V (1428) MSPI Timing: config_idx: 23, good[0m
D (1428) MSPI DQS: set to best phase: 0[0m
V (1429) MSPI Timing: config_idx: 23, good[0m
D (1429) MSPI DQS: set to best phase: 0[0m
V (1429) MSPI Timing: config_idx: 23, good[0m
D (1429) MSPI DQS: set to best phase: 0[0m
V (1430) MSPI Timing: config_idx: 23, good[0m
D (1430) MSPI DQS: set to best phase: 0[0m
V (1430) MSPI Timing: config_idx: 23, good[0m
D (1430) MSPI DQS: set to best phase: 0[0m
V (1431) MSPI Timing: config_idx: 23, good[0m
D (1431) MSPI DQS: set to best phase: 0[0m
V (1431) MSPI Timing: config_idx: 23, good[0m
D (1431) MSPI DQS: set to best phase: 0[0m
V (1432) MSPI Timing: config_idx: 23, good[0m
D (1432) MSPI DQS: set to best phase: 0[0m
V (1432) MSPI Timing: config_idx: 23, good[0m
D (1432) MSPI DQS: set to best phase: 0[0m
V (1433) MSPI Timing: config_idx: 23, good[0m
D (1433) MSPI DQS: set to best phase: 0[0m
V (1433) MSPI Timing: config_idx: 23, good[0m
D (1434) MSPI DQS: set to best phase: 0[0m
V (1434) MSPI Timing: config_idx: 23, good[0m
D (1434) MSPI DQS: set to best phase: 0[0m
V (1434) MSPI Timing: config_idx: 23, good[0m
D (1434) MSPI DQS: set to best phase: 0[0m
V (1435) MSPI Timing: config_idx: 23, good[0m
D (1435) MSPI DQS: set to best phase: 0[0m
V (1435) MSPI Timing: config_idx: 23, good[0m
D (1435) MSPI DQS: set to best phase: 0[0m
V (1436) MSPI Timing: config_idx: 23, good[0m
D (1436) MSPI DQS: set to best phase: 0[0m
V (1436) MSPI Timing: config_idx: 23, good[0m
D (1437) MSPI DQS: set to best phase: 0[0m
V (1437) MSPI Timing: config_idx: 23, good[0m
D (1437) MSPI DQS: set to best phase: 0[0m
V (1437) MSPI Timing: config_idx: 23, good[0m
D (1437) MSPI DQS: set to best phase: 0[0m
V (1438) MSPI Timing: config_idx: 23, good[0m
D (1438) MSPI DQS: set to best phase: 0[0m
V (1438) MSPI Timing: config_idx: 23, good[0m
D (1438) MSPI DQS: set to best phase: 0[0m
V (1439) MSPI Timing: config_idx: 23, good[0m
D (1439) MSPI DQS: set to best phase: 0[0m
V (1439) MSPI Timing: config_idx: 23, good[0m
D (1439) MSPI DQS: set to best phase: 0[0m
V (1440) MSPI Timing: config_idx: 23, good[0m
D (1440) MSPI DQS: set to best phase: 0[0m
V (1440) MSPI Timing: config_idx: 24, good[0m
D (1440) MSPI DQS: set to best phase: 0[0m
V (1441) MSPI Timing: config_idx: 24, good[0m
D (1441) MSPI DQS: set to best phase: 0[0m
V (1441) MSPI Timing: config_idx: 24, good[0m
D (1442) MSPI DQS: set to best phase: 0[0m
V (1442) MSPI Timing: config_idx: 24, good[0m
D (1442) MSPI DQS: set to best phase: 0[0m
V (1442) MSPI Timing: config_idx: 24, good[0m
D (1442) MSPI DQS: set to best phase: 0[0m
V (1443) MSPI Timing: config_idx: 24, good[0m
D (1443) MSPI DQS: set to best phase: 0[0m
V (1443) MSPI Timing: config_idx: 24, good[0m
D (1443) MSPI DQS: set to best phase: 0[0m
V (1444) MSPI Timing: config_idx: 24, good[0m
D (1444) MSPI DQS: set to best phase: 0[0m
V (1444) MSPI Timing: config_idx: 24, good[0m
D (1445) MSPI DQS: set to best phase: 0[0m
V (1445) MSPI Timing: config_idx: 24, good[0m
D (1445) MSPI DQS: set to best phase: 0[0m
V (1445) MSPI Timing: config_idx: 24, good[0m
D (1445) MSPI DQS: set to best phase: 0[0m
V (1446) MSPI Timing: config_idx: 24, good[0m
D (1446) MSPI DQS: set to best phase: 0[0m
V (1446) MSPI Timing: config_idx: 24, good[0m
D (1446) MSPI DQS: set to best phase: 0[0m
V (1447) MSPI Timing: config_idx: 24, good[0m
D (1447) MSPI DQS: set to best phase: 0[0m
V (1447) MSPI Timing: config_idx: 24, good[0m
D (1447) MSPI DQS: set to best phase: 0[0m
V (1448) MSPI Timing: config_idx: 24, good[0m
D (1448) MSPI DQS: set to best phase: 0[0m
V (1448) MSPI Timing: config_idx: 24, good[0m
D (1448) MSPI DQS: set to best phase: 0[0m
V (1449) MSPI Timing: config_idx: 24, good[0m
D (1449) MSPI DQS: set to best phase: 0[0m
V (1449) MSPI Timing: config_idx: 24, good[0m
D (1449) MSPI DQS: set to best phase: 0[0m
V (1450) MSPI Timing: config_idx: 24, good[0m
D (1450) MSPI DQS: set to best phase: 0[0m
V (1450) MSPI Timing: config_idx: 24, good[0m
D (1450) MSPI DQS: set to best phase: 0[0m
V (1451) MSPI Timing: config_idx: 24, good[0m
D (1451) MSPI DQS: set to best phase: 0[0m
V (1451) MSPI Timing: config_idx: 24, good[0m
D (1451) MSPI DQS: set to best phase: 0[0m
V (1452) MSPI Timing: config_idx: 24, good[0m
D (1452) MSPI DQS: set to best phase: 0[0m
V (1452) MSPI Timing: config_idx: 24, good[0m
D (1453) MSPI DQS: set to best phase: 0[0m
V (1453) MSPI Timing: config_idx: 24, good[0m
D (1453) MSPI DQS: set to best phase: 0[0m
V (1453) MSPI Timing: config_idx: 24, good[0m
D (1453) MSPI DQS: set to best phase: 0[0m
V (1454) MSPI Timing: config_idx: 24, good[0m
D (1454) MSPI DQS: set to best phase: 0[0m
V (1454) MSPI Timing: config_idx: 24, good[0m
D (1454) MSPI DQS: set to best phase: 0[0m
V (1455) MSPI Timing: config_idx: 24, good[0m
D (1455) MSPI DQS: set to best phase: 0[0m
V (1455) MSPI Timing: config_idx: 24, good[0m
D (1456) MSPI DQS: set to best phase: 0[0m
V (1456) MSPI Timing: config_idx: 24, good[0m
D (1456) MSPI DQS: set to best phase: 0[0m
V (1456) MSPI Timing: config_idx: 24, good[0m
D (1456) MSPI DQS: set to best phase: 0[0m
V (1457) MSPI Timing: config_idx: 24, good[0m
D (1457) MSPI DQS: set to best phase: 0[0m
V (1457) MSPI Timing: config_idx: 24, good[0m
D (1457) MSPI DQS: set to best phase: 0[0m
V (1458) MSPI Timing: config_idx: 24, good[0m
D (1458) MSPI DQS: set to best phase: 0[0m
V (1458) MSPI Timing: config_idx: 24, good[0m
D (1458) MSPI DQS: set to best phase: 0[0m
V (1459) MSPI Timing: config_idx: 24, good[0m
D (1459) MSPI DQS: set to best phase: 0[0m
V (1459) MSPI Timing: config_idx: 24, good[0m
D (1459) MSPI DQS: set to best phase: 0[0m
V (1460) MSPI Timing: config_idx: 24, good[0m
D (1460) MSPI DQS: set to best phase: 0[0m
V (1460) MSPI Timing: config_idx: 24, good[0m
D (1461) MSPI DQS: set to best phase: 0[0m
V (1461) MSPI Timing: config_idx: 24, good[0m
D (1461) MSPI DQS: set to best phase: 0[0m
V (1461) MSPI Timing: config_idx: 24, good[0m
D (1461) MSPI DQS: set to best phase: 0[0m
V (1462) MSPI Timing: config_idx: 24, good[0m
D (1462) MSPI DQS: set to best phase: 0[0m
V (1462) MSPI Timing: config_idx: 24, good[0m
D (1462) MSPI DQS: set to best phase: 0[0m
V (1463) MSPI Timing: config_idx: 24, good[0m
D (1463) MSPI DQS: set to best phase: 0[0m
V (1463) MSPI Timing: config_idx: 24, good[0m
D (1464) MSPI DQS: set to best phase: 0[0m
V (1464) MSPI Timing: config_idx: 24, good[0m
D (1464) MSPI DQS: set to best phase: 0[0m
V (1464) MSPI Timing: config_idx: 24, good[0m
D (1464) MSPI DQS: set to best phase: 0[0m
V (1465) MSPI Timing: config_idx: 24, good[0m
D (1465) MSPI DQS: set to best phase: 0[0m
V (1465) MSPI Timing: config_idx: 24, good[0m
D (1465) MSPI DQS: set to best phase: 0[0m
V (1466) MSPI Timing: config_idx: 24, good[0m
D (1466) MSPI DQS: set to best phase: 0[0m
V (1466) MSPI Timing: config_idx: 24, good[0m
D (1466) MSPI DQS: set to best phase: 0[0m
V (1467) MSPI Timing: config_idx: 24, good[0m
D (1467) MSPI DQS: set to best phase: 0[0m
V (1467) MSPI Timing: config_idx: 24, good[0m
D (1467) MSPI DQS: set to best phase: 0[0m
V (1468) MSPI Timing: config_idx: 24, good[0m
D (1468) MSPI DQS: set to best phase: 0[0m
V (1468) MSPI Timing: config_idx: 24, good[0m
D (1469) MSPI DQS: set to best phase: 0[0m
V (1469) MSPI Timing: config_idx: 24, good[0m
D (1469) MSPI DQS: set to best phase: 0[0m
V (1469) MSPI Timing: config_idx: 24, good[0m
D (1469) MSPI DQS: set to best phase: 0[0m
V (1470) MSPI Timing: config_idx: 24, good[0m
D (1470) MSPI DQS: set to best phase: 0[0m
V (1470) MSPI Timing: config_idx: 24, good[0m
D (1470) MSPI DQS: set to best phase: 0[0m
V (1471) MSPI Timing: config_idx: 24, good[0m
D (1471) MSPI DQS: set to best phase: 0[0m
V (1471) MSPI Timing: config_idx: 24, good[0m
D (1472) MSPI DQS: set to best phase: 0[0m
V (1472) MSPI Timing: config_idx: 24, good[0m
D (1472) MSPI DQS: set to best phase: 0[0m
V (1472) MSPI Timing: config_idx: 24, good[0m
D (1472) MSPI DQS: set to best phase: 0[0m
V (1473) MSPI Timing: config_idx: 24, good[0m
D (1473) MSPI DQS: set to best phase: 0[0m
V (1473) MSPI Timing: config_idx: 24, good[0m
D (1473) MSPI DQS: set to best phase: 0[0m
V (1474) MSPI Timing: config_idx: 24, good[0m
D (1474) MSPI DQS: set to best phase: 0[0m
V (1474) MSPI Timing: config_idx: 24, good[0m
D (1474) MSPI DQS: set to best phase: 0[0m
V (1475) MSPI Timing: config_idx: 24, good[0m
D (1475) MSPI DQS: set to best phase: 0[0m
V (1475) MSPI Timing: config_idx: 24, good[0m
D (1475) MSPI DQS: set to best phase: 0[0m
V (1476) MSPI Timing: config_idx: 24, good[0m
D (1476) MSPI DQS: set to best phase: 0[0m
V (1476) MSPI Timing: config_idx: 24, good[0m
D (1476) MSPI DQS: set to best phase: 0[0m
V (1477) MSPI Timing: config_idx: 24, good[0m
D (1477) MSPI DQS: set to best phase: 0[0m
V (1477) MSPI Timing: config_idx: 24, good[0m
D (1477) MSPI DQS: set to best phase: 0[0m
V (1478) MSPI Timing: config_idx: 24, good[0m
D (1478) MSPI DQS: set to best phase: 0[0m
V (1478) MSPI Timing: config_idx: 24, good[0m
D (1478) MSPI DQS: set to best phase: 0[0m
V (1479) MSPI Timing: config_idx: 24, good[0m
D (1479) MSPI DQS: set to best phase: 0[0m
V (1479) MSPI Timing: config_idx: 24, good[0m
D (1480) MSPI DQS: set to best phase: 0[0m
V (1480) MSPI Timing: config_idx: 24, good[0m
D (1480) MSPI DQS: set to best phase: 0[0m
V (1480) MSPI Timing: config_idx: 24, good[0m
D (1480) MSPI DQS: set to best phase: 0[0m
V (1481) MSPI Timing: config_idx: 24, good[0m
D (1481) MSPI DQS: set to best phase: 0[0m
V (1481) MSPI Timing: config_idx: 24, good[0m
D (1481) MSPI DQS: set to best phase: 0[0m
V (1482) MSPI Timing: config_idx: 24, good[0m
D (1482) MSPI DQS: set to best phase: 0[0m
V (1482) MSPI Timing: config_idx: 24, good[0m
D (1483) MSPI DQS: set to best phase: 0[0m
V (1483) MSPI Timing: config_idx: 24, good[0m
D (1483) MSPI DQS: set to best phase: 0[0m
V (1483) MSPI Timing: config_idx: 24, good[0m
D (1483) MSPI DQS: set to best phase: 0[0m
V (1484) MSPI Timing: config_idx: 24, good[0m
D (1484) MSPI DQS: set to best phase: 0[0m
V (1484) MSPI Timing: config_idx: 24, good[0m
D (1484) MSPI DQS: set to best phase: 0[0m
V (1485) MSPI Timing: config_idx: 24, good[0m
D (1485) MSPI DQS: set to best phase: 0[0m
V (1485) MSPI Timing: config_idx: 24, good[0m
D (1485) MSPI DQS: set to best phase: 0[0m
V (1486) MSPI Timing: config_idx: 24, good[0m
D (1486) MSPI DQS: set to best phase: 0[0m
V (1486) MSPI Timing: config_idx: 24, good[0m
D (1486) MSPI DQS: set to best phase: 0[0m
V (1487) MSPI Timing: config_idx: 24, good[0m
D (1487) MSPI DQS: set to best phase: 0[0m
V (1487) MSPI Timing: config_idx: 24, good[0m
D (1488) MSPI DQS: set to best phase: 0[0m
V (1488) MSPI Timing: config_idx: 24, good[0m
D (1488) MSPI DQS: set to best phase: 0[0m
V (1488) MSPI Timing: config_idx: 24, good[0m
D (1488) MSPI DQS: set to best phase: 0[0m
V (1489) MSPI Timing: config_idx: 24, good[0m
D (1489) MSPI DQS: set to best phase: 0[0m
V (1489) MSPI Timing: config_idx: 24, good[0m
D (1489) MSPI DQS: set to best phase: 0[0m
V (1490) MSPI Timing: config_idx: 24, good[0m
D (1490) MSPI DQS: set to best phase: 0[0m
V (1490) MSPI Timing: config_idx: 25, good[0m
D (1491) MSPI DQS: set to best phase: 0[0m
V (1491) MSPI Timing: config_idx: 25, good[0m
D (1491) MSPI DQS: set to best phase: 0[0m
V (1491) MSPI Timing: config_idx: 25, good[0m
D (1491) MSPI DQS: set to best phase: 0[0m
V (1492) MSPI Timing: config_idx: 25, good[0m
D (1492) MSPI DQS: set to best phase: 0[0m
V (1492) MSPI Timing: config_idx: 25, good[0m
D (1492) MSPI DQS: set to best phase: 0[0m
V (1493) MSPI Timing: config_idx: 25, good[0m
D (1493) MSPI DQS: set to best phase: 0[0m
V (1493) MSPI Timing: config_idx: 25, good[0m
D (1493) MSPI DQS: set to best phase: 0[0m
V (1494) MSPI Timing: config_idx: 25, good[0m
D (1494) MSPI DQS: set to best phase: 0[0m
V (1494) MSPI Timing: config_idx: 25, good[0m
D (1494) MSPI DQS: set to best phase: 0[0m
V (1495) MSPI Timing: config_idx: 25, good[0m
D (1495) MSPI DQS: set to best phase: 0[0m
V (1495) MSPI Timing: config_idx: 25, good[0m
D (1495) MSPI DQS: set to best phase: 0[0m
V (1496) MSPI Timing: config_idx: 25, good[0m
D (1496) MSPI DQS: set to best phase: 0[0m
V (1496) MSPI Timing: config_idx: 25, good[0m
D (1496) MSPI DQS: set to best phase: 0[0m
V (1497) MSPI Timing: config_idx: 25, good[0m
D (1497) MSPI DQS: set to best phase: 0[0m
V (1497) MSPI Timing: config_idx: 25, good[0m
D (1497) MSPI DQS: set to best phase: 0[0m
V (1498) MSPI Timing: config_idx: 25, good[0m
D (1498) MSPI DQS: set to best phase: 0[0m
V (1498) MSPI Timing: config_idx: 25, good[0m
D (1499) MSPI DQS: set to best phase: 0[0m
V (1499) MSPI Timing: config_idx: 25, good[0m
D (1499) MSPI DQS: set to best phase: 0[0m
V (1499) MSPI Timing: config_idx: 25, good[0m
D (1499) MSPI DQS: set to best phase: 0[0m
V (1500) MSPI Timing: config_idx: 25, good[0m
D (1500) MSPI DQS: set to best phase: 0[0m
V (1500) MSPI Timing: config_idx: 25, good[0m
D (1500) MSPI DQS: set to best phase: 0[0m
V (1501) MSPI Timing: config_idx: 25, good[0m
D (1501) MSPI DQS: set to best phase: 0[0m
V (1501) MSPI Timing: config_idx: 25, good[0m
D (1502) MSPI DQS: set to best phase: 0[0m
V (1502) MSPI Timing: config_idx: 25, good[0m
D (1502) MSPI DQS: set to best phase: 0[0m
V (1502) MSPI Timing: config_idx: 25, good[0m
D (1502) MSPI DQS: set to best phase: 0[0m
V (1503) MSPI Timing: config_idx: 25, good[0m
D (1503) MSPI DQS: set to best phase: 0[0m
V (1503) MSPI Timing: config_idx: 25, good[0m
D (1503) MSPI DQS: set to best phase: 0[0m
V (1504) MSPI Timing: config_idx: 25, good[0m
D (1504) MSPI DQS: set to best phase: 0[0m
V (1504) MSPI Timing: config_idx: 25, good[0m
D (1504) MSPI DQS: set to best phase: 0[0m
V (1505) MSPI Timing: config_idx: 25, good[0m
D (1505) MSPI DQS: set to best phase: 0[0m
V (1505) MSPI Timing: config_idx: 25, good[0m
D (1505) MSPI DQS: set to best phase: 0[0m
V (1506) MSPI Timing: config_idx: 25, good[0m
D (1506) MSPI DQS: set to best phase: 0[0m
V (1506) MSPI Timing: config_idx: 25, good[0m
D (1507) MSPI DQS: set to best phase: 0[0m
V (1507) MSPI Timing: config_idx: 25, good[0m
D (1507) MSPI DQS: set to best phase: 0[0m
V (1507) MSPI Timing: config_idx: 25, good[0m
D (1507) MSPI DQS: set to best phase: 0[0m
V (1508) MSPI Timing: config_idx: 25, good[0m
D (1508) MSPI DQS: set to best phase: 0[0m
V (1508) MSPI Timing: config_idx: 25, good[0m
D (1508) MSPI DQS: set to best phase: 0[0m
V (1509) MSPI Timing: config_idx: 25, good[0m
D (1509) MSPI DQS: set to best phase: 0[0m
V (1509) MSPI Timing: config_idx: 25, good[0m
D (1510) MSPI DQS: set to best phase: 0[0m
V (1510) MSPI Timing: config_idx: 25, good[0m
D (1510) MSPI DQS: set to best phase: 0[0m
V (1510) MSPI Timing: config_idx: 25, good[0m
D (1510) MSPI DQS: set to best phase: 0[0m
V (1511) MSPI Timing: config_idx: 25, good[0m
D (1511) MSPI DQS: set to best phase: 0[0m
V (1511) MSPI Timing: config_idx: 25, good[0m
D (1511) MSPI DQS: set to best phase: 0[0m
V (1512) MSPI Timing: config_idx: 25, good[0m
D (1512) MSPI DQS: set to best phase: 0[0m
V (1512) MSPI Timing: config_idx: 25, good[0m
D (1512) MSPI DQS: set to best phase: 0[0m
V (1513) MSPI Timing: config_idx: 25, good[0m
D (1513) MSPI DQS: set to best phase: 0[0m
V (1513) MSPI Timing: config_idx: 25, good[0m
D (1513) MSPI DQS: set to best phase: 0[0m
V (1514) MSPI Timing: config_idx: 25, good[0m
D (1514) MSPI DQS: set to best phase: 0[0m
V (1514) MSPI Timing: config_idx: 25, good[0m
D (1514) MSPI DQS: set to best phase: 0[0m
V (1515) MSPI Timing: config_idx: 25, good[0m
D (1515) MSPI DQS: set to best phase: 0[0m
V (1515) MSPI Timing: config_idx: 25, good[0m
D (1515) MSPI DQS: set to best phase: 0[0m
V (1516) MSPI Timing: config_idx: 25, good[0m
D (1516) MSPI DQS: set to best phase: 0[0m
V (1516) MSPI Timing: config_idx: 25, good[0m
D (1516) MSPI DQS: set to best phase: 0[0m
V (1517) MSPI Timing: config_idx: 25, good[0m
D (1517) MSPI DQS: set to best phase: 0[0m
V (1517) MSPI Timing: config_idx: 25, good[0m
D (1518) MSPI DQS: set to best phase: 0[0m
V (1518) MSPI Timing: config_idx: 25, good[0m
D (1518) MSPI DQS: set to best phase: 0[0m
V (1518) MSPI Timing: config_idx: 25, good[0m
D (1518) MSPI DQS: set to best phase: 0[0m
V (1519) MSPI Timing: config_idx: 25, good[0m
D (1519) MSPI DQS: set to best phase: 0[0m
V (1519) MSPI Timing: config_idx: 25, good[0m
D (1519) MSPI DQS: set to best phase: 0[0m
V (1520) MSPI Timing: config_idx: 25, good[0m
D (1520) MSPI DQS: set to best phase: 0[0m
V (1520) MSPI Timing: config_idx: 25, good[0m
D (1521) MSPI DQS: set to best phase: 0[0m
V (1521) MSPI Timing: config_idx: 25, good[0m
D (1521) MSPI DQS: set to best phase: 0[0m
V (1521) MSPI Timing: config_idx: 25, good[0m
D (1521) MSPI DQS: set to best phase: 0[0m
V (1522) MSPI Timing: config_idx: 25, good[0m
D (1522) MSPI DQS: set to best phase: 0[0m
V (1522) MSPI Timing: config_idx: 25, good[0m
D (1522) MSPI DQS: set to best phase: 0[0m
V (1523) MSPI Timing: config_idx: 25, good[0m
D (1523) MSPI DQS: set to best phase: 0[0m
V (1523) MSPI Timing: config_idx: 25, good[0m
D (1523) MSPI DQS: set to best phase: 0[0m
V (1524) MSPI Timing: config_idx: 25, good[0m
D (1524) MSPI DQS: set to best phase: 0[0m
V (1524) MSPI Timing: config_idx: 25, good[0m
D (1524) MSPI DQS: set to best phase: 0[0m
V (1525) MSPI Timing: config_idx: 25, good[0m
D (1525) MSPI DQS: set to best phase: 0[0m
V (1525) MSPI Timing: config_idx: 25, good[0m
D (1526) MSPI DQS: set to best phase: 0[0m
V (1526) MSPI Timing: config_idx: 25, good[0m
D (1526) MSPI DQS: set to best phase: 0[0m
V (1526) MSPI Timing: config_idx: 25, good[0m
D (1526) MSPI DQS: set to best phase: 0[0m
V (1527) MSPI Timing: config_idx: 25, good[0m
D (1527) MSPI DQS: set to best phase: 0[0m
V (1527) MSPI Timing: config_idx: 25, good[0m
D (1527) MSPI DQS: set to best phase: 0[0m
V (1528) MSPI Timing: config_idx: 25, good[0m
D (1528) MSPI DQS: set to best phase: 0[0m
V (1528) MSPI Timing: config_idx: 25, good[0m
D (1529) MSPI DQS: set to best phase: 0[0m
V (1529) MSPI Timing: config_idx: 25, good[0m
D (1529) MSPI DQS: set to best phase: 0[0m
V (1529) MSPI Timing: config_idx: 25, good[0m
D (1529) MSPI DQS: set to best phase: 0[0m
V (1530) MSPI Timing: config_idx: 25, good[0m
D (1530) MSPI DQS: set to best phase: 0[0m
V (1530) MSPI Timing: config_idx: 25, good[0m
D (1530) MSPI DQS: set to best phase: 0[0m
V (1531) MSPI Timing: config_idx: 25, good[0m
D (1531) MSPI DQS: set to best phase: 0[0m
V (1531) MSPI Timing: config_idx: 25, good[0m
D (1531) MSPI DQS: set to best phase: 0[0m
V (1532) MSPI Timing: config_idx: 25, good[0m
D (1532) MSPI DQS: set to best phase: 0[0m
V (1532) MSPI Timing: config_idx: 25, good[0m
D (1532) MSPI DQS: set to best phase: 0[0m
V (1533) MSPI Timing: config_idx: 25, good[0m
D (1533) MSPI DQS: set to best phase: 0[0m
V (1533) MSPI Timing: config_idx: 25, good[0m
D (1534) MSPI DQS: set to best phase: 0[0m
V (1534) MSPI Timing: config_idx: 25, good[0m
D (1534) MSPI DQS: set to best phase: 0[0m
V (1534) MSPI Timing: config_idx: 25, good[0m
D (1534) MSPI DQS: set to best phase: 0[0m
V (1535) MSPI Timing: config_idx: 25, good[0m
D (1535) MSPI DQS: set to best phase: 0[0m
V (1535) MSPI Timing: config_idx: 25, good[0m
D (1535) MSPI DQS: set to best phase: 0[0m
V (1536) MSPI Timing: config_idx: 25, good[0m
D (1536) MSPI DQS: set to best phase: 0[0m
V (1536) MSPI Timing: config_idx: 25, good[0m
D (1537) MSPI DQS: set to best phase: 0[0m
V (1537) MSPI Timing: config_idx: 25, good[0m
D (1537) MSPI DQS: set to best phase: 0[0m
V (1537) MSPI Timing: config_idx: 25, good[0m
D (1537) MSPI DQS: set to best phase: 0[0m
V (1538) MSPI Timing: config_idx: 25, good[0m
D (1538) MSPI DQS: set to best phase: 0[0m
V (1538) MSPI Timing: config_idx: 25, good[0m
D (1538) MSPI DQS: set to best phase: 0[0m
V (1539) MSPI Timing: config_idx: 25, good[0m
D (1539) MSPI DQS: set to best phase: 0[0m
V (1539) MSPI Timing: config_idx: 25, good[0m
D (1540) MSPI DQS: set to best phase: 0[0m
V (1540) MSPI Timing: config_idx: 25, good[0m
D (1540) MSPI DQS: set to best phase: 0[0m
V (1540) MSPI Timing: config_idx: 26, good[0m
D (1540) MSPI DQS: set to best phase: 0[0m
V (1541) MSPI Timing: config_idx: 26, good[0m
D (1541) MSPI DQS: set to best phase: 0[0m
V (1541) MSPI Timing: config_idx: 26, good[0m
D (1541) MSPI DQS: set to best phase: 0[0m
V (1542) MSPI Timing: config_idx: 26, good[0m
D (1542) MSPI DQS: set to best phase: 0[0m
V (1542) MSPI Timing: config_idx: 26, good[0m
D (1542) MSPI DQS: set to best phase: 0[0m
V (1543) MSPI Timing: config_idx: 26, good[0m
D (1543) MSPI DQS: set to best phase: 0[0m
V (1543) MSPI Timing: config_idx: 26, good[0m
D (1543) MSPI DQS: set to best phase: 0[0m
V (1544) MSPI Timing: config_idx: 26, good[0m
D (1544) MSPI DQS: set to best phase: 0[0m
V (1544) MSPI Timing: config_idx: 26, good[0m
D (1545) MSPI DQS: set to best phase: 0[0m
V (1545) MSPI Timing: config_idx: 26, good[0m
D (1545) MSPI DQS: set to best phase: 0[0m
V (1545) MSPI Timing: config_idx: 26, good[0m
D (1545) MSPI DQS: set to best phase: 0[0m
V (1546) MSPI Timing: config_idx: 26, good[0m
D (1546) MSPI DQS: set to best phase: 0[0m
V (1546) MSPI Timing: config_idx: 26, good[0m
D (1546) MSPI DQS: set to best phase: 0[0m
V (1547) MSPI Timing: config_idx: 26, good[0m
D (1547) MSPI DQS: set to best phase: 0[0m
V (1547) MSPI Timing: config_idx: 26, good[0m
D (1548) MSPI DQS: set to best phase: 0[0m
V (1548) MSPI Timing: config_idx: 26, good[0m
D (1548) MSPI DQS: set to best phase: 0[0m
V (1548) MSPI Timing: config_idx: 26, good[0m
D (1548) MSPI DQS: set to best phase: 0[0m
V (1549) MSPI Timing: config_idx: 26, good[0m
D (1549) MSPI DQS: set to best phase: 0[0m
V (1549) MSPI Timing: config_idx: 26, good[0m
D (1549) MSPI DQS: set to best phase: 0[0m
V (1550) MSPI Timing: config_idx: 26, good[0m
D (1550) MSPI DQS: set to best phase: 0[0m
V (1550) MSPI Timing: config_idx: 26, good[0m
D (1550) MSPI DQS: set to best phase: 0[0m
V (1551) MSPI Timing: config_idx: 26, good[0m
D (1551) MSPI DQS: set to best phase: 0[0m
V (1551) MSPI Timing: config_idx: 26, good[0m
D (1551) MSPI DQS: set to best phase: 0[0m
V (1552) MSPI Timing: config_idx: 26, good[0m
D (1552) MSPI DQS: set to best phase: 0[0m
V (1552) MSPI Timing: config_idx: 26, good[0m
D (1553) MSPI DQS: set to best phase: 0[0m
V (1553) MSPI Timing: config_idx: 26, good[0m
D (1553) MSPI DQS: set to best phase: 0[0m
V (1553) MSPI Timing: config_idx: 26, good[0m
D (1553) MSPI DQS: set to best phase: 0[0m
V (1554) MSPI Timing: config_idx: 26, good[0m
D (1554) MSPI DQS: set to best phase: 0[0m
V (1554) MSPI Timing: config_idx: 26, good[0m
D (1554) MSPI DQS: set to best phase: 0[0m
V (1555) MSPI Timing: config_idx: 26, good[0m
D (1555) MSPI DQS: set to best phase: 0[0m
V (1555) MSPI Timing: config_idx: 26, good[0m
D (1556) MSPI DQS: set to best phase: 0[0m
V (1556) MSPI Timing: config_idx: 26, good[0m
D (1556) MSPI DQS: set to best phase: 0[0m
V (1556) MSPI Timing: config_idx: 26, good[0m
D (1556) MSPI DQS: set to best phase: 0[0m
V (1557) MSPI Timing: config_idx: 26, good[0m
D (1557) MSPI DQS: set to best phase: 0[0m
V (1557) MSPI Timing: config_idx: 26, good[0m
D (1557) MSPI DQS: set to best phase: 0[0m
V (1558) MSPI Timing: config_idx: 26, good[0m
D (1558) MSPI DQS: set to best phase: 0[0m
V (1558) MSPI Timing: config_idx: 26, good[0m
D (1558) MSPI DQS: set to best phase: 0[0m
V (1559) MSPI Timing: config_idx: 26, good[0m
D (1559) MSPI DQS: set to best phase: 0[0m
V (1559) MSPI Timing: config_idx: 26, good[0m
D (1559) MSPI DQS: set to best phase: 0[0m
V (1560) MSPI Timing: config_idx: 26, good[0m
D (1560) MSPI DQS: set to best phase: 0[0m
V (1560) MSPI Timing: config_idx: 26, good[0m
D (1560) MSPI DQS: set to best phase: 0[0m
V (1561) MSPI Timing: config_idx: 26, good[0m
D (1561) MSPI DQS: set to best phase: 0[0m
V (1561) MSPI Timing: config_idx: 26, good[0m
D (1561) MSPI DQS: set to best phase: 0[0m
V (1562) MSPI Timing: config_idx: 26, good[0m
D (1562) MSPI DQS: set to best phase: 0[0m
V (1562) MSPI Timing: config_idx: 26, good[0m
D (1562) MSPI DQS: set to best phase: 0[0m
V (1563) MSPI Timing: config_idx: 26, good[0m
D (1563) MSPI DQS: set to best phase: 0[0m
V (1563) MSPI Timing: config_idx: 26, good[0m
D (1564) MSPI DQS: set to best phase: 0[0m
V (1564) MSPI Timing: config_idx: 26, good[0m
D (1564) MSPI DQS: set to best phase: 0[0m
V (1564) MSPI Timing: config_idx: 26, good[0m
D (1564) MSPI DQS: set to best phase: 0[0m
V (1565) MSPI Timing: config_idx: 26, good[0m
D (1565) MSPI DQS: set to best phase: 0[0m
V (1565) MSPI Timing: config_idx: 26, good[0m
D (1565) MSPI DQS: set to best phase: 0[0m
V (1566) MSPI Timing: config_idx: 26, good[0m
D (1566) MSPI DQS: set to best phase: 0[0m
V (1566) MSPI Timing: config_idx: 26, good[0m
D (1567) MSPI DQS: set to best phase: 0[0m
V (1567) MSPI Timing: config_idx: 26, good[0m
D (1567) MSPI DQS: set to best phase: 0[0m
V (1567) MSPI Timing: config_idx: 26, good[0m
D (1567) MSPI DQS: set to best phase: 0[0m
V (1568) MSPI Timing: config_idx: 26, good[0m
D (1568) MSPI DQS: set to best phase: 0[0m
V (1568) MSPI Timing: config_idx: 26, good[0m
D (1568) MSPI DQS: set to best phase: 0[0m
V (1569) MSPI Timing: config_idx: 26, good[0m
D (1569) MSPI DQS: set to best phase: 0[0m
V (1569) MSPI Timing: config_idx: 26, good[0m
D (1569) MSPI DQS: set to best phase: 0[0m
V (1570) MSPI Timing: config_idx: 26, good[0m
D (1570) MSPI DQS: set to best phase: 0[0m
V (1570) MSPI Timing: config_idx: 26, good[0m
D (1570) MSPI DQS: set to best phase: 0[0m
V (1571) MSPI Timing: config_idx: 26, good[0m
D (1571) MSPI DQS: set to best phase: 0[0m
V (1571) MSPI Timing: config_idx: 26, good[0m
D (1572) MSPI DQS: set to best phase: 0[0m
V (1572) MSPI Timing: config_idx: 26, good[0m
D (1572) MSPI DQS: set to best phase: 0[0m
V (1572) MSPI Timing: config_idx: 26, good[0m
D (1572) MSPI DQS: set to best phase: 0[0m
V (1573) MSPI Timing: config_idx: 26, good[0m
D (1573) MSPI DQS: set to best phase: 0[0m
V (1573) MSPI Timing: config_idx: 26, good[0m
D (1573) MSPI DQS: set to best phase: 0[0m
V (1574) MSPI Timing: config_idx: 26, good[0m
D (1574) MSPI DQS: set to best phase: 0[0m
V (1574) MSPI Timing: config_idx: 26, good[0m
D (1575) MSPI DQS: set to best phase: 0[0m
V (1575) MSPI Timing: config_idx: 26, good[0m
D (1575) MSPI DQS: set to best phase: 0[0m
V (1575) MSPI Timing: config_idx: 26, good[0m
D (1575) MSPI DQS: set to best phase: 0[0m
V (1576) MSPI Timing: config_idx: 26, good[0m
D (1576) MSPI DQS: set to best phase: 0[0m
V (1576) MSPI Timing: config_idx: 26, good[0m
D (1576) MSPI DQS: set to best phase: 0[0m
V (1577) MSPI Timing: config_idx: 26, good[0m
D (1577) MSPI DQS: set to best phase: 0[0m
V (1577) MSPI Timing: config_idx: 26, good[0m
D (1577) MSPI DQS: set to best phase: 0[0m
V (1578) MSPI Timing: config_idx: 26, good[0m
D (1578) MSPI DQS: set to best phase: 0[0m
V (1578) MSPI Timing: config_idx: 26, good[0m
D (1578) MSPI DQS: set to best phase: 0[0m
V (1579) MSPI Timing: config_idx: 26, good[0m
D (1579) MSPI DQS: set to best phase: 0[0m
V (1579) MSPI Timing: config_idx: 26, good[0m
D (1579) MSPI DQS: set to best phase: 0[0m
V (1580) MSPI Timing: config_idx: 26, good[0m
D (1580) MSPI DQS: set to best phase: 0[0m
V (1580) MSPI Timing: config_idx: 26, good[0m
D (1580) MSPI DQS: set to best phase: 0[0m
V (1581) MSPI Timing: config_idx: 26, good[0m
D (1581) MSPI DQS: set to best phase: 0[0m
V (1581) MSPI Timing: config_idx: 26, good[0m
D (1581) MSPI DQS: set to best phase: 0[0m
V (1582) MSPI Timing: config_idx: 26, good[0m
D (1582) MSPI DQS: set to best phase: 0[0m
V (1582) MSPI Timing: config_idx: 26, good[0m
D (1583) MSPI DQS: set to best phase: 0[0m
V (1583) MSPI Timing: config_idx: 26, good[0m
D (1583) MSPI DQS: set to best phase: 0[0m
V (1583) MSPI Timing: config_idx: 26, good[0m
D (1583) MSPI DQS: set to best phase: 0[0m
V (1584) MSPI Timing: config_idx: 26, good[0m
D (1584) MSPI DQS: set to best phase: 0[0m
V (1584) MSPI Timing: config_idx: 26, good[0m
D (1584) MSPI DQS: set to best phase: 0[0m
V (1585) MSPI Timing: config_idx: 26, good[0m
D (1585) MSPI DQS: set to best phase: 0[0m
V (1585) MSPI Timing: config_idx: 26, good[0m
D (1586) MSPI DQS: set to best phase: 0[0m
V (1586) MSPI Timing: config_idx: 26, good[0m
D (1586) MSPI DQS: set to best phase: 0[0m
V (1586) MSPI Timing: config_idx: 26, good[0m
D (1586) MSPI DQS: set to best phase: 0[0m
V (1587) MSPI Timing: config_idx: 26, good[0m
D (1587) MSPI DQS: set to best phase: 0[0m
V (1587) MSPI Timing: config_idx: 26, good[0m
D (1587) MSPI DQS: set to best phase: 0[0m
V (1588) MSPI Timing: config_idx: 26, good[0m
D (1588) MSPI DQS: set to best phase: 0[0m
V (1588) MSPI Timing: config_idx: 26, good[0m
D (1588) MSPI DQS: set to best phase: 0[0m
V (1589) MSPI Timing: config_idx: 26, good[0m
D (1589) MSPI DQS: set to best phase: 0[0m
V (1589) MSPI Timing: config_idx: 26, good[0m
D (1589) MSPI DQS: set to best phase: 0[0m
V (1590) MSPI Timing: config_idx: 26, good[0m
D (1590) MSPI DQS: set to best phase: 0[0m
V (1590) MSPI Timing: config_idx: 27, good[0m
D (1591) MSPI DQS: set to best phase: 0[0m
V (1591) MSPI Timing: config_idx: 27, good[0m
D (1591) MSPI DQS: set to best phase: 0[0m
V (1591) MSPI Timing: config_idx: 27, good[0m
D (1591) MSPI DQS: set to best phase: 0[0m
V (1592) MSPI Timing: config_idx: 27, good[0m
D (1592) MSPI DQS: set to best phase: 0[0m
V (1592) MSPI Timing: config_idx: 27, good[0m
D (1592) MSPI DQS: set to best phase: 0[0m
V (1593) MSPI Timing: config_idx: 27, good[0m
D (1593) MSPI DQS: set to best phase: 0[0m
V (1593) MSPI Timing: config_idx: 27, good[0m
D (1594) MSPI DQS: set to best phase: 0[0m
V (1594) MSPI Timing: config_idx: 27, good[0m
D (1594) MSPI DQS: set to best phase: 0[0m
V (1594) MSPI Timing: config_idx: 27, good[0m
D (1594) MSPI DQS: set to best phase: 0[0m
V (1595) MSPI Timing: config_idx: 27, good[0m
D (1595) MSPI DQS: set to best phase: 0[0m
V (1595) MSPI Timing: config_idx: 27, good[0m
D (1595) MSPI DQS: set to best phase: 0[0m
V (1596) MSPI Timing: config_idx: 27, good[0m
D (1596) MSPI DQS: set to best phase: 0[0m
V (1596) MSPI Timing: config_idx: 27, good[0m
D (1596) MSPI DQS: set to best phase: 0[0m
V (1597) MSPI Timing: config_idx: 27, good[0m
D (1597) MSPI DQS: set to best phase: 0[0m
V (1597) MSPI Timing: config_idx: 27, good[0m
D (1597) MSPI DQS: set to best phase: 0[0m
V (1598) MSPI Timing: config_idx: 27, good[0m
D (1598) MSPI DQS: set to best phase: 0[0m
V (1598) MSPI Timing: config_idx: 27, good[0m
D (1598) MSPI DQS: set to best phase: 0[0m
V (1599) MSPI Timing: config_idx: 27, good[0m
D (1599) MSPI DQS: set to best phase: 0[0m
V (1599) MSPI Timing: config_idx: 27, good[0m
D (1599) MSPI DQS: set to best phase: 0[0m
V (1600) MSPI Timing: config_idx: 27, good[0m
D (1600) MSPI DQS: set to best phase: 0[0m
V (1600) MSPI Timing: config_idx: 27, good[0m
D (1600) MSPI DQS: set to best phase: 0[0m
V (1601) MSPI Timing: config_idx: 27, good[0m
D (1601) MSPI DQS: set to best phase: 0[0m
V (1601) MSPI Timing: config_idx: 27, good[0m
D (1602) MSPI DQS: set to best phase: 0[0m
V (1602) MSPI Timing: config_idx: 27, good[0m
D (1602) MSPI DQS: set to best phase: 0[0m
V (1602) MSPI Timing: config_idx: 27, good[0m
D (1602) MSPI DQS: set to best phase: 0[0m
V (1603) MSPI Timing: config_idx: 27, good[0m
D (1603) MSPI DQS: set to best phase: 0[0m
V (1603) MSPI Timing: config_idx: 27, good[0m
D (1603) MSPI DQS: set to best phase: 0[0m
V (1604) MSPI Timing: config_idx: 27, good[0m
D (1604) MSPI DQS: set to best phase: 0[0m
V (1604) MSPI Timing: config_idx: 27, good[0m
D (1605) MSPI DQS: set to best phase: 0[0m
V (1605) MSPI Timing: config_idx: 27, good[0m
D (1605) MSPI DQS: set to best phase: 0[0m
V (1605) MSPI Timing: config_idx: 27, good[0m
D (1605) MSPI DQS: set to best phase: 0[0m
V (1606) MSPI Timing: config_idx: 27, good[0m
D (1606) MSPI DQS: set to best phase: 0[0m
V (1606) MSPI Timing: config_idx: 27, good[0m
D (1606) MSPI DQS: set to best phase: 0[0m
V (1607) MSPI Timing: config_idx: 27, good[0m
D (1607) MSPI DQS: set to best phase: 0[0m
V (1607) MSPI Timing: config_idx: 27, good[0m
D (1607) MSPI DQS: set to best phase: 0[0m
V (1608) MSPI Timing: config_idx: 27, good[0m
D (1608) MSPI DQS: set to best phase: 0[0m
V (1608) MSPI Timing: config_idx: 27, good[0m
D (1608) MSPI DQS: set to best phase: 0[0m
V (1609) MSPI Timing: config_idx: 27, good[0m
D (1609) MSPI DQS: set to best phase: 0[0m
V (1609) MSPI Timing: config_idx: 27, good[0m
D (1610) MSPI DQS: set to best phase: 0[0m
V (1610) MSPI Timing: config_idx: 27, good[0m
D (1610) MSPI DQS: set to best phase: 0[0m
V (1610) MSPI Timing: config_idx: 27, good[0m
D (1610) MSPI DQS: set to best phase: 0[0m
V (1611) MSPI Timing: config_idx: 27, good[0m
D (1611) MSPI DQS: set to best phase: 0[0m
V (1611) MSPI Timing: config_idx: 27, good[0m
D (1611) MSPI DQS: set to best phase: 0[0m
V (1612) MSPI Timing: config_idx: 27, good[0m
D (1612) MSPI DQS: set to best phase: 0[0m
V (1612) MSPI Timing: config_idx: 27, good[0m
D (1613) MSPI DQS: set to best phase: 0[0m
V (1613) MSPI Timing: config_idx: 27, good[0m
D (1613) MSPI DQS: set to best phase: 0[0m
V (1613) MSPI Timing: config_idx: 27, good[0m
D (1613) MSPI DQS: set to best phase: 0[0m
V (1614) MSPI Timing: config_idx: 27, good[0m
D (1614) MSPI DQS: set to best phase: 0[0m
V (1614) MSPI Timing: config_idx: 27, good[0m
D (1614) MSPI DQS: set to best phase: 0[0m
V (1615) MSPI Timing: config_idx: 27, good[0m
D (1615) MSPI DQS: set to best phase: 0[0m
V (1615) MSPI Timing: config_idx: 27, good[0m
D (1616) MSPI DQS: set to best phase: 0[0m
V (1616) MSPI Timing: config_idx: 27, good[0m
D (1616) MSPI DQS: set to best phase: 0[0m
V (1616) MSPI Timing: config_idx: 27, good[0m
D (1616) MSPI DQS: set to best phase: 0[0m
V (1617) MSPI Timing: config_idx: 27, good[0m
D (1617) MSPI DQS: set to best phase: 0[0m
V (1617) MSPI Timing: config_idx: 27, good[0m
D (1617) MSPI DQS: set to best phase: 0[0m
V (1618) MSPI Timing: config_idx: 27, good[0m
D (1618) MSPI DQS: set to best phase: 0[0m
V (1618) MSPI Timing: config_idx: 27, good[0m
D (1618) MSPI DQS: set to best phase: 0[0m
V (1619) MSPI Timing: config_idx: 27, good[0m
D (1619) MSPI DQS: set to best phase: 0[0m
V (1619) MSPI Timing: config_idx: 27, good[0m
D (1619) MSPI DQS: set to best phase: 0[0m
V (1620) MSPI Timing: config_idx: 27, good[0m
D (1620) MSPI DQS: set to best phase: 0[0m
V (1620) MSPI Timing: config_idx: 27, good[0m
D (1621) MSPI DQS: set to best phase: 0[0m
V (1621) MSPI Timing: config_idx: 27, good[0m
D (1621) MSPI DQS: set to best phase: 0[0m
V (1621) MSPI Timing: config_idx: 27, good[0m
D (1621) MSPI DQS: set to best phase: 0[0m
V (1622) MSPI Timing: config_idx: 27, good[0m
D (1622) MSPI DQS: set to best phase: 0[0m
V (1622) MSPI Timing: config_idx: 27, good[0m
D (1622) MSPI DQS: set to best phase: 0[0m
V (1623) MSPI Timing: config_idx: 27, good[0m
D (1623) MSPI DQS: set to best phase: 0[0m
V (1623) MSPI Timing: config_idx: 27, good[0m
D (1624) MSPI DQS: set to best phase: 0[0m
V (1624) MSPI Timing: config_idx: 27, good[0m
D (1624) MSPI DQS: set to best phase: 0[0m
V (1624) MSPI Timing: config_idx: 27, good[0m
D (1624) MSPI DQS: set to best phase: 0[0m
V (1625) MSPI Timing: config_idx: 27, good[0m
D (1625) MSPI DQS: set to best phase: 0[0m
V (1625) MSPI Timing: config_idx: 27, good[0m
D (1625) MSPI DQS: set to best phase: 0[0m
V (1626) MSPI Timing: config_idx: 27, good[0m
D (1626) MSPI DQS: set to best phase: 0[0m
V (1626) MSPI Timing: config_idx: 27, good[0m
D (1626) MSPI DQS: set to best phase: 0[0m
V (1627) MSPI Timing: config_idx: 27, good[0m
D (1627) MSPI DQS: set to best phase: 0[0m
V (1627) MSPI Timing: config_idx: 27, good[0m
D (1627) MSPI DQS: set to best phase: 0[0m
V (1628) MSPI Timing: config_idx: 27, good[0m
D (1628) MSPI DQS: set to best phase: 0[0m
V (1628) MSPI Timing: config_idx: 27, good[0m
D (1628) MSPI DQS: set to best phase: 0[0m
V (1629) MSPI Timing: config_idx: 27, good[0m
D (1629) MSPI DQS: set to best phase: 0[0m
V (1629) MSPI Timing: config_idx: 27, good[0m
D (1629) MSPI DQS: set to best phase: 0[0m
V (1630) MSPI Timing: config_idx: 27, good[0m
D (1630) MSPI DQS: set to best phase: 0[0m
V (1630) MSPI Timing: config_idx: 27, good[0m
D (1630) MSPI DQS: set to best phase: 0[0m
V (1631) MSPI Timing: config_idx: 27, good[0m
D (1631) MSPI DQS: set to best phase: 0[0m
V (1631) MSPI Timing: config_idx: 27, good[0m
D (1632) MSPI DQS: set to best phase: 0[0m
V (1632) MSPI Timing: config_idx: 27, good[0m
D (1632) MSPI DQS: set to best phase: 0[0m
V (1632) MSPI Timing: config_idx: 27, good[0m
D (1632) MSPI DQS: set to best phase: 0[0m
V (1633) MSPI Timing: config_idx: 27, good[0m
D (1633) MSPI DQS: set to best phase: 0[0m
V (1633) MSPI Timing: config_idx: 27, good[0m
D (1633) MSPI DQS: set to best phase: 0[0m
V (1634) MSPI Timing: config_idx: 27, good[0m
D (1634) MSPI DQS: set to best phase: 0[0m
V (1634) MSPI Timing: config_idx: 27, good[0m
D (1635) MSPI DQS: set to best phase: 0[0m
V (1635) MSPI Timing: config_idx: 27, good[0m
D (1635) MSPI DQS: set to best phase: 0[0m
V (1635) MSPI Timing: config_idx: 27, good[0m
D (1635) MSPI DQS: set to best phase: 0[0m
V (1636) MSPI Timing: config_idx: 27, good[0m
D (1636) MSPI DQS: set to best phase: 0[0m
V (1636) MSPI Timing: config_idx: 27, good[0m
D (1636) MSPI DQS: set to best phase: 0[0m
V (1637) MSPI Timing: config_idx: 27, good[0m
D (1637) MSPI DQS: set to best phase: 0[0m
V (1637) MSPI Timing: config_idx: 27, good[0m
D (1637) MSPI DQS: set to best phase: 0[0m
V (1638) MSPI Timing: config_idx: 27, good[0m
D (1638) MSPI DQS: set to best phase: 0[0m
V (1638) MSPI Timing: config_idx: 27, good[0m
D (1638) MSPI DQS: set to best phase: 0[0m
V (1639) MSPI Timing: config_idx: 27, good[0m
D (1639) MSPI DQS: set to best phase: 0[0m
V (1639) MSPI Timing: config_idx: 27, good[0m
D (1640) MSPI DQS: set to best phase: 0[0m
V (1640) MSPI Timing: config_idx: 27, good[0m
D (1640) MSPI DQS: set to best phase: 0[0m
V (1640) MSPI Timing: config_idx: 28, good[0m
D (1640) MSPI DQS: set to best phase: 0[0m
V (1641) MSPI Timing: config_idx: 28, good[0m
D (1641) MSPI DQS: set to best phase: 0[0m
V (1641) MSPI Timing: config_idx: 28, good[0m
D (1641) MSPI DQS: set to best phase: 0[0m
V (1642) MSPI Timing: config_idx: 28, good[0m
D (1642) MSPI DQS: set to best phase: 0[0m
V (1642) MSPI Timing: config_idx: 28, good[0m
D (1643) MSPI DQS: set to best phase: 0[0m
V (1643) MSPI Timing: config_idx: 28, good[0m
D (1643) MSPI DQS: set to best phase: 0[0m
V (1643) MSPI Timing: config_idx: 28, good[0m
D (1643) MSPI DQS: set to best phase: 0[0m
V (1644) MSPI Timing: config_idx: 28, good[0m
D (1644) MSPI DQS: set to best phase: 0[0m
V (1644) MSPI Timing: config_idx: 28, good[0m
D (1644) MSPI DQS: set to best phase: 0[0m
V (1645) MSPI Timing: config_idx: 28, good[0m
D (1645) MSPI DQS: set to best phase: 0[0m
V (1645) MSPI Timing: config_idx: 28, good[0m
D (1646) MSPI DQS: set to best phase: 0[0m
V (1646) MSPI Timing: config_idx: 28, good[0m
D (1646) MSPI DQS: set to best phase: 0[0m
V (1646) MSPI Timing: config_idx: 28, good[0m
D (1646) MSPI DQS: set to best phase: 0[0m
V (1647) MSPI Timing: config_idx: 28, good[0m
D (1647) MSPI DQS: set to best phase: 0[0m
V (1647) MSPI Timing: config_idx: 28, good[0m
D (1647) MSPI DQS: set to best phase: 0[0m
V (1648) MSPI Timing: config_idx: 28, good[0m
D (1648) MSPI DQS: set to best phase: 0[0m
V (1648) MSPI Timing: config_idx: 28, good[0m
D (1648) MSPI DQS: set to best phase: 0[0m
V (1649) MSPI Timing: config_idx: 28, good[0m
D (1649) MSPI DQS: set to best phase: 0[0m
V (1649) MSPI Timing: config_idx: 28, good[0m
D (1649) MSPI DQS: set to best phase: 0[0m
V (1650) MSPI Timing: config_idx: 28, good[0m
D (1650) MSPI DQS: set to best phase: 0[0m
V (1650) MSPI Timing: config_idx: 28, good[0m
D (1651) MSPI DQS: set to best phase: 0[0m
V (1651) MSPI Timing: config_idx: 28, good[0m
D (1651) MSPI DQS: set to best phase: 0[0m
V (1651) MSPI Timing: config_idx: 28, good[0m
D (1651) MSPI DQS: set to best phase: 0[0m
V (1652) MSPI Timing: config_idx: 28, good[0m
D (1652) MSPI DQS: set to best phase: 0[0m
V (1652) MSPI Timing: config_idx: 28, good[0m
D (1652) MSPI DQS: set to best phase: 0[0m
V (1653) MSPI Timing: config_idx: 28, good[0m
D (1653) MSPI DQS: set to best phase: 0[0m
V (1653) MSPI Timing: config_idx: 28, good[0m
D (1654) MSPI DQS: set to best phase: 0[0m
V (1654) MSPI Timing: config_idx: 28, good[0m
D (1654) MSPI DQS: set to best phase: 0[0m
V (1654) MSPI Timing: config_idx: 28, good[0m
D (1654) MSPI DQS: set to best phase: 0[0m
V (1655) MSPI Timing: config_idx: 28, good[0m
D (1655) MSPI DQS: set to best phase: 0[0m
V (1655) MSPI Timing: config_idx: 28, good[0m
D (1655) MSPI DQS: set to best phase: 0[0m
V (1656) MSPI Timing: config_idx: 28, good[0m
D (1656) MSPI DQS: set to best phase: 0[0m
V (1656) MSPI Timing: config_idx: 28, good[0m
D (1656) MSPI DQS: set to best phase: 0[0m
V (1657) MSPI Timing: config_idx: 28, good[0m
D (1657) MSPI DQS: set to best phase: 0[0m
V (1657) MSPI Timing: config_idx: 28, good[0m
D (1657) MSPI DQS: set to best phase: 0[0m
V (1658) MSPI Timing: config_idx: 28, good[0m
D (1658) MSPI DQS: set to best phase: 0[0m
V (1658) MSPI Timing: config_idx: 28, good[0m
D (1658) MSPI DQS: set to best phase: 0[0m
V (1659) MSPI Timing: config_idx: 28, good[0m
D (1659) MSPI DQS: set to best phase: 0[0m
V (1659) MSPI Timing: config_idx: 28, good[0m
D (1659) MSPI DQS: set to best phase: 0[0m
V (1660) MSPI Timing: config_idx: 28, good[0m
D (1660) MSPI DQS: set to best phase: 0[0m
V (1660) MSPI Timing: config_idx: 28, good[0m
D (1660) MSPI DQS: set to best phase: 0[0m
V (1661) MSPI Timing: config_idx: 28, good[0m
D (1661) MSPI DQS: set to best phase: 0[0m
V (1661) MSPI Timing: config_idx: 28, good[0m
D (1662) MSPI DQS: set to best phase: 0[0m
V (1662) MSPI Timing: config_idx: 28, good[0m
D (1662) MSPI DQS: set to best phase: 0[0m
V (1662) MSPI Timing: config_idx: 28, good[0m
D (1662) MSPI DQS: set to best phase: 0[0m
V (1663) MSPI Timing: config_idx: 28, good[0m
D (1663) MSPI DQS: set to best phase: 0[0m
V (1663) MSPI Timing: config_idx: 28, good[0m
D (1663) MSPI DQS: set to best phase: 0[0m
V (1664) MSPI Timing: config_idx: 28, good[0m
D (1664) MSPI DQS: set to best phase: 0[0m
V (1664) MSPI Timing: config_idx: 28, good[0m
D (1665) MSPI DQS: set to best phase: 0[0m
V (1665) MSPI Timing: config_idx: 28, good[0m
D (1665) MSPI DQS: set to best phase: 0[0m
V (1665) MSPI Timing: config_idx: 28, good[0m
D (1665) MSPI DQS: set to best phase: 0[0m
V (1666) MSPI Timing: config_idx: 28, good[0m
D (1666) MSPI DQS: set to best phase: 0[0m
V (1666) MSPI Timing: config_idx: 28, good[0m
D (1666) MSPI DQS: set to best phase: 0[0m
V (1667) MSPI Timing: config_idx: 28, good[0m
D (1667) MSPI DQS: set to best phase: 0[0m
V (1667) MSPI Timing: config_idx: 28, good[0m
D (1667) MSPI DQS: set to best phase: 0[0m
V (1668) MSPI Timing: config_idx: 28, good[0m
D (1668) MSPI DQS: set to best phase: 0[0m
V (1668) MSPI Timing: config_idx: 28, good[0m
D (1668) MSPI DQS: set to best phase: 0[0m
V (1669) MSPI Timing: config_idx: 28, good[0m
D (1669) MSPI DQS: set to best phase: 0[0m
V (1669) MSPI Timing: config_idx: 28, good[0m
D (1670) MSPI DQS: set to best phase: 0[0m
V (1670) MSPI Timing: config_idx: 28, good[0m
D (1670) MSPI DQS: set to best phase: 0[0m
V (1670) MSPI Timing: config_idx: 28, good[0m
D (1670) MSPI DQS: set to best phase: 0[0m
V (1671) MSPI Timing: config_idx: 28, good[0m
D (1671) MSPI DQS: set to best phase: 0[0m
V (1671) MSPI Timing: config_idx: 28, good[0m
D (1671) MSPI DQS: set to best phase: 0[0m
V (1672) MSPI Timing: config_idx: 28, good[0m
D (1672) MSPI DQS: set to best phase: 0[0m
V (1672) MSPI Timing: config_idx: 28, good[0m
D (1673) MSPI DQS: set to best phase: 0[0m
V (1673) MSPI Timing: config_idx: 28, good[0m
D (1673) MSPI DQS: set to best phase: 0[0m
V (1673) MSPI Timing: config_idx: 28, good[0m
D (1673) MSPI DQS: set to best phase: 0[0m
V (1674) MSPI Timing: config_idx: 28, good[0m
D (1674) MSPI DQS: set to best phase: 0[0m
V (1674) MSPI Timing: config_idx: 28, good[0m
D (1674) MSPI DQS: set to best phase: 0[0m
V (1675) MSPI Timing: config_idx: 28, good[0m
D (1675) MSPI DQS: set to best phase: 0[0m
V (1675) MSPI Timing: config_idx: 28, good[0m
D (1676) MSPI DQS: set to best phase: 0[0m
V (1676) MSPI Timing: config_idx: 28, good[0m
D (1676) MSPI DQS: set to best phase: 0[0m
V (1676) MSPI Timing: config_idx: 28, good[0m
D (1676) MSPI DQS: set to best phase: 0[0m
V (1677) MSPI Timing: config_idx: 28, good[0m
D (1677) MSPI DQS: set to best phase: 0[0m
V (1677) MSPI Timing: config_idx: 28, good[0m
D (1677) MSPI DQS: set to best phase: 0[0m
V (1678) MSPI Timing: config_idx: 28, good[0m
D (1678) MSPI DQS: set to best phase: 0[0m
V (1678) MSPI Timing: config_idx: 28, good[0m
D (1678) MSPI DQS: set to best phase: 0[0m
V (1679) MSPI Timing: config_idx: 28, good[0m
D (1679) MSPI DQS: set to best phase: 0[0m
V (1679) MSPI Timing: config_idx: 28, good[0m
D (1679) MSPI DQS: set to best phase: 0[0m
V (1680) MSPI Timing: config_idx: 28, good[0m
D (1680) MSPI DQS: set to best phase: 0[0m
V (1680) MSPI Timing: config_idx: 28, good[0m
D (1681) MSPI DQS: set to best phase: 0[0m
V (1681) MSPI Timing: config_idx: 28, good[0m
D (1681) MSPI DQS: set to best phase: 0[0m
V (1681) MSPI Timing: config_idx: 28, good[0m
D (1681) MSPI DQS: set to best phase: 0[0m
V (1682) MSPI Timing: config_idx: 28, good[0m
D (1682) MSPI DQS: set to best phase: 0[0m
V (1682) MSPI Timing: config_idx: 28, good[0m
D (1682) MSPI DQS: set to best phase: 0[0m
V (1683) MSPI Timing: config_idx: 28, good[0m
D (1683) MSPI DQS: set to best phase: 0[0m
V (1683) MSPI Timing: config_idx: 28, good[0m
D (1684) MSPI DQS: set to best phase: 0[0m
V (1684) MSPI Timing: config_idx: 28, good[0m
D (1684) MSPI DQS: set to best phase: 0[0m
V (1684) MSPI Timing: config_idx: 28, good[0m
D (1684) MSPI DQS: set to best phase: 0[0m
V (1685) MSPI Timing: config_idx: 28, good[0m
D (1685) MSPI DQS: set to best phase: 0[0m
V (1685) MSPI Timing: config_idx: 28, good[0m
D (1685) MSPI DQS: set to best phase: 0[0m
V (1686) MSPI Timing: config_idx: 28, good[0m
D (1686) MSPI DQS: set to best phase: 0[0m
V (1686) MSPI Timing: config_idx: 28, good[0m
D (1686) MSPI DQS: set to best phase: 0[0m
V (1687) MSPI Timing: config_idx: 28, good[0m
D (1687) MSPI DQS: set to best phase: 0[0m
V (1687) MSPI Timing: config_idx: 28, good[0m
D (1687) MSPI DQS: set to best phase: 0[0m
V (1688) MSPI Timing: config_idx: 28, good[0m
D (1688) MSPI DQS: set to best phase: 0[0m
V (1688) MSPI Timing: config_idx: 28, good[0m
D (1688) MSPI DQS: set to best phase: 0[0m
V (1689) MSPI Timing: config_idx: 28, good[0m
D (1689) MSPI DQS: set to best phase: 0[0m
V (1689) MSPI Timing: config_idx: 28, good[0m
D (1689) MSPI DQS: set to best phase: 0[0m
V (1690) MSPI Timing: config_idx: 28, good[0m
D (1690) MSPI DQS: set to best phase: 0[0m
V (1690) MSPI Timing: config_idx: 29, good[0m
D (1690) MSPI DQS: set to best phase: 0[0m
V (1691) MSPI Timing: config_idx: 29, good[0m
D (1691) MSPI DQS: set to best phase: 0[0m
V (1691) MSPI Timing: config_idx: 29, good[0m
D (1692) MSPI DQS: set to best phase: 0[0m
V (1692) MSPI Timing: config_idx: 29, good[0m
D (1692) MSPI DQS: set to best phase: 0[0m
V (1692) MSPI Timing: config_idx: 29, good[0m
D (1692) MSPI DQS: set to best phase: 0[0m
V (1693) MSPI Timing: config_idx: 29, good[0m
D (1693) MSPI DQS: set to best phase: 0[0m
V (1693) MSPI Timing: config_idx: 29, good[0m
D (1693) MSPI DQS: set to best phase: 0[0m
V (1694) MSPI Timing: config_idx: 29, good[0m
D (1694) MSPI DQS: set to best phase: 0[0m
V (1694) MSPI Timing: config_idx: 29, good[0m
D (1695) MSPI DQS: set to best phase: 0[0m
V (1695) MSPI Timing: config_idx: 29, good[0m
D (1695) MSPI DQS: set to best phase: 0[0m
V (1695) MSPI Timing: config_idx: 29, good[0m
D (1695) MSPI DQS: set to best phase: 0[0m
V (1696) MSPI Timing: config_idx: 29, good[0m
D (1696) MSPI DQS: set to best phase: 0[0m
V (1696) MSPI Timing: config_idx: 29, good[0m
D (1696) MSPI DQS: set to best phase: 0[0m
V (1697) MSPI Timing: config_idx: 29, good[0m
D (1697) MSPI DQS: set to best phase: 0[0m
V (1697) MSPI Timing: config_idx: 29, good[0m
D (1697) MSPI DQS: set to best phase: 0[0m
V (1698) MSPI Timing: config_idx: 29, good[0m
D (1698) MSPI DQS: set to best phase: 0[0m
V (1698) MSPI Timing: config_idx: 29, good[0m
D (1698) MSPI DQS: set to best phase: 0[0m
V (1699) MSPI Timing: config_idx: 29, good[0m
D (1699) MSPI DQS: set to best phase: 0[0m
V (1699) MSPI Timing: config_idx: 29, good[0m
D (1700) MSPI DQS: set to best phase: 0[0m
V (1700) MSPI Timing: config_idx: 29, good[0m
D (1700) MSPI DQS: set to best phase: 0[0m
V (1700) MSPI Timing: config_idx: 29, good[0m
D (1700) MSPI DQS: set to best phase: 0[0m
V (1701) MSPI Timing: config_idx: 29, good[0m
D (1701) MSPI DQS: set to best phase: 0[0m
V (1701) MSPI Timing: config_idx: 29, good[0m
D (1701) MSPI DQS: set to best phase: 0[0m
V (1702) MSPI Timing: config_idx: 29, good[0m
D (1702) MSPI DQS: set to best phase: 0[0m
V (1702) MSPI Timing: config_idx: 29, good[0m
D (1703) MSPI DQS: set to best phase: 0[0m
V (1703) MSPI Timing: config_idx: 29, good[0m
D (1703) MSPI DQS: set to best phase: 0[0m
V (1703) MSPI Timing: config_idx: 29, good[0m
D (1703) MSPI DQS: set to best phase: 0[0m
V (1704) MSPI Timing: config_idx: 29, good[0m
D (1704) MSPI DQS: set to best phase: 0[0m
V (1704) MSPI Timing: config_idx: 29, good[0m
D (1704) MSPI DQS: set to best phase: 0[0m
V (1705) MSPI Timing: config_idx: 29, good[0m
D (1705) MSPI DQS: set to best phase: 0[0m
V (1705) MSPI Timing: config_idx: 29, good[0m
D (1706) MSPI DQS: set to best phase: 0[0m
V (1706) MSPI Timing: config_idx: 29, good[0m
D (1706) MSPI DQS: set to best phase: 0[0m
V (1706) MSPI Timing: config_idx: 29, good[0m
D (1706) MSPI DQS: set to best phase: 0[0m
V (1707) MSPI Timing: config_idx: 29, good[0m
D (1707) MSPI DQS: set to best phase: 0[0m
V (1707) MSPI Timing: config_idx: 29, good[0m
D (1707) MSPI DQS: set to best phase: 0[0m
V (1708) MSPI Timing: config_idx: 29, good[0m
D (1708) MSPI DQS: set to best phase: 0[0m
V (1708) MSPI Timing: config_idx: 29, good[0m
D (1708) MSPI DQS: set to best phase: 0[0m
V (1709) MSPI Timing: config_idx: 29, good[0m
D (1709) MSPI DQS: set to best phase: 0[0m
V (1709) MSPI Timing: config_idx: 29, good[0m
D (1709) MSPI DQS: set to best phase: 0[0m
V (1710) MSPI Timing: config_idx: 29, good[0m
D (1710) MSPI DQS: set to best phase: 0[0m
V (1710) MSPI Timing: config_idx: 29, good[0m
D (1711) MSPI DQS: set to best phase: 0[0m
V (1711) MSPI Timing: config_idx: 29, good[0m
D (1711) MSPI DQS: set to best phase: 0[0m
V (1711) MSPI Timing: config_idx: 29, good[0m
D (1711) MSPI DQS: set to best phase: 0[0m
V (1712) MSPI Timing: config_idx: 29, good[0m
D (1712) MSPI DQS: set to best phase: 0[0m
V (1712) MSPI Timing: config_idx: 29, good[0m
D (1712) MSPI DQS: set to best phase: 0[0m
V (1713) MSPI Timing: config_idx: 29, good[0m
D (1713) MSPI DQS: set to best phase: 0[0m
V (1713) MSPI Timing: config_idx: 29, good[0m
D (1714) MSPI DQS: set to best phase: 0[0m
V (1714) MSPI Timing: config_idx: 29, good[0m
D (1714) MSPI DQS: set to best phase: 0[0m
V (1714) MSPI Timing: config_idx: 29, good[0m
D (1714) MSPI DQS: set to best phase: 0[0m
V (1715) MSPI Timing: config_idx: 29, good[0m
D (1715) MSPI DQS: set to best phase: 0[0m
V (1715) MSPI Timing: config_idx: 29, good[0m
D (1715) MSPI DQS: set to best phase: 0[0m
V (1716) MSPI Timing: config_idx: 29, good[0m
D (1716) MSPI DQS: set to best phase: 0[0m
V (1716) MSPI Timing: config_idx: 29, good[0m
D (1716) MSPI DQS: set to best phase: 0[0m
V (1717) MSPI Timing: config_idx: 29, good[0m
D (1717) MSPI DQS: set to best phase: 0[0m
V (1717) MSPI Timing: config_idx: 29, good[0m
D (1717) MSPI DQS: set to best phase: 0[0m
V (1718) MSPI Timing: config_idx: 29, good[0m
D (1718) MSPI DQS: set to best phase: 0[0m
V (1718) MSPI Timing: config_idx: 29, good[0m
D (1718) MSPI DQS: set to best phase: 0[0m
V (1719) MSPI Timing: config_idx: 29, good[0m
D (1719) MSPI DQS: set to best phase: 0[0m
V (1719) MSPI Timing: config_idx: 29, good[0m
D (1719) MSPI DQS: set to best phase: 0[0m
V (1720) MSPI Timing: config_idx: 29, good[0m
D (1720) MSPI DQS: set to best phase: 0[0m
V (1720) MSPI Timing: config_idx: 29, good[0m
D (1720) MSPI DQS: set to best phase: 0[0m
V (1721) MSPI Timing: config_idx: 29, good[0m
D (1721) MSPI DQS: set to best phase: 0[0m
V (1721) MSPI Timing: config_idx: 29, good[0m
D (1722) MSPI DQS: set to best phase: 0[0m
V (1722) MSPI Timing: config_idx: 29, good[0m
D (1722) MSPI DQS: set to best phase: 0[0m
V (1722) MSPI Timing: config_idx: 29, good[0m
D (1722) MSPI DQS: set to best phase: 0[0m
V (1723) MSPI Timing: config_idx: 29, good[0m
D (1723) MSPI DQS: set to best phase: 0[0m
V (1723) MSPI Timing: config_idx: 29, good[0m
D (1723) MSPI DQS: set to best phase: 0[0m
V (1724) MSPI Timing: config_idx: 29, good[0m
D (1724) MSPI DQS: set to best phase: 0[0m
V (1724) MSPI Timing: config_idx: 29, good[0m
D (1725) MSPI DQS: set to best phase: 0[0m
V (1725) MSPI Timing: config_idx: 29, good[0m
D (1725) MSPI DQS: set to best phase: 0[0m
V (1725) MSPI Timing: config_idx: 29, good[0m
D (1725) MSPI DQS: set to best phase: 0[0m
V (1726) MSPI Timing: config_idx: 29, good[0m
D (1726) MSPI DQS: set to best phase: 0[0m
V (1726) MSPI Timing: config_idx: 29, good[0m
D (1726) MSPI DQS: set to best phase: 0[0m
V (1727) MSPI Timing: config_idx: 29, good[0m
D (1727) MSPI DQS: set to best phase: 0[0m
V (1727) MSPI Timing: config_idx: 29, good[0m
D (1727) MSPI DQS: set to best phase: 0[0m
V (1728) MSPI Timing: config_idx: 29, good[0m
D (1728) MSPI DQS: set to best phase: 0[0m
V (1728) MSPI Timing: config_idx: 29, good[0m
D (1728) MSPI DQS: set to best phase: 0[0m
V (1729) MSPI Timing: config_idx: 29, good[0m
D (1729) MSPI DQS: set to best phase: 0[0m
V (1729) MSPI Timing: config_idx: 29, good[0m
D (1730) MSPI DQS: set to best phase: 0[0m
V (1730) MSPI Timing: config_idx: 29, good[0m
D (1730) MSPI DQS: set to best phase: 0[0m
V (1730) MSPI Timing: config_idx: 29, good[0m
D (1730) MSPI DQS: set to best phase: 0[0m
V (1731) MSPI Timing: config_idx: 29, good[0m
D (1731) MSPI DQS: set to best phase: 0[0m
V (1731) MSPI Timing: config_idx: 29, good[0m
D (1731) MSPI DQS: set to best phase: 0[0m
V (1732) MSPI Timing: config_idx: 29, good[0m
D (1732) MSPI DQS: set to best phase: 0[0m
V (1732) MSPI Timing: config_idx: 29, good[0m
D (1733) MSPI DQS: set to best phase: 0[0m
V (1733) MSPI Timing: config_idx: 29, good[0m
D (1733) MSPI DQS: set to best phase: 0[0m
V (1733) MSPI Timing: config_idx: 29, good[0m
D (1733) MSPI DQS: set to best phase: 0[0m
V (1734) MSPI Timing: config_idx: 29, good[0m
D (1734) MSPI DQS: set to best phase: 0[0m
V (1734) MSPI Timing: config_idx: 29, good[0m
D (1734) MSPI DQS: set to best phase: 0[0m
V (1735) MSPI Timing: config_idx: 29, good[0m
D (1735) MSPI DQS: set to best phase: 0[0m
V (1735) MSPI Timing: config_idx: 29, good[0m
D (1736) MSPI DQS: set to best phase: 0[0m
V (1736) MSPI Timing: config_idx: 29, good[0m
D (1736) MSPI DQS: set to best phase: 0[0m
V (1736) MSPI Timing: config_idx: 29, good[0m
D (1736) MSPI DQS: set to best phase: 0[0m
V (1737) MSPI Timing: config_idx: 29, good[0m
D (1737) MSPI DQS: set to best phase: 0[0m
V (1737) MSPI Timing: config_idx: 29, good[0m
D (1737) MSPI DQS: set to best phase: 0[0m
V (1738) MSPI Timing: config_idx: 29, good[0m
D (1738) MSPI DQS: set to best phase: 0[0m
V (1738) MSPI Timing: config_idx: 29, good[0m
D (1738) MSPI DQS: set to best phase: 0[0m
V (1739) MSPI Timing: config_idx: 29, good[0m
D (1739) MSPI DQS: set to best phase: 0[0m
V (1739) MSPI Timing: config_idx: 29, good[0m
D (1739) MSPI DQS: set to best phase: 0[0m
V (1740) MSPI Timing: config_idx: 29, good[0m
D (1740) MSPI DQS: set to best phase: 0[0m
V (1740) MSPI Timing: config_idx: 30, good[0m
D (1741) MSPI DQS: set to best phase: 0[0m
V (1741) MSPI Timing: config_idx: 30, good[0m
D (1741) MSPI DQS: set to best phase: 0[0m
V (1741) MSPI Timing: config_idx: 30, good[0m
D (1741) MSPI DQS: set to best phase: 0[0m
V (1742) MSPI Timing: config_idx: 30, bad[0m
D (1742) MSPI DQS: set to best phase: 0[0m
V (1742) MSPI Timing: config_idx: 30, good[0m
D (1742) MSPI DQS: set to best phase: 0[0m
V (1743) MSPI Timing: config_idx: 30, good[0m
D (1743) MSPI DQS: set to best phase: 0[0m
V (1743) MSPI Timing: config_idx: 30, good[0m
D (1744) MSPI DQS: set to best phase: 0[0m
V (1744) MSPI Timing: config_idx: 30, good[0m
D (1744) MSPI DQS: set to best phase: 0[0m
V (1744) MSPI Timing: config_idx: 30, bad[0m
D (1744) MSPI DQS: set to best phase: 0[0m
V (1745) MSPI Timing: config_idx: 30, bad[0m
D (1745) MSPI DQS: set to best phase: 0[0m
V (1745) MSPI Timing: config_idx: 30, bad[0m
D (1745) MSPI DQS: set to best phase: 0[0m
V (1746) MSPI Timing: config_idx: 30, bad[0m
D (1746) MSPI DQS: set to best phase: 0[0m
V (1746) MSPI Timing: config_idx: 30, good[0m
D (1746) MSPI DQS: set to best phase: 0[0m
V (1747) MSPI Timing: config_idx: 30, bad[0m
D (1747) MSPI DQS: set to best phase: 0[0m
V (1747) MSPI Timing: config_idx: 30, bad[0m
D (1747) MSPI DQS: set to best phase: 0[0m
V (1748) MSPI Timing: config_idx: 30, good[0m
D (1748) MSPI DQS: set to best phase: 0[0m
V (1748) MSPI Timing: config_idx: 30, bad[0m
D (1748) MSPI DQS: set to best phase: 0[0m
V (1749) MSPI Timing: config_idx: 30, bad[0m
D (1749) MSPI DQS: set to best phase: 0[0m
V (1749) MSPI Timing: config_idx: 30, bad[0m
D (1749) MSPI DQS: set to best phase: 0[0m
V (1750) MSPI Timing: config_idx: 30, good[0m
D (1750) MSPI DQS: set to best phase: 0[0m
V (1750) MSPI Timing: config_idx: 30, bad[0m
D (1751) MSPI DQS: set to best phase: 0[0m
V (1751) MSPI Timing: config_idx: 30, bad[0m
D (1751) MSPI DQS: set to best phase: 0[0m
V (1751) MSPI Timing: config_idx: 30, bad[0m
D (1751) MSPI DQS: set to best phase: 0[0m
V (1752) MSPI Timing: config_idx: 30, bad[0m
D (1752) MSPI DQS: set to best phase: 0[0m
V (1752) MSPI Timing: config_idx: 30, bad[0m
D (1752) MSPI DQS: set to best phase: 0[0m
V (1753) MSPI Timing: config_idx: 30, bad[0m
D (1753) MSPI DQS: set to best phase: 0[0m
V (1753) MSPI Timing: config_idx: 30, good[0m
D (1753) MSPI DQS: set to best phase: 0[0m
V (1754) MSPI Timing: config_idx: 30, bad[0m
D (1754) MSPI DQS: set to best phase: 0[0m
V (1754) MSPI Timing: config_idx: 30, bad[0m
D (1754) MSPI DQS: set to best phase: 0[0m
V (1755) MSPI Timing: config_idx: 30, bad[0m
D (1755) MSPI DQS: set to best phase: 0[0m
V (1755) MSPI Timing: config_idx: 30, good[0m
D (1755) MSPI DQS: set to best phase: 0[0m
V (1756) MSPI Timing: config_idx: 30, bad[0m
D (1756) MSPI DQS: set to best phase: 0[0m
V (1756) MSPI Timing: config_idx: 30, bad[0m
D (1756) MSPI DQS: set to best phase: 0[0m
V (1757) MSPI Timing: config_idx: 30, bad[0m
D (1757) MSPI DQS: set to best phase: 0[0m
V (1757) MSPI Timing: config_idx: 30, good[0m
D (1758) MSPI DQS: set to best phase: 0[0m
V (1758) MSPI Timing: config_idx: 30, good[0m
D (1758) MSPI DQS: set to best phase: 0[0m
V (1758) MSPI Timing: config_idx: 30, good[0m
D (1758) MSPI DQS: set to best phase: 0[0m
V (1759) MSPI Timing: config_idx: 30, good[0m
D (1759) MSPI DQS: set to best phase: 0[0m
V (1759) MSPI Timing: config_idx: 30, bad[0m
D (1759) MSPI DQS: set to best phase: 0[0m
V (1760) MSPI Timing: config_idx: 30, bad[0m
D (1760) MSPI DQS: set to best phase: 0[0m
V (1760) MSPI Timing: config_idx: 30, good[0m
D (1760) MSPI DQS: set to best phase: 0[0m
V (1761) MSPI Timing: config_idx: 30, good[0m
D (1761) MSPI DQS: set to best phase: 0[0m
V (1761) MSPI Timing: config_idx: 30, bad[0m
D (1761) MSPI DQS: set to best phase: 0[0m
V (1762) MSPI Timing: config_idx: 30, bad[0m
D (1762) MSPI DQS: set to best phase: 0[0m
V (1762) MSPI Timing: config_idx: 30, good[0m
D (1763) MSPI DQS: set to best phase: 0[0m
V (1763) MSPI Timing: config_idx: 30, bad[0m
D (1763) MSPI DQS: set to best phase: 0[0m
V (1763) MSPI Timing: config_idx: 30, bad[0m
D (1763) MSPI DQS: set to best phase: 0[0m
V (1764) MSPI Timing: config_idx: 30, bad[0m
D (1764) MSPI DQS: set to best phase: 0[0m
V (1764) MSPI Timing: config_idx: 30, bad[0m
D (1764) MSPI DQS: set to best phase: 0[0m
V (1765) MSPI Timing: config_idx: 30, bad[0m
D (1765) MSPI DQS: set to best phase: 0[0m
V (1765) MSPI Timing: config_idx: 30, good[0m
D (1765) MSPI DQS: set to best phase: 0[0m
V (1766) MSPI Timing: config_idx: 30, bad[0m
D (1766) MSPI DQS: set to best phase: 0[0m
V (1766) MSPI Timing: config_idx: 30, bad[0m
D (1766) MSPI DQS: set to best phase: 0[0m
V (1767) MSPI Timing: config_idx: 30, bad[0m
D (1767) MSPI DQS: set to best phase: 0[0m
V (1767) MSPI Timing: config_idx: 30, good[0m
D (1767) MSPI DQS: set to best phase: 0[0m
V (1768) MSPI Timing: config_idx: 30, bad[0m
D (1768) MSPI DQS: set to best phase: 0[0m
V (1768) MSPI Timing: config_idx: 30, good[0m
D (1768) MSPI DQS: set to best phase: 0[0m
V (1769) MSPI Timing: config_idx: 30, good[0m
D (1769) MSPI DQS: set to best phase: 0[0m
V (1769) MSPI Timing: config_idx: 30, good[0m
D (1770) MSPI DQS: set to best phase: 0[0m
V (1770) MSPI Timing: config_idx: 30, good[0m
D (1770) MSPI DQS: set to best phase: 0[0m
V (1770) MSPI Timing: config_idx: 30, bad[0m
D (1770) MSPI DQS: set to best phase: 0[0m
V (1771) MSPI Timing: config_idx: 30, good[0m
D (1771) MSPI DQS: set to best phase: 0[0m
V (1771) MSPI Timing: config_idx: 30, good[0m
D (1771) MSPI DQS: set to best phase: 0[0m
V (1772) MSPI Timing: config_idx: 30, good[0m
D (1772) MSPI DQS: set to best phase: 0[0m
V (1772) MSPI Timing: config_idx: 30, good[0m
D (1773) MSPI DQS: set to best phase: 0[0m
V (1773) MSPI Timing: config_idx: 30, good[0m
D (1773) MSPI DQS: set to best phase: 0[0m
V (1773) MSPI Timing: config_idx: 30, good[0m
D (1773) MSPI DQS: set to best phase: 0[0m
V (1774) MSPI Timing: config_idx: 30, bad[0m
D (1774) MSPI DQS: set to best phase: 0[0m
V (1774) MSPI Timing: config_idx: 30, good[0m
D (1774) MSPI DQS: set to best phase: 0[0m
V (1775) MSPI Timing: config_idx: 30, good[0m
D (1775) MSPI DQS: set to best phase: 0[0m
V (1775) MSPI Timing: config_idx: 30, good[0m
D (1775) MSPI DQS: set to best phase: 0[0m
V (1776) MSPI Timing: config_idx: 30, bad[0m
D (1776) MSPI DQS: set to best phase: 0[0m
V (1776) MSPI Timing: config_idx: 30, good[0m
D (1776) MSPI DQS: set to best phase: 0[0m
V (1777) MSPI Timing: config_idx: 30, good[0m
D (1777) MSPI DQS: set to best phase: 0[0m
V (1777) MSPI Timing: config_idx: 30, good[0m
D (1778) MSPI DQS: set to best phase: 0[0m
V (1778) MSPI Timing: config_idx: 30, bad[0m
D (1778) MSPI DQS: set to best phase: 0[0m
V (1778) MSPI Timing: config_idx: 30, bad[0m
D (1778) MSPI DQS: set to best phase: 0[0m
V (1779) MSPI Timing: config_idx: 30, bad[0m
D (1779) MSPI DQS: set to best phase: 0[0m
V (1779) MSPI Timing: config_idx: 30, bad[0m
D (1779) MSPI DQS: set to best phase: 0[0m
V (1780) MSPI Timing: config_idx: 30, good[0m
D (1780) MSPI DQS: set to best phase: 0[0m
V (1780) MSPI Timing: config_idx: 30, bad[0m
D (1780) MSPI DQS: set to best phase: 0[0m
V (1781) MSPI Timing: config_idx: 30, bad[0m
D (1781) MSPI DQS: set to best phase: 0[0m
V (1781) MSPI Timing: config_idx: 30, bad[0m
D (1781) MSPI DQS: set to best phase: 0[0m
V (1782) MSPI Timing: config_idx: 30, bad[0m
D (1782) MSPI DQS: set to best phase: 0[0m
V (1782) MSPI Timing: config_idx: 30, good[0m
D (1782) MSPI DQS: set to best phase: 0[0m
V (1783) MSPI Timing: config_idx: 30, good[0m
D (1783) MSPI DQS: set to best phase: 0[0m
V (1783) MSPI Timing: config_idx: 30, good[0m
D (1783) MSPI DQS: set to best phase: 0[0m
V (1784) MSPI Timing: config_idx: 30, good[0m
D (1784) MSPI DQS: set to best phase: 0[0m
V (1784) MSPI Timing: config_idx: 30, bad[0m
D (1784) MSPI DQS: set to best phase: 0[0m
V (1785) MSPI Timing: config_idx: 30, bad[0m
D (1785) MSPI DQS: set to best phase: 0[0m
V (1785) MSPI Timing: config_idx: 30, good[0m
D (1785) MSPI DQS: set to best phase: 0[0m
V (1786) MSPI Timing: config_idx: 30, good[0m
D (1786) MSPI DQS: set to best phase: 0[0m
V (1786) MSPI Timing: config_idx: 30, bad[0m
D (1786) MSPI DQS: set to best phase: 0[0m
V (1787) MSPI Timing: config_idx: 30, bad[0m
D (1787) MSPI DQS: set to best phase: 0[0m
V (1787) MSPI Timing: config_idx: 30, good[0m
D (1788) MSPI DQS: set to best phase: 0[0m
V (1788) MSPI Timing: config_idx: 30, bad[0m
D (1788) MSPI DQS: set to best phase: 0[0m
V (1788) MSPI Timing: config_idx: 30, bad[0m
D (1788) MSPI DQS: set to best phase: 0[0m
V (1789) MSPI Timing: config_idx: 30, bad[0m
D (1789) MSPI DQS: set to best phase: 0[0m
V (1789) MSPI Timing: config_idx: 30, good[0m
D (1790) MSPI DQS: set to best phase: 0[0m
V (1790) MSPI Timing: config_idx: 30, bad[0m
D (1790) MSPI Timing: test nums: 100, test result: [id][good/bad][good_times]:[0m
D (1790) MSPI Timing: [0][bad][0] [0m
D (1791) MSPI Timing: [1][bad][0] [0m
D (1791) MSPI Timing: [2][bad][0] [0m
D (1791) MSPI Timing: [3][bad][0] [0m
D (1791) MSPI Timing: [4][bad][0] [0m
D (1792) MSPI Timing: [5][bad][0] [0m
D (1792) MSPI Timing: [6][good][100] [0m
D (1792) MSPI Timing: [7][good][100] [0m
D (1792) MSPI Timing: [8][good][100] [0m
D (1793) MSPI Timing: [9][good][100] [0m
D (1793) MSPI Timing: [10][good][100] [0m
D (1793) MSPI Timing: [11][good][100] [0m
D (1794) MSPI Timing: [12][good][100] [0m
D (1794) MSPI Timing: [13][good][100] [0m
D (1794) MSPI Timing: [14][good][100] [0m
D (1794) MSPI Timing: [15][good][100] [0m
D (1795) MSPI Timing: [16][good][100] [0m
D (1795) MSPI Timing: [17][good][100] [0m
D (1795) MSPI Timing: [18][good][100] [0m
D (1795) MSPI Timing: [19][good][100] [0m
D (1796) MSPI Timing: [20][good][100] [0m
D (1796) MSPI Timing: [21][good][100] [0m
D (1796) MSPI Timing: [22][good][100] [0m
D (1796) MSPI Timing: [23][good][100] [0m
D (1797) MSPI Timing: [24][good][100] [0m
D (1797) MSPI Timing: [25][good][100] [0m
D (1797) MSPI Timing: [26][good][100] [0m
D (1797) MSPI Timing: [27][good][100] [0m
D (1798) MSPI Timing: [28][good][100] [0m
D (1798) MSPI Timing: [29][good][100] [0m
D (1798) MSPI Timing: [30][bad][46] [0m
[0;32mI (1799) MSPI DQS: tuning success, best delayline id is 17[0m
D (1799) MSPI Timing: psram_freq_mhz: 200 mhz, bus clock div: 2[0m
D (1799) Flash Delay: spi0_usr_dummy: 3, spi0_extra_dummy: 0, spi1_usr_dummy: 7, spi1_extra_dummy: 0[0m
[0;32mI (1800) esp_psram: Found 32MB PSRAM device[0m
[0;32mI (1800) esp_psram: Speed: 200MHz[0m
V (1801) mmap: found laddr is 0x8000000[0m
V (1801) esp_psram: 8bit-aligned-region: actual_mapped_len is 0x2000000 bytes[0m
V (1802) esp_psram: 8bit-aligned-range: 0x2000000 B, starting from: 0x48000000[0m
[0;32mI (1802) hex_psram: psram CS IO is dedicated[0m
[0;32mI (1802) cpu_start: Multicore app[0m
D (1803) cpu_start: Pro cpu up[0m
D (1803) cpu_start: Starting app cpu, entry point is 0x4ff0032c[0m
D (0) cpu_start: App cpu up[0m
V CACHE_ERR: access error intr clr & ena mask is: 0x1f
[0;32mI (2753) esp_psram: SPI SRAM memory test OK[0m
D (2761) clk: RTC_SLOW_CLK calibration value: 3900813[0m
V CACHE_ERR: access error intr clr & ena mask is: 0x1f
D (2762) cpu_start: calling init function: 0x4000024e on core: 0[0m
D (2762) cpu_start: calling init function: 0x400008dc on core: 0[0m
[0;32mI (2762) cpu_start: Pro cpu start user code[0m
[0;32mI (2763) cpu_start: cpu freq: 360000000 Hz[0m
D (2763) cpu_start: calling init function: 0x400000e0 on core: 0[0m
[0;32mI (2763) app_init: Application information:[0m
[0;32mI (2763) app_init: Project name:     esp32_p4_nfc_reader[0m
[0;32mI (2764) app_init: App version:      c76a2c6[0m
[0;32mI (2764) app_init: Compile time:     Oct 12 2025 22:47:48[0m
[0;32mI (2764) app_init: ELF file SHA256:  ff85faf65...[0m
[0;32mI (2764) app_init: ESP-IDF:          v5.5.1-dirty[0m
D (2765) cpu_start: calling init function: 0x40000260 on core: 0[0m
[0;32mI (2765) efuse_init: Min chip rev:     v0.1[0m
[0;32mI (2765) efuse_init: Max chip rev:     v1.99 [0m
[0;32mI (2765) efuse_init: Chip rev:         v1.3[0m
D (2766) cpu_start: calling init function: 0x40002fb8 on core: 0[0m
V (2766) memory_layout: reserved range is 0x40118ba8 - 0x40118be0[0m
D (2766) memory_layout: Checking 8 reserved memory ranges:[0m
D (2767) memory_layout: Reserved memory range 0x30100000 - 0x30100088[0m
D (2767) memory_layout: Reserved memory range 0x48000000 - 0x4c000000[0m
D (2767) memory_layout: Reserved memory range 0x4ff00000 - 0x4ff17400[0m
D (2768) memory_layout: Reserved memory range 0x4ff17400 - 0x4ff258b0[0m
D (2768) memory_layout: Reserved memory range 0x4ff3fbb0 - 0x4ff40000[0m
D (2768) memory_layout: Reserved memory range 0x4ff40000 - 0x4ff40000[0m
D (2769) memory_layout: Reserved memory range 0x50108000 - 0x50108018[0m
D (2769) memory_layout: Reserved memory range 0x50108018 - 0x501080a0[0m
D (2769) memory_layout: Building list of available memory regions:[0m
V (2770) memory_layout: Examining memory region 0x48000000 - 0x4c000000[0m
V (2770) memory_layout: Region 0x48000000 - 0x4c000000 inside of reserved 0x48000000 - 0x4c000000[0m
V (2770) memory_layout: Examining memory region 0x4ff00000 - 0x4ff3afc0[0m
V (2771) memory_layout: Start of region 0x4ff00000 - 0x4ff3afc0 overlaps reserved 0x4ff00000 - 0x4ff17400[0m
V (2771) memory_layout: Start of region 0x4ff17400 - 0x4ff3afc0 overlaps reserved 0x4ff17400 - 0x4ff258b0[0m
D (2772) memory_layout: Available memory region 0x4ff258b0 - 0x4ff3afc0[0m
V (2772) memory_layout: Examining memory region 0x4ff3afc0 - 0x4ffa0000[0m
V (2772) memory_layout: Region 0x4ff3afc0 - 0x4ffa0000 contains reserved 0x4ff3fbb0 - 0x4ff40000[0m
D (2773) memory_layout: Available memory region 0x4ff3afc0 - 0x4ff3fbb0[0m
V (2773) memory_layout: Examining memory region 0x4ff40000 - 0x4ffa0000[0m
D (2774) memory_layout: Available memory region 0x4ff40000 - 0x4ffa0000[0m
V (2774) memory_layout: Examining memory region 0x50108000 - 0x50110000[0m
V (2774) memory_layout: Start of region 0x50108000 - 0x50110000 overlaps reserved 0x50108000 - 0x50108018[0m
V (2775) memory_layout: Start of region 0x50108018 - 0x50110000 overlaps reserved 0x50108018 - 0x501080a0[0m
D (2775) memory_layout: Available memory region 0x501080a0 - 0x50110000[0m
V (2775) memory_layout: Examining memory region 0x30100000 - 0x30102000[0m
V (2776) memory_layout: Start of region 0x30100000 - 0x30102000 overlaps reserved 0x30100000 - 0x30100088[0m
D (2776) memory_layout: Available memory region 0x30100088 - 0x30102000[0m
[0;32mI (2777) heap_init: Initializing. RAM available for dynamic allocation:[0m
D (2777) heap_init: New heap initialised at 0x4ff258b0[0m
[0;32mI (2777) heap_init: At 4FF258B0 len 00015710 (85 KiB): RAM[0m
[0;32mI (2777) heap_init: At 4FF3AFC0 len 00004BF0 (18 KiB): RAM[0m
[0;32mI (2778) heap_init: At 4FF40000 len 00060000 (384 KiB): RAM[0m
D (2778) heap_init: New heap initialised at 0x501080a0[0m
[0;32mI (2779) heap_init: At 501080A0 len 00007F60 (31 KiB): RTCRAM[0m
D (2779) heap_init: New heap initialised at 0x30100088[0m
[0;32mI (2779) heap_init: At 30100088 len 00001F78 (7 KiB): TCM[0m
D (2779) cpu_start: calling init function: 0x400081ec on core: 0[0m
D (2780) cpu_start: calling init function: 0x40007982 on core: 0[0m
D (2780) cpu_start: calling init function: 0x4000a9b6 on core: 0[0m
[0;32mI (2780) esp_psram: Adding pool of 32768K of PSRAM memory to heap allocator[0m
D (2781) cpu_start: calling init function: 0x4000095c on core: 0[0m
V (2781) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2781) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x502[0m
D (2782) intr_alloc: Connected src 8 to int 0 (cpu 0)[0m
D (2782) cpu_start: calling init function: 0x40000980 on core: 0[0m
D (2782) cpu_start: calling init function: 0x40008b56 on core: 0[0m
D (2782) cpu_start: calling init function: 0x4000a442 on core: 0[0m
D (2783) cpu_start: calling init function: 0x40008dce on core: 0[0m
D (2783) cpu_start: calling init function: 0x40007990 on core: 0[0m
D (2783) cpu_start: calling init function: 0x40000990 on core: 0[0m
V (2784) memspi: raw_chip_id: 1840C8
[0m
V (2784) memspi: chip_id: C84018
[0m
V (2784) memspi: raw_chip_id: 1840C8
[0m
V (2784) memspi: chip_id: C84018
[0m
D (2785) spi_flash: trying chip: gd[0m
[0;32mI (2785) spi_flash: detected chip: gd[0m
[0;32mI (2785) spi_flash: flash io: qio[0m
D (2785) chip_generic: set_io_mode: status before 0x2[0m
V (2786) chip_generic: set_io_mode: status update 0x2[0m
D (2786) cpu_start: calling init function: 0x40000352 on core: 0[0m
D (2786) cpu_start: calling init function: 0x400a9da6[0m
D (2786) cpu_start: calling init function: 0x400a9a60[0m
D (2787) cpu_start: calling init function: 0x4007532c[0m
D (2787) cpu_start: calling init function: 0x4001eaa6[0m
[0;32mI (2787) host_init: ESP Hosted : Host chip_ip[18][0m
[0;32mI (2787) H_API: ESP-Hosted starting. Hosted_Tasks: prio:23, stack: 5120 RPC_task_stack: 5120[0m
[0;32mI (2787) H_API: ** add_esp_wifi_remote_channels **[0m
D (2787) transport: Adding channel IF[1]: S[0] Tx[0x4ff3cb2c] Rx[0x40020aa0][0m
V (2787) mpool: Nonaligned[0m
V (2788) mpool: Create mempool 0x4ff26de4 with block_size:1536[0m
[0;32mI (2788) transport: Add ESP-Hosted channel IF[1]: S[0] Tx[0x4000b3a8] Rx[0x40020aa0][0m
D (2788) transport: Adding channel IF[2]: S[0] Tx[0x4ff3cb2c] Rx[0x40020aa0][0m
V (2788) mpool: Nonaligned[0m
V (2788) mpool: Create mempool 0x4ff26e64 with block_size:1536[0m
[0;32mI (2788) transport: Add ESP-Hosted channel IF[2]: S[0] Tx[0x4000b2ec] Rx[0x40020aa0][0m
sdio_mempool_create free:33669600 min-free:33669600 lfb-def:33030144 lfb-8bit:33030144

V (2789) mpool: Nonaligned[0m
V (2789) mpool: Create mempool 0x4ff27de8 with block_size:1536[0m
D (2789) sdmmc_periph: peripheral version 5342270a, hardware config 03c44c83[0m
V (2789) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2790) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0xE[0m
D (2790) intr_alloc: Connected src 23 to int 1 (cpu 0)[0m
D (2790) sdmmc_periph: using GPIO18 as clk pin[0m
D (2790) sdmmc_periph: using GPIO19 as cmd pin[0m
D (2790) sdmmc_periph: using GPIO14 as d0 pin[0m
D (2791) sdmmc_periph: using GPIO15 as d1 pin[0m
D (2791) sdmmc_periph: using GPIO16 as d2 pin[0m
D (2791) gpio: GPIO[17]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
D (2791) sdmmc_periph: Slot 1 is not initialized yet, skipping sdmmc_host_change_to_slot[0m
D (2791) sdmmc_periph: clk_src_freq_hz: 160000000 hz[0m
D (2791) sdmmc_periph: slot=1 clk_src=8 host_div=10 card_div=20 freq=400kHz (max 400kHz)[0m
D (2792) sdmmc_periph: Slot 1 is not initialized yet, skipping sdmmc_host_change_to_slot[0m
D (2792) sdmmc_periph: Slot 1 is not initialized yet, skipping sdmmc_host_change_to_slot[0m
D (2792) sdmmc_periph: slot=1 width=1[0m
D (2792) H_SDIO_DRV: sdio bus init done[0m
D (2792) transport: Bus handle: 0x4ff1bf30[0m
D (2792) RPC_WRAP: rpc_init[0m
D (2792) rpc_api: rpc_slaveif_init[0m
D (2793) cpu_start: calling init function: 0x4ff091d2[0m
D (270) cpu_start: caDl l(in2g7 9i3n)i tc pfuu_nscttairotn::  c0axlli4n0g0 0i2n2ietc  founn cctoiroen::  10x[0m40
0799de on core: 0[0m
V (2793) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2794) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0xC02[0m
D (2794) intr_alloc: Connected src 55 to int 2 (cpu 0)[0m
D (2794) cpu_start: calling init function: 0x400022ec on core: 0[0m
D (2794) cpu_start: calling init function: 0x40003836 on core: 0[0m
D (2795) cpu_start: calling init function: 0x400c171a on core: 0[0m
D (2795) cpu_start: calling init function: 0x4000828a on core: 0[0m
D (2795) cpu_start: calling init function: 0x400009e2 on core: 0[0m
V (2796) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2796) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x40E[0m
D (2796) intr_alloc: Connected src 79 to int 3 (cpu 0)[0m
D (2797) app_start: Starting scheduler on CPU0[0m
V (2797) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2797) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x402[0m
D (2797) intr_alloc: Connected src 53 to int 4 (cpu 0)[0m
[0;32mI (2797) H_SDIO_DRVV:  s(dio2_d7a9ta7_)to _rixn_bturf__taask started[0m
lloc: esp_intr_alloc_intrstatus (cpu 1): checking args[0m
[0;32mI (2797) main_task: Started onV C P(U02[07m9
) intr_alloc: esp_intr_alloc_intrstatus (cpu 1): Args okay. Resulting flags 0x40E[0m
D (2797) intr_alloc: Connected src 80 to int 0 (cpu 1)[0m
D (2797) app_start: Starting scheduler on CPU1[0m
V (2797) intr_alloc: esp_intr_alloc_intrstatus (cpu 1): checking args[0m
V (2797) intr_alloc: esp_intr_alloc_intrstatus (cpu 1): Args okay. Resulting flags 0x402[0m
D (2797) intr_alloc: Connected src 54 to int 1 (cpu 1)[0m
D (2797) heap_init: New heap initialised at 0x4ff3afc0[0m
D (2797) heap_init: New heap initialised at 0x4ff40000[0m
[0;32mI (2797) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations[0m
D (2797) esp_psram: Allocating block of size 32768 bytes[0m
V (2797) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2797) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0xE[0m
D (2797) intr_alloc: Connected src 48 to int 5 (cpu 0)[0m
[0;32mI (2797) main_task: Calling app_main()[0m


=== ESP32-P4 NFC TIME CLOCK ===
Firmware Version: Oct 12 2025 22:47:55
Build Date: Oct 12 2025
Build Time: 22:47:55

V (2797) partition: Loading the partition table[0m
V (2807) mmap: actual_mapped_len is 0x10000[0m
V (2807) calculated md5: 0x4ff31aa8   41 ae c2 07 ad 1f 5e 06  4b a8 61 d0 d3 26 ac 21  |A.....^.K.a..&.!|[0m
V (2807) stored md5: 0x40128090   41 ae c2 07 ad 1f 5e 06  4b a8 61 d0 d3 26 ac 21  |A.....^.K.a..&.!|[0m
V (2807) partition: Partition table MD5 verified[0m
NVS initialized

Initializing display (allocating frame buffer)...
[0;32mI (2827) LVGL: Starting LVGL task[0m
D (2827) ledc: Using clock source 7 (in slow mode), divisor: 0x7d0[0m
D (2827) ledc: In slow speed mode, global clk set: 16[0m
D (2827) ledc: LEDC_PWM CHANNEL 1|GPIO 26|Duty 0000|Time 1[0m
D (2827) ledc: Using clock source 7 (in slow mode), divisor: 0x7d0[0m
D (2827) ledc: In slow speed mode, global clk set: 16[0m
D (2827) ledc: LEDC_PWM CHANNEL 1|GPIO 26|Duty 0000|Time 1[0m
[0;33mW (2827) ledc: GPIO 26 is not usable, maybe conflict with others[0m
[0;32mI (2827) ESP32_P4_EV: MIPI DSI PHY Powered on[0m
D (2827) dsi_hal: phy pll: ref=20000000Hz, lane_bit_rate=1000Mbps, M=50, N=1, hsfreqrange=42[0m
[0;32mI (2827) ESP32_P4_EV: Install MIPI DSI LCD control panel[0m
[0;32mI (2827) ESP32_P4_EV: Install EK79007 LCD control panel[0m
[0;32mI (2827) ek79007: version: 1.0.3[0m
D (2827) gpio: GPIO[27]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
D (2837) lcd.dsi.dpi: fb[0] @0x48000b80[0m
V (2837) cache: addr_end: 0x4812cb80[0m
V (2837) cache: C2M DIR[0m
V (2837) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2837) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2837) intr_alloc: Connected src 104 to int 7 (cpu 0)[0m
V (2837) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2847) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2847) intr_alloc: Connected src 105 to int 7 (cpu 0)[0m
V (2847) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2847) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2847) intr_alloc: Connected src 106 to int 7 (cpu 0)[0m
V (2847) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2847) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2847) intr_alloc: Connected src 107 to int 7 (cpu 0)[0m
V (2847) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2847) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2847) intr_alloc: Connected src 108 to int 7 (cpu 0)[0m
D (2847) dw-gdma: new group (0) at 0x4812cd04[0m
D (2847) dw-gdma: new channel (0,0) at 0x48000b44[0m
V (2847) cache: addr_end: 0x4ff3dc00[0m
V (2847) cache: C2M DIR[0m
D (2847) dw-gdma: new link list @0x4812cd2c, items @0x4ff3dbc0[0m
V (2847) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2847) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2847) intr_alloc: Connected src 24 to int 7 (cpu 0)[0m
D (2847) dw-gdma: install interrupt service for channel (0,0)[0m
D (2847) lcd.dsi.dpi: dpi panel created @0x48000ac0[0m
D (2847) ek79007: new MIPI DPI panel @0x48000ac0[0m
D (2847) ek79007: new ek79007 panel @0x4ff3d904[0m
D (2997) ek79007: send init commands success[0m
[0;32mI (2997) ESP32_P4_EV: Display initialized[0m
[0;32mI (2997) ESP32_P4_EV: Display resolution 1024x600[0m
D (2997) ESP32_P4_EV: Add LCD screen[0m
D (2997) i2c.common: new bus(1) at 0x4812d030[0m
[0;33mW (2997) i2c.master: Please check pull-up resistances whether be connected properly. Otherwise unexpected behavior would happen. For more detailed information, please read docs[0m
D (2997) i2c.common: bus clock source frequency: 40000000hz[0m
V (2997) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2997) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2997) intr_alloc: Connected src 45 to int 7 (cpu 0)[0m
D (2997) lcd_panel.io.i2c: new i2c lcd panel io @0x4ff3dcb0[0m
[0;32mI (2997) GT911: I2C address initialization procedure skipped - using default GT9xx setup[0m
[0;32mI (2997) GT911: TouchPad_ID:0x39,0x31,0x31[0m
[0;32mI (2997) GT911: TouchPad_Config_Version:89[0m
[0;32mI (2997) ESP32_P4_EV: Setting LCD backlight: 100%[0m
[0;32mI (2997) UI_MANAGER: Initializing UI Manager[0m
[0;32mI (3007) UI_MANAGER: UI initialized[0m
V (3017) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3017) cache: addr_end: 0x4ff61740[0m
V (3017) cache: C2M DIR[0m
V (3017) cache: addr_end: 0x4ff3d9c0[0m
V (3017) cache: C2M DIR[0m
V (3017) cache: addr_end: 0x4ff3da40[0m
V (3017) cache: C2M DIR[0m
V (3017) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3017) cache: addr_end: 0x4ff61740[0m
V (3017) cache: C2M DIR[0m
V (3017) cache: addr_end: 0x4ff3d9c0[0m
V (3017) cache: C2M DIR[0m
V (3017) cache: addr_end: 0x4ff3da40[0m
V (3017) cache: C2M DIR[0m
V (3027) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3027) cache: addr_end: 0x4ff61740[0m
V (3027) cache: C2M DIR[0m
V (3027) cache: addr_end: 0x4ff3d9c0[0m
V (3027) cache: C2M DIR[0m
V (3027) cache: addr_end: 0x4ff3da40[0m
V (3027) cache: C2M DIR[0m
V (3027) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3027) cache: addr_end: 0x4ff61740[0m
V (3027) cache: C2M DIR[0m
V (3027) cache: addr_end: 0x4ff3d9c0[0m
V (3027) cache: C2M DIR[0m
V (3027) cache: addr_end: 0x4ff3da40[0m
V (3027) cache: C2M DIR[0m
V (3027) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3027) cache: addr_end: 0x4ff61740[0m
V (3027) cache: C2M DIR[0m
V (3027) cache: addr_end: 0x4ff3d9c0[0m
V (3027) cache: C2M DIR[0m
V (3027) cache: addr_end: 0x4ff3da40[0m
V (3027) cache: C2M DIR[0m
V (3027) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3027) cache: addr_end: 0x4ff61740[0m
V (3027) cache: C2M DIR[0m
V (3027) cache: addr_end: 0x4ff3d9c0[0m
V (3027) cache: C2M DIR[0m
V (3027) cache: addr_end: 0x4ff3da40[0m
V (3027) cache: C2M DIR[0m
V (3027) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3027) cache: addr_end: 0x4ff61740[0m
V (3027) cache: C2M DIR[0m
V (3027) cache: addr_end: 0x4ff3d9c0[0m
V (3027) cache: C2M DIR[0m
V (3027) cache: addr_end: 0x4ff3da40[0m
V (3027) cache: C2M DIR[0m
V (3037) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3037) cache: addr_end: 0x4ff61740[0m
V (3037) cache: C2M DIR[0m
V (3037) cache: addr_end: 0x4ff3d9c0[0m
V (3037) cache: C2M DIR[0m
V (3037) cache: addr_end: 0x4ff3da40[0m
V (3037) cache: C2M DIR[0m
V (3037) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3037) cache: addr_end: 0x4ff61740[0m
V (3037) cache: C2M DIR[0m
V (3037) cache: addr_end: 0x4ff3d9c0[0m
V (3037) cache: C2M DIR[0m
V (3037) cache: addr_end: 0x4ff3da40[0m
V (3037) cache: C2M DIR[0m
V (3037) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3037) cache: addr_end: 0x4ff61740[0m
V (3037) cache: C2M DIR[0m
V (3037) cache: addr_end: 0x4ff3d9c0[0m
V (3037) cache: C2M DIR[0m
V (3037) cache: addr_end: 0x4ff3da40[0m
V (3037) cache: C2M DIR[0m
V (3037) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3037) cache: addr_end: 0x4ff61740[0m
V (3037) cache: C2M DIR[0m
V (3037) cache: addr_end: 0x4ff3d9c0[0m
V (3037) cache: C2M DIR[0m
V (3037) cache: addr_end: 0x4ff3da40[0m
V (3037) cache: C2M DIR[0m
V (3037) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3037) cache: addr_end: 0x4ff61740[0m
V (3047) cache: C2M DIR[0m
V (3047) cache: addr_end: 0x4ff3d9c0[0m
V (3047) cache: C2M DIR[0m
V (3047) cache: addr_end: 0x4ff3da40[0m
V (3047) cache: C2M DIR[0m
Display initialized!
Free heap after display: 32552556 bytes

Initializing network manager...
[0;32mI (3047) NETWORK_MANAGER: Initializing network manager...[0m
D (3047) nvs: nvs_open_from_partition network_mode 0[0m
[0;32mI (3047) NETWORK_MANAGER: Network mode NVS not found, using default: Ethernet Only[0m
[0;32mI (3047) NETWORK_MANAGER: Network mode: Ethernet Only[0m
[0;32mI (3047) NETWORK_MANAGER: Initializing Ethernet manager...[0m
[0;32mI (3047) ETH_MANAGER: Initializing Ethernet[0m
D (3047) esp_netif_lwip: LwIP stack has been initialized[0m
D (3047) esp_netif_lwip: esp-netif has been successfully initialized[0m
D (3047) event: running task for loop 0x4ff3ef10[0m
D (3047) event: created task for loop 0x4ff3ef10[0m
D (3047) event: created event loop 0x4ff3ef10[0m
D (3047) esp_netif_lwip: check: remote, if=0x4ff31a6c fn=0x40092fde[0m
V (3047) esp_netif_objects: esp_netif_add_to_list_unsafe 0x4ff3f34c[0m
D (3047) esp_netif_objects: esp_netif_add_to_list_unsafe netif added successfully (total netifs: 1)[0m
D (3047) esp_netif_lwip: call api in lwip: ret=0x0, give sem[0m
V (3047) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (3047) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0xE[0m
D (3047) intr_alloc: Connected src 92 to int 8 (cpu 0)[0m
[0;31mE (3047) esp.emac.gpio: emac_esp_iomux_init(87): GPIO 50 is already reserved[0m
[0;31mE (3047) esp.emac.gpio: emac_esp_iomux_rmii_clk_input(196): invalid RMII CLK input GPIO number[0m
[0;31mE (3047) esp.emac: emac_esp_config_data_interface(757): invalid EMAC RMII clock input GPIO[0m
[0;31mE (3047) esp.emac: esp_eth_mac_new_esp32(841): config emac interface failed[0m
V (3047) intr_alloc: esp_intr_free: Disabling int, killing handler[0m
[0;31mE (3047) ETH_MANAGER: Failed to create MAC[0m
[0;31mE (3047) NETWORK_MANAGER: ❌ Ethernet manager initialization failed[0m
[0;31mE (3047) NETWORK_MANAGER: No network interfaces initialized![0m
❌ Failed to initialize network manager

API disabled

Initializing PN532 NFC Module V3...
DIP Switches: SEL0=1, SEL1=0 (SPI mode)

[0;32mI (3047) NFC_READER: Initializing PN532 reader[0m
[0;32mI (3047) NFC_READER:   SPI Host: 2[0m
[0;32mI (3047) NFC_READER:   MISO Pin: 21[0m
[0;32mI (3047) NFC_READER:   MOSI Pin: 22[0m
[0;32mI (3047) NFC_READER:   SCK Pin: 20[0m
[0;32mI (3047) NFC_READER:   CS Pin: 23[0m
[0;32mI (3047) NFC_READER:   RST Pin: 32[0m
[0;32mI (3057) NFC_READER:   IRQ Pin: -1[0m
D (3057) pn532_driver_spi: SPI driver initialized[0m
D (3057) gpio: GPIO[32]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
D (3057) pn532_driver: pn532_init(): using IRQ line in polling mode.[0m
D (3057) pn532_driver: reset PN532 ...[0m
D (3467) pn532_driver: reset done[0m
D (3467) pn532_driver: pn532_init(): call pn532_init_io() ...[0m
D (3467) pn532_driver_spi: pn532_init_io() ...[0m
D (3467) gdma: new group (1) at 0x4ff3f9fc[0m
D (3467) gdma: new pair (1,0) at 0x4ff3fa88[0m
D (3467) gdma: new tx channel (1,0) at 0x4ff3f9c4[0m
D (3467) gdma: new rx channel (1,0) at 0x4ff3faa8[0m
D (3467) spi: SPI3 use gpio matrix.[0m
D (3467) pn532_driver_spi: pn532_init_io() spi_bus_initialize -> 0[0m
D (3467) gpio: GPIO[23]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
V (3467) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (3467) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x80E[0m
D (3467) intr_alloc: Connected src 26 to int 8 (cpu 0)[0m
V (3467) bus_lock: device registered on bus 2 slot 5.[0m
D (3467) spi_hal: eff: 5000, limit: 80000k(/0), 0 dummy, -1 delay[0m
D (3467) spi_master: SPI3: New device added to CS5, effective clock: 5000000 Hz[0m
D (3467) pn532_driver_spi: pn532_init_io() spi_bus_add_device -> 0[0m
D (3467) pn532_driver: pn532_init(): call pn532_SAM_config() ...[0m
D (3467) spi_master: Allocate TX buffer for DMA[0m
V (3467) cache: addr_end: 0x4ff3f880[0m
V (3467) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (3467) spi_master: polling trans[0m
V bus_lock: SPI dev changed from -1 to 5
V (3467) spi_master: polling trans done[0m
V (3467) bus_lock: dev 5 released.[0m
D (3467) spi_master: Allocate RX buffer for DMA[0m
V (3467) cache: addr_end: 0x4ff3f880[0m
V (3467) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3467) spi_master: polling trans[0m
V (3467) cache: addr_end: 0x4ff3f880[0m
V (3467) cache: M2C DIR[0m
V (3467) spi_master: polling trans done[0m
V (3467) bus_lock: dev 5 released.[0m
D (3467) spi_master: Allocate RX buffer for DMA[0m
V (3467) cache: addr_end: 0x4ff3f880[0m
V (3467) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3467) spi_master: polling trans[0m
V (3467) cache: addr_end: 0x4ff3f880[0m
V (3467) cache: M2C DIR[0m
V (3467) spi_master: polling trans done[0m
V (3467) bus_lock: dev 5 released.[0m
D (3467) spi_master: Allocate RX buffer for DMA[0m
V (3467) cache: addr_end: 0x4ff3f880[0m
V (3467) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3477) spi_master: polling trans[0m
V (3477) cache: addr_end: 0x4ff3f880[0m
V (3477) cache: M2C DIR[0m
V (3477) spi_master: polling trans done[0m
V (3477) bus_lock: dev 5 released.[0m
D (3477) spi_master: Allocate RX buffer for DMA[0m
V (3477) cache: addr_end: 0x4ff3f880[0m
V (3477) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3477) spi_master: polling trans[0m
V (3477) cache: addr_end: 0x4ff3f880[0m
V (3477) cache: M2C DIR[0m
V (3477) spi_master: polling trans done[0m
V (3477) bus_lock: dev 5 released.[0m
D (3477) spi_master: Allocate RX buffer for DMA[0m
V (3477) cache: addr_end: 0x4ff3f880[0m
V (3477) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3477) spi_master: polling trans[0m
V (3477) cache: addr_end: 0x4ff3f880[0m
V (3477) cache: M2C DIR[0m
V (3477) spi_master: polling trans done[0m
V (3477) bus_lock: dev 5 released.[0m
D (3477) spi_master: Allocate RX buffer for DMA[0m
V (3477) cache: addr_end: 0x4ff3f880[0m
V (3477) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3477) spi_master: polling trans[0m
V (3477) cache: addr_end: 0x4ff3f880[0m
V (3477) cache: M2C DIR[0m
V (3477) spi_master: polling trans done[0m
V (3477) bus_lock: dev 5 released.[0m
D (3477) pn532_driver: pn532_init(): call pn532_init_extra() ...[0m
D (3477) pn532_driver: init ok[0m
[0;32mI (3477) NFC_READER: PN532 initialized successfully[0m
D (3477) spi_master: Allocate TX buffer for DMA[0m
V (3477) cache: addr_end: 0x4ff3f880[0m
V (3477) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (3477) spi_master: polling trans[0m
V (3477) spi_master: polling trans done[0m
V (3477) bus_lock: dev 5 released.[0m
D (3477) spi_master: Allocate RX buffer for DMA[0m
V (3477) cache: addr_end: 0x4ff3f880[0m
V (3477) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3477) spi_master: polling trans[0m
V (3477) cache: addr_end: 0x4ff3f880[0m
V (3477) cache: M2C DIR[0m
V (3477) spi_master: polling trans done[0m
V (3477) bus_lock: dev 5 released.[0m
D (3477) spi_master: Allocate RX buffer for DMA[0m
V (3487) cache: addr_end: 0x4ff3f880[0m
V (3487) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3487) spi_master: polling trans[0m
V (3487) cache: addr_end: 0x4ff3f880[0m
V (3487) cache: M2C DIR[0m
V (3487) spi_master: polling trans done[0m
V (3487) bus_lock: dev 5 released.[0m
D (3487) spi_master: Allocate RX buffer for DMA[0m
V (3487) cache: addr_end: 0x4ff3f880[0m
V (3487) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3487) spi_master: polling trans[0m
V (3487) cache: addr_end: 0x4ff3f880[0m
V (3487) cache: M2C DIR[0m
V (3487) spi_master: polling trans done[0m
V (3487) bus_lock: dev 5 released.[0m
D (3487) spi_master: Allocate RX buffer for DMA[0m
V (3487) cache: addr_end: 0x4ff3f880[0m
V (3487) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3487) spi_master: polling trans[0m
V (3487) cache: addr_end: 0x4ff3f880[0m
V (3487) cache: M2C DIR[0m
V (3487) spi_master: polling trans done[0m
V (3487) bus_lock: dev 5 released.[0m
D (3487) spi_master: Allocate RX buffer for DMA[0m
V (3487) cache: addr_end: 0x4ff3f880[0m
V (3487) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3487) spi_master: polling trans[0m
V (3487) cache: addr_end: 0x4ff3f880[0m
V (3487) cache: M2C DIR[0m
V (3487) spi_master: polling trans done[0m
V (3487) bus_lock: dev 5 released.[0m
D (3487) spi_master: Allocate RX buffer for DMA[0m
V (3487) cache: addr_end: 0x4ff3f880[0m
V (3487) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3487) spi_master: polling trans[0m
V (3487) cache: addr_end: 0x4ff3f880[0m
V (3487) cache: M2C DIR[0m
V (3487) spi_master: polling trans done[0m
V (3487) bus_lock: dev 5 released.[0m
✅ PN532 initialized successfully!
   Firmware: PN532 v1.6

Ready to read cards. Place a card near the reader...

V (3497) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3497) cache: addr_end: 0x4ff48c20[0m
V (3497) cache: C2M DIR[0m
V (3497) cache: addr_end: 0x4ff3d9c0[0m
V (3497) cache: C2M DIR[0m
V (3497) cache: addr_end: 0x4ff3da40[0m
V (3497) cache: C2M DIR[0m
V (3497) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3497) cache: addr_end: 0x4ff49be0[0m
V (3497) cache: C2M DIR[0m
V (3497) cache: addr_end: 0x4ff3d9c0[0m
V (3497) cache: C2M DIR[0m
V (3497) cache: addr_end: 0x4ff3da40[0m
V (3497) cache: C2M DIR[0m
V (3497) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3497) cache: addr_end: 0x4ff48b00[0m
V (3497) cache: C2M DIR[0m
V (3497) cache: addr_end: 0x4ff3d9c0[0m
V (3497) cache: C2M DIR[0m
V (3497) cache: addr_end: 0x4ff3da40[0m
V (3497) cache: C2M DIR[0m
D (3497) spi_master: Allocate TX buffer for DMA[0m
V (3497) cache: addr_end: 0x4ff3f880[0m
V (3497) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (3497) spi_master: polling trans[0m
V (3497) spi_master: polling trans done[0m
V (3497) bus_lock: dev 5 released.[0m
D (3497) spi_master: Allocate RX buffer for DMA[0m
V (3497) cache: addr_end: 0x4ff3f880[0m
V (3497) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3497) spi_master: polling trans[0m
V (3497) cache: addr_end: 0x4ff3f880[0m
V (3497) cache: M2C DIR[0m
V (3497) spi_master: polling trans done[0m
V (3497) bus_lock: dev 5 released.[0m
D (3497) spi_master: Allocate RX buffer for DMA[0m
V (3497) cache: addr_end: 0x4ff3f880[0m
V (3497) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3497) spi_master: polling trans[0m
V (3507) cache: addr_end: 0x4ff3f880[0m
V (3507) cache: M2C DIR[0m
V (3507) spi_master: polling trans done[0m
V (3507) bus_lock: dev 5 released.[0m
D (3507) spi_master: Allocate RX buffer for DMA[0m
V (3507) cache: addr_end: 0x4ff3f880[0m
V (3507) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3507) spi_master: polling trans[0m
V (3507) cache: addr_end: 0x4ff3f880[0m
V (3507) cache: M2C DIR[0m
V (3507) spi_master: polling trans done[0m
V (3507) bus_lock: dev 5 released.[0m
D (3507) spi_master: Allocate RX buffer for DMA[0m
V (3507) cache: addr_end: 0x4ff3f880[0m
V (3507) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3507) spi_master: polling trans[0m
V (3507) cache: addr_end: 0x4ff3f880[0m
V (3507) cache: M2C DIR[0m
V (3507) spi_master: polling trans done[0m
V (3507) bus_lock: dev 5 released.[0m
D (3517) spi_master: Allocate RX buffer for DMA[0m
V (3517) cache: addr_end: 0x4ff3f880[0m
V (3517) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3517) spi_master: polling trans[0m
V (3517) cache: addr_end: 0x4ff3f880[0m
V (3517) cache: M2C DIR[0m
V (3517) spi_master: polling trans done[0m
V (3517) bus_lock: dev 5 released.[0m
D (3527) spi_master: Allocate RX buffer for DMA[0m
V (3527) cache: addr_end: 0x4ff3f880[0m
V (3527) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3527) spi_master: polling trans[0m
V (3527) cache: addr_end: 0x4ff3f880[0m
V (3527) cache: M2C DIR[0m
V (3527) spi_master: polling trans done[0m
V (3527) bus_lock: dev 5 released.[0m
D (3537) spi_master: Allocate RX buffer for DMA[0m
V (3537) cache: addr_end: 0x4ff3f880[0m
V (3537) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3537) spi_master: polling trans[0m
V (3537) cache: addr_end: 0x4ff3f880[0m
V (3537) cache: M2C DIR[0m
V (3537) spi_master: polling trans done[0m
V (3537) bus_lock: dev 5 released.[0m
D (3547) spi_master: Allocate RX buffer for DMA[0m
V (3547) cache: addr_end: 0x4ff3f880[0m
V (3547) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3547) spi_master: polling trans[0m
V (3547) cache: addr_end: 0x4ff3f880[0m
V (3547) cache: M2C DIR[0m
V (3547) spi_master: polling trans done[0m
V (3547) bus_lock: dev 5 released.[0m
D (3557) spi_master: Allocate RX buffer for DMA[0m
V (3557) cache: addr_end: 0x4ff3f880[0m
V (3557) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3557) spi_master: polling trans[0m
V (3557) cache: addr_end: 0x4ff3f880[0m
V (3557) cache: M2C DIR[0m
V (3557) spi_master: polling trans done[0m
V (3557) bus_lock: dev 5 released.[0m
D (3567) spi_master: Allocate RX buffer for DMA[0m
V (3567) cache: addr_end: 0x4ff3f880[0m
V (3567) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3567) spi_master: polling trans[0m
V (3567) cache: addr_end: 0x4ff3f880[0m
V (3567) cache: M2C DIR[0m
V (3567) spi_master: polling trans done[0m
V (3567) bus_lock: dev 5 released.[0m
D (3577) spi_master: Allocate RX buffer for DMA[0m
V (3577) cache: addr_end: 0x4ff3f880[0m
V (3577) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3577) spi_master: polling trans[0m
V (3577) cache: addr_end: 0x4ff3f880[0m
V (3577) cache: M2C DIR[0m
V (3577) spi_master: polling trans done[0m
V (3577) bus_lock: dev 5 released.[0m
D (3587) spi_master: Allocate RX buffer for DMA[0m
V (3587) cache: addr_end: 0x4ff3f880[0m
V (3587) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3587) spi_master: polling trans[0m
V (3587) cache: addr_end: 0x4ff3f880[0m
V (3587) cache: M2C DIR[0m
V (3587) spi_master: polling trans done[0m
V (3587) bus_lock: dev 5 released.[0m
D (3597) spi_master: Allocate RX buffer for DMA[0m
V (3597) cache: addr_end: 0x4ff3f880[0m
V (3597) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3597) spi_master: polling trans[0m
V (3597) cache: addr_end: 0x4ff3f880[0m
V (3597) cache: M2C DIR[0m
V (3597) spi_master: polling trans done[0m
V (3597) bus_lock: dev 5 released.[0m
D (3607) spi_master: Allocate RX buffer for DMA[0m
V (3607) cache: addr_end: 0x4ff3f880[0m
V (3607) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3607) spi_master: polling trans[0m
V (3607) cache: addr_end: 0x4ff3f880[0m
V (3607) cache: M2C DIR[0m
V (3607) spi_master: polling trans done[0m
V (3607) bus_lock: dev 5 released.[0m
D (3617) spi_master: Allocate RX buffer for DMA[0m
V (3617) cache: addr_end: 0x4ff3f880[0m
V (3617) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3617) spi_master: polling trans[0m
V (3617) cache: addr_end: 0x4ff3f880[0m
V (3617) cache: M2C DIR[0m
V (3617) spi_master: polling trans done[0m
V (3617) bus_lock: dev 5 released.[0m
D (3627) spi_master: Allocate RX buffer for DMA[0m
V (3627) cache: addr_end: 0x4ff3f880[0m
V (3627) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3627) spi_master: polling trans[0m
V (3627) cache: addr_end: 0x4ff3f880[0m
V (3627) cache: M2C DIR[0m
V (3627) spi_master: polling trans done[0m
V (3627) bus_lock: dev 5 released.[0m
D (3637) spi_master: Allocate RX buffer for DMA[0m
V (3637) cache: addr_end: 0x4ff3f880[0m
V (3637) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3637) spi_master: polling trans[0m
V (3637) cache: addr_end: 0x4ff3f880[0m
V (3637) cache: M2C DIR[0m
V (3637) spi_master: polling trans done[0m
V (3637) bus_lock: dev 5 released.[0m
D (3647) spi_master: Allocate RX buffer for DMA[0m
V (3647) cache: addr_end: 0x4ff3f880[0m
V (3647) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3647) spi_master: polling trans[0m
V (3647) cache: addr_end: 0x4ff3f880[0m
V (3647) cache: M2C DIR[0m
V (3647) spi_master: polling trans done[0m
V (3647) bus_lock: dev 5 released.[0m
D (3657) spi_master: Allocate RX buffer for DMA[0m
V (3657) cache: addr_end: 0x4ff3f880[0m
V (3657) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3657) spi_master: polling trans[0m
V (3657) cache: addr_end: 0x4ff3f880[0m
V (3657) cache: M2C DIR[0m
V (3657) spi_master: polling trans done[0m
V (3657) bus_lock: dev 5 released.[0m
D (3667) spi_master: Allocate RX buffer for DMA[0m
V (3667) cache: addr_end: 0x4ff3f880[0m
V (3667) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3667) spi_master: polling trans[0m
V (3667) cache: addr_end: 0x4ff3f880[0m
V (3667) cache: M2C DIR[0m
V (3667) spi_master: polling trans done[0m
V (3667) bus_lock: dev 5 released.[0m
D (3677) spi_master: Allocate RX buffer for DMA[0m
V (3677) cache: addr_end: 0x4ff3f880[0m
V (3677) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3677) spi_master: polling trans[0m
V (3677) cache: addr_end: 0x4ff3f880[0m
V (3677) cache: M2C DIR[0m
V (3677) spi_master: polling trans done[0m
V (3677) bus_lock: dev 5 released.[0m
D (3687) spi_master: Allocate RX buffer for DMA[0m
V (3687) cache: addr_end: 0x4ff3f880[0m
V (3687) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3687) spi_master: polling trans[0m
V (3687) cache: addr_end: 0x4ff3f880[0m
V (3687) cache: M2C DIR[0m
V (3687) spi_master: polling trans done[0m
V (3687) bus_lock: dev 5 released.[0m
D (3697) spi_master: Allocate RX buffer for DMA[0m
V (3697) cache: addr_end: 0x4ff3f880[0m
V (3697) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3697) spi_master: polling trans[0m
V (3697) cache: addr_end: 0x4ff3f880[0m
V (3697) cache: M2C DIR[0m
V (3697) spi_master: polling trans done[0m
V (3697) bus_lock: dev 5 released.[0m
D (3707) spi_master: Allocate RX buffer for DMA[0m
V (3707) cache: addr_end: 0x4ff3f880[0m
V (3707) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3707) spi_master: polling trans[0m
V (3707) cache: addr_end: 0x4ff3f880[0m
V (3707) cache: M2C DIR[0m
V (3707) spi_master: polling trans done[0m
V (3707) bus_lock: dev 5 released.[0m
D (3717) spi_master: Allocate RX buffer for DMA[0m
V (3717) cache: addr_end: 0x4ff3f880[0m
V (3717) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3717) spi_master: polling trans[0m
V (3717) cache: addr_end: 0x4ff3f880[0m
V (3717) cache: M2C DIR[0m
V (3717) spi_master: polling trans done[0m
V (3717) bus_lock: dev 5 released.[0m
D (3727) spi_master: Allocate RX buffer for DMA[0m
V (3727) cache: addr_end: 0x4ff3f880[0m
V (3727) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3727) spi_master: polling trans[0m
V (3727) cache: addr_end: 0x4ff3f880[0m
V (3727) cache: M2C DIR[0m
V (3727) spi_master: polling trans done[0m
V (3727) bus_lock: dev 5 released.[0m
D (3737) spi_master: Allocate RX buffer for DMA[0m
V (3737) cache: addr_end: 0x4ff3f880[0m
V (3737) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3737) spi_master: polling trans[0m
V (3737) cache: addr_end: 0x4ff3f880[0m
V (3737) cache: M2C DIR[0m
V (3737) spi_master: polling trans done[0m
V (3737) bus_lock: dev 5 released.[0m
D (3747) spi_master: Allocate RX buffer for DMA[0m
V (3747) cache: addr_end: 0x4ff3f880[0m
V (3747) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3747) spi_master: polling trans[0m
V (3747) cache: addr_end: 0x4ff3f880[0m
V (3747) cache: M2C DIR[0m
V (3747) spi_master: polling trans done[0m
V (3747) bus_lock: dev 5 released.[0m
D (3757) spi_master: Allocate RX buffer for DMA[0m
V (3757) cache: addr_end: 0x4ff3f880[0m
V (3757) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3757) spi_master: polling trans[0m
V (3757) cache: addr_end: 0x4ff3f880[0m
V (3757) cache: M2C DIR[0m
V (3757) spi_master: polling trans done[0m
V (3757) bus_lock: dev 5 released.[0m
D (3767) spi_master: Allocate RX buffer for DMA[0m
V (3767) cache: addr_end: 0x4ff3f880[0m
V (3767) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3767) spi_master: polling trans[0m
V (3767) cache: addr_end: 0x4ff3f880[0m
V (3767) cache: M2C DIR[0m
V (3767) spi_master: polling trans done[0m
V (3767) bus_lock: dev 5 released.[0m
D (3777) spi_master: Allocate RX buffer for DMA[0m
V (3777) cache: addr_end: 0x4ff3f880[0m
V (3777) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3777) spi_master: polling trans[0m
V (3777) cache: addr_end: 0x4ff3f880[0m
V (3777) cache: M2C DIR[0m
V (3777) spi_master: polling trans done[0m
V (3777) bus_lock: dev 5 released.[0m
D (3787) spi_master: Allocate RX buffer for DMA[0m
V (3787) cache: addr_end: 0x4ff3f880[0m
V (3787) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3787) spi_master: polling trans[0m
V (3787) cache: addr_end: 0x4ff3f880[0m
V (3787) cache: M2C DIR[0m
V (3787) spi_master: polling trans done[0m
V (3787) bus_lock: dev 5 released.[0m
D (3797) spi_master: Allocate RX buffer for DMA[0m
V (3797) cache: addr_end: 0x4ff3f880[0m
V (3797) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3797) spi_master: polling trans[0m
V (3797) cache: addr_end: 0x4ff3f880[0m
V (3797) cache: M2C DIR[0m
V (3797) spi_master: polling trans done[0m
V (3797) bus_lock: dev 5 released.[0m
D (3807) spi_master: Allocate RX buffer for DMA[0m
V (3807) cache: addr_end: 0x4ff3f880[0m
V (3807) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3807) spi_master: polling trans[0m
V (3807) cache: addr_end: 0x4ff3f880[0m
V (3807) cache: M2C DIR[0m
V (3807) spi_master: polling trans done[0m
V (3807) bus_lock: dev 5 released.[0m
D (3817) spi_master: Allocate RX buffer for DMA[0m
V (3817) cache: addr_end: 0x4ff3f880[0m
V (3817) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3817) spi_master: polling trans[0m
V (3817) cache: addr_end: 0x4ff3f880[0m
V (3817) cache: M2C DIR[0m
V (3817) spi_master: polling trans done[0m
V (3817) bus_lock: dev 5 released.[0m
D (3827) spi_master: Allocate RX buffer for DMA[0m
V (3827) cache: addr_end: 0x4ff3f880[0m
V (3827) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3827) spi_master: polling trans[0m
V (3827) cache: addr_end: 0x4ff3f880[0m
V (3827) cache: M2C DIR[0m
V (3827) spi_master: polling trans done[0m
V (3827) bus_lock: dev 5 released.[0m
D (3837) spi_master: Allocate RX buffer for DMA[0m
V (3837) cache: addr_end: 0x4ff3f880[0m
V (3837) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3837) spi_master: polling trans[0m
V (3837) cache: addr_end: 0x4ff3f880[0m
V (3837) cache: M2C DIR[0m
V (3837) spi_master: polling trans done[0m
V (3837) bus_lock: dev 5 released.[0m
D (3847) spi_master: Allocate RX buffer for DMA[0m
V (3847) cache: addr_end: 0x4ff3f880[0m
V (3847) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3847) spi_master: polling trans[0m
V (3847) cache: addr_end: 0x4ff3f880[0m
V (3847) cache: M2C DIR[0m
V (3847) spi_master: polling trans done[0m
V (3847) bus_lock: dev 5 released.[0m
D (3857) spi_master: Allocate RX buffer for DMA[0m
V (3857) cache: addr_end: 0x4ff3f880[0m
V (3857) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3857) spi_master: polling trans[0m
V (3857) cache: addr_end: 0x4ff3f880[0m
V (3857) cache: M2C DIR[0m
V (3857) spi_master: polling trans done[0m
V (3857) bus_lock: dev 5 released.[0m
D (3867) spi_master: Allocate RX buffer for DMA[0m
V (3867) cache: addr_end: 0x4ff3f880[0m
V (3867) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3867) spi_master: polling trans[0m
V (3867) cache: addr_end: 0x4ff3f880[0m
V (3867) cache: M2C DIR[0m
V (3867) spi_master: polling trans done[0m
V (3867) bus_lock: dev 5 released.[0m
D (3877) spi_master: Allocate RX buffer for DMA[0m
V (3877) cache: addr_end: 0x4ff3f880[0m
V (3877) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3877) spi_master: polling trans[0m
V (3877) cache: addr_end: 0x4ff3f880[0m
V (3877) cache: M2C DIR[0m
V (3877) spi_master: polling trans done[0m
V (3877) bus_lock: dev 5 released.[0m
D (3887) spi_master: Allocate RX buffer for DMA[0m
V (3887) cache: addr_end: 0x4ff3f880[0m
V (3887) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3887) spi_master: polling trans[0m
V (3887) cache: addr_end: 0x4ff3f880[0m
V (3887) cache: M2C DIR[0m
V (3887) spi_master: polling trans done[0m
V (3887) bus_lock: dev 5 released.[0m
D (3897) spi_master: Allocate RX buffer for DMA[0m
V (3897) cache: addr_end: 0x4ff3f880[0m
V (3897) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3897) spi_master: polling trans[0m
V (3897) cache: addr_end: 0x4ff3f880[0m
V (3897) cache: M2C DIR[0m
V (3897) spi_master: polling trans done[0m
V (3897) bus_lock: dev 5 released.[0m
D (3907) spi_master: Allocate RX buffer for DMA[0m
V (3907) cache: addr_end: 0x4ff3f880[0m
V (3907) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3907) spi_master: polling trans[0m
V (3907) cache: addr_end: 0x4ff3f880[0m
V (3907) cache: M2C DIR[0m
V (3907) spi_master: polling trans done[0m
V (3907) bus_lock: dev 5 released.[0m
D (3917) spi_master: Allocate RX buffer for DMA[0m
V (3917) cache: addr_end: 0x4ff3f880[0m
V (3917) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3917) spi_master: polling trans[0m
V (3917) cache: addr_end: 0x4ff3f880[0m
V (3917) cache: M2C DIR[0m
V (3917) spi_master: polling trans done[0m
V (3917) bus_lock: dev 5 released.[0m
D (3927) spi_master: Allocate RX buffer for DMA[0m
V (3927) cache: addr_end: 0x4ff3f880[0m
V (3927) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3927) spi_master: polling trans[0m
V (3927) cache: addr_end: 0x4ff3f880[0m
V (3927) cache: M2C DIR[0m
V (3927) spi_master: polling trans done[0m
V (3927) bus_lock: dev 5 released.[0m
D (3937) spi_master: Allocate RX buffer for DMA[0m
V (3937) cache: addr_end: 0x4ff3f880[0m
V (3937) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3937) spi_master: polling trans[0m
V (3937) cache: addr_end: 0x4ff3f880[0m
V (3937) cache: M2C DIR[0m
V (3937) spi_master: polling trans done[0m
V (3937) bus_lock: dev 5 released.[0m
D (3947) spi_master: Allocate RX buffer for DMA[0m
V (3947) cache: addr_end: 0x4ff3f880[0m
V (3947) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3947) spi_master: polling trans[0m
V (3947) cache: addr_end: 0x4ff3f880[0m
V (3947) cache: M2C DIR[0m
V (3947) spi_master: polling trans done[0m
V (3947) bus_lock: dev 5 released.[0m
D (3957) spi_master: Allocate RX buffer for DMA[0m
V (3957) cache: addr_end: 0x4ff3f880[0m
V (3957) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3957) spi_master: polling trans[0m
V (3957) cache: addr_end: 0x4ff3f880[0m
V (3957) cache: M2C DIR[0m
V (3957) spi_master: polling trans done[0m
V (3957) bus_lock: dev 5 released.[0m
D (3967) spi_master: Allocate RX buffer for DMA[0m
V (3967) cache: addr_end: 0x4ff3f880[0m
V (3967) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3967) spi_master: polling trans[0m
V (3967) cache: addr_end: 0x4ff3f880[0m
V (3967) cache: M2C DIR[0m
V (3967) spi_master: polling trans done[0m
V (3967) bus_lock: dev 5 released.[0m
D (3977) spi_master: Allocate RX buffer for DMA[0m
V (3977) cache: addr_end: 0x4ff3f880[0m
V (3977) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3977) spi_master: polling trans[0m
V (3977) cache: addr_end: 0x4ff3f880[0m
V (3977) cache: M2C DIR[0m
V (3977) spi_master: polling trans done[0m
V (3977) bus_lock: dev 5 released.[0m
D (3987) spi_master: Allocate RX buffer for DMA[0m
V (3987) cache: addr_end: 0x4ff3f880[0m
V (3987) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3987) spi_master: polling trans[0m
V (3987) cache: addr_end: 0x4ff3f880[0m
V (3987) cache: M2C DIR[0m
V (3987) spi_master: polling trans done[0m
V (3987) bus_lock: dev 5 released.[0m
D (3997) spi_master: Allocate RX buffer for DMA[0m
V (3997) cache: addr_end: 0x4ff3f880[0m
V (3997) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3997) spi_master: polling trans[0m
V (3997) cache: addr_end: 0x4ff3f880[0m
V (3997) cache: M2C DIR[0m
V (3997) spi_master: polling trans done[0m
V (3997) bus_lock: dev 5 released.[0m
D (4007) spi_master: Allocate RX buffer for DMA[0m
V (4007) cache: addr_end: 0x4ff3f880[0m
V (4007) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4007) spi_master: polling trans[0m
V (4007) cache: addr_end: 0x4ff3f880[0m
V (4007) cache: M2C DIR[0m
V (4007) spi_master: polling trans done[0m
V (4007) bus_lock: dev 5 released.[0m
D (4017) spi_master: Allocate RX buffer for DMA[0m
V (4017) cache: addr_end: 0x4ff3f880[0m
V (4017) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4017) spi_master: polling trans[0m
V (4017) cache: addr_end: 0x4ff3f880[0m
V (4017) cache: M2C DIR[0m
V (4017) spi_master: polling trans done[0m
V (4017) bus_lock: dev 5 released.[0m
D (4027) spi_master: Allocate RX buffer for DMA[0m
V (4027) cache: addr_end: 0x4ff3f880[0m
V (4027) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4027) spi_master: polling trans[0m
V (4027) cache: addr_end: 0x4ff3f880[0m
V (4027) cache: M2C DIR[0m
V (4027) spi_master: polling trans done[0m
V (4027) bus_lock: dev 5 released.[0m
D (4037) spi_master: Allocate RX buffer for DMA[0m
V (4037) cache: addr_end: 0x4ff3f880[0m
V (4037) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4037) spi_master: polling trans[0m
V (4037) cache: addr_end: 0x4ff3f880[0m
V (4037) cache: M2C DIR[0m
V (4037) spi_master: polling trans done[0m
V (4037) bus_lock: dev 5 released.[0m
D (4047) spi_master: Allocate RX buffer for DMA[0m
V (4047) cache: addr_end: 0x4ff344c0[0m
V (4047) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4047) spi_master: polling trans[0m
V (4047) cache: addr_end: 0x4ff344c0[0m
V (4047) cache: M2C DIR[0m
V (4047) spi_master: polling trans done[0m
V (4047) bus_lock: dev 5 released.[0m
D (4057) spi_master: Allocate RX buffer for DMA[0m
V (4057) cache: addr_end: 0x4ff344c0[0m
V (4057) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4057) spi_master: polling trans[0m
V (4057) cache: addr_end: 0x4ff344c0[0m
V (4057) cache: M2C DIR[0m
V (4057) spi_master: polling trans done[0m
V (4057) bus_lock: dev 5 released.[0m
D (4067) spi_master: Allocate RX buffer for DMA[0m
V (4067) cache: addr_end: 0x4ff344c0[0m
V (4067) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4067) spi_master: polling trans[0m
V (4067) cache: addr_end: 0x4ff344c0[0m
V (4067) cache: M2C DIR[0m
V (4067) spi_master: polling trans done[0m
V (4067) bus_lock: dev 5 released.[0m
D (4077) spi_master: Allocate RX buffer for DMA[0m
V (4077) cache: addr_end: 0x4ff344c0[0m
V (4077) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4077) spi_master: polling trans[0m
V (4077) cache: addr_end: 0x4ff344c0[0m
V (4077) cache: M2C DIR[0m
V (4077) spi_master: polling trans done[0m
V (4077) bus_lock: dev 5 released.[0m
D (4087) spi_master: Allocate RX buffer for DMA[0m
V (4087) cache: addr_end: 0x4ff344c0[0m
V (4087) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4087) spi_master: polling trans[0m
V (4087) cache: addr_end: 0x4ff344c0[0m
V (4087) cache: M2C DIR[0m
V (4087) spi_master: polling trans done[0m
V (4087) bus_lock: dev 5 released.[0m
D (4097) spi_master: Allocate RX buffer for DMA[0m
V (4097) cache: addr_end: 0x4ff344c0[0m
V (4097) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4097) spi_master: polling trans[0m
V (4097) cache: addr_end: 0x4ff344c0[0m
V (4097) cache: M2C DIR[0m
V (4097) spi_master: polling trans done[0m
V (4097) bus_lock: dev 5 released.[0m
D (4107) spi_master: Allocate RX buffer for DMA[0m
V (4107) cache: addr_end: 0x4ff344c0[0m
V (4107) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4107) spi_master: polling trans[0m
V (4107) cache: addr_end: 0x4ff344c0[0m
V (4107) cache: M2C DIR[0m
V (4107) spi_master: polling trans done[0m
V (4107) bus_lock: dev 5 released.[0m
D (4117) spi_master: Allocate RX buffer for DMA[0m
V (4117) cache: addr_end: 0x4ff344c0[0m
V (4117) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4117) spi_master: polling trans[0m
V (4117) cache: addr_end: 0x4ff344c0[0m
V (4117) cache: M2C DIR[0m
V (4117) spi_master: polling trans done[0m
V (4117) bus_lock: dev 5 released.[0m
D (4127) spi_master: Allocate RX buffer for DMA[0m
V (4127) cache: addr_end: 0x4ff344c0[0m
V (4127) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4127) spi_master: polling trans[0m
V (4127) cache: addr_end: 0x4ff344c0[0m
V (4127) cache: M2C DIR[0m
V (4127) spi_master: polling trans done[0m
V (4127) bus_lock: dev 5 released.[0m
D (4137) spi_master: Allocate RX buffer for DMA[0m
V (4137) cache: addr_end: 0x4ff344c0[0m
V (4137) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4137) spi_master: polling trans[0m
V (4137) cache: addr_end: 0x4ff344c0[0m
V (4137) cache: M2C DIR[0m
V (4137) spi_master: polling trans done[0m
V (4137) bus_lock: dev 5 released.[0m
D (4147) spi_master: Allocate RX buffer for DMA[0m
V (4147) cache: addr_end: 0x4ff344c0[0m
V (4147) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4147) spi_master: polling trans[0m
V (4147) cache: addr_end: 0x4ff344c0[0m
V (4147) cache: M2C DIR[0m
V (4147) spi_master: polling trans done[0m
V (4147) bus_lock: dev 5 released.[0m
D (4157) spi_master: Allocate RX buffer for DMA[0m
V (4157) cache: addr_end: 0x4ff344c0[0m
V (4157) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4157) spi_master: polling trans[0m
V (4157) cache: addr_end: 0x4ff344c0[0m
V (4157) cache: M2C DIR[0m
V (4157) spi_master: polling trans done[0m
V (4157) bus_lock: dev 5 released.[0m
D (4167) spi_master: Allocate RX buffer for DMA[0m
V (4167) cache: addr_end: 0x4ff344c0[0m
V (4167) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4167) spi_master: polling trans[0m
V (4167) cache: addr_end: 0x4ff344c0[0m
V (4167) cache: M2C DIR[0m
V (4167) spi_master: polling trans done[0m
V (4167) bus_lock: dev 5 released.[0m
D (4177) spi_master: Allocate RX buffer for DMA[0m
V (4177) cache: addr_end: 0x4ff344c0[0m
V (4177) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4177) spi_master: polling trans[0m
V (4177) cache: addr_end: 0x4ff344c0[0m
V (4177) cache: M2C DIR[0m
V (4177) spi_master: polling trans done[0m
V (4177) bus_lock: dev 5 released.[0m
D (4187) spi_master: Allocate RX buffer for DMA[0m
V (4187) cache: addr_end: 0x4ff344c0[0m
V (4187) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4187) spi_master: polling trans[0m
V (4187) cache: addr_end: 0x4ff344c0[0m
V (4187) cache: M2C DIR[0m
V (4187) spi_master: polling trans done[0m
V (4187) bus_lock: dev 5 released.[0m
D (4197) spi_master: Allocate RX buffer for DMA[0m
V (4197) cache: addr_end: 0x4ff344c0[0m
V (4197) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4197) spi_master: polling trans[0m
V (4197) cache: addr_end: 0x4ff344c0[0m
V (4197) cache: M2C DIR[0m
V (4197) spi_master: polling trans done[0m
V (4197) bus_lock: dev 5 released.[0m
D (4207) spi_master: Allocate RX buffer for DMA[0m
V (4207) cache: addr_end: 0x4ff344c0[0m
V (4207) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4207) spi_master: polling trans[0m
V (4207) cache: addr_end: 0x4ff344c0[0m
V (4207) cache: M2C DIR[0m
V (4207) spi_master: polling trans done[0m
V (4207) bus_lock: dev 5 released.[0m
D (4217) spi_master: Allocate RX buffer for DMA[0m
V (4217) cache: addr_end: 0x4ff344c0[0m
V (4217) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4217) spi_master: polling trans[0m
V (4217) cache: addr_end: 0x4ff344c0[0m
V (4217) cache: M2C DIR[0m
V (4217) spi_master: polling trans done[0m
V (4217) bus_lock: dev 5 released.[0m
D (4227) spi_master: Allocate RX buffer for DMA[0m
V (4227) cache: addr_end: 0x4ff344c0[0m
V (4227) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4227) spi_master: polling trans[0m
V (4227) cache: addr_end: 0x4ff344c0[0m
V (4227) cache: M2C DIR[0m
V (4227) spi_master: polling trans done[0m
V (4227) bus_lock: dev 5 released.[0m
D (4237) spi_master: Allocate RX buffer for DMA[0m
V (4237) cache: addr_end: 0x4ff344c0[0m
V (4237) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4237) spi_master: polling trans[0m
V (4237) cache: addr_end: 0x4ff344c0[0m
V (4237) cache: M2C DIR[0m
V (4237) spi_master: polling trans done[0m
V (4237) bus_lock: dev 5 released.[0m
D (4247) spi_master: Allocate RX buffer for DMA[0m
V (4247) cache: addr_end: 0x4ff344c0[0m
V (4247) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4247) spi_master: polling trans[0m
V (4247) cache: addr_end: 0x4ff344c0[0m
V (4247) cache: M2C DIR[0m
V (4247) spi_master: polling trans done[0m
V (4247) bus_lock: dev 5 released.[0m
D (4257) spi_master: Allocate RX buffer for DMA[0m
V (4257) cache: addr_end: 0x4ff344c0[0m
V (4257) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4257) spi_master: polling trans[0m
V (4257) cache: addr_end: 0x4ff344c0[0m
V (4257) cache: M2C DIR[0m
V (4257) spi_master: polling trans done[0m
V (4257) bus_lock: dev 5 released.[0m
D (4267) spi_master: Allocate RX buffer for DMA[0m
V (4267) cache: addr_end: 0x4ff344c0[0m
V (4267) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4267) spi_master: polling trans[0m
V (4267) cache: addr_end: 0x4ff344c0[0m
V (4267) cache: M2C DIR[0m
V (4267) spi_master: polling trans done[0m
V (4267) bus_lock: dev 5 released.[0m
D (4277) spi_master: Allocate RX buffer for DMA[0m
V (4277) cache: addr_end: 0x4ff344c0[0m
V (4277) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4277) spi_master: polling trans[0m
V (4277) cache: addr_end: 0x4ff344c0[0m
V (4277) cache: M2C DIR[0m
V (4277) spi_master: polling trans done[0m
V (4277) bus_lock: dev 5 released.[0m
D (4287) spi_master: Allocate RX buffer for DMA[0m
V (4287) cache: addr_end: 0x4ff344c0[0m
V (4287) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4287) spi_master: polling trans[0m
V (4287) cache: addr_end: 0x4ff344c0[0m
V (4287) cache: M2C DIR[0m
V (4287) spi_master: polling trans done[0m
V (4287) bus_lock: dev 5 released.[0m
D (4297) spi_master: Allocate RX buffer for DMA[0m
V (4297) cache: addr_end: 0x4ff344c0[0m
V (4297) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4297) spi_master: polling trans[0m
V (4297) cache: addr_end: 0x4ff344c0[0m
V (4297) cache: M2C DIR[0m
V (4297) spi_master: polling trans done[0m
V (4297) bus_lock: dev 5 released.[0m
D (4307) spi_master: Allocate RX buffer for DMA[0m
V (4307) cache: addr_end: 0x4ff344c0[0m
V (4307) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4307) spi_master: polling trans[0m
V (4307) cache: addr_end: 0x4ff344c0[0m
V (4307) cache: M2C DIR[0m
V (4307) spi_master: polling trans done[0m
V (4307) bus_lock: dev 5 released.[0m
D (4317) spi_master: Allocate RX buffer for DMA[0m
V (4317) cache: addr_end: 0x4ff344c0[0m
V (4317) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4317) spi_master: polling trans[0m
V (4317) cache: addr_end: 0x4ff344c0[0m
V (4317) cache: M2C DIR[0m
V (4317) spi_master: polling trans done[0m
V (4317) bus_lock: dev 5 released.[0m
D (4327) spi_master: Allocate RX buffer for DMA[0m
V (4327) cache: addr_end: 0x4ff344c0[0m
V (4327) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4327) spi_master: polling trans[0m
V (4327) cache: addr_end: 0x4ff344c0[0m
V (4327) cache: M2C DIR[0m
V (4327) spi_master: polling trans done[0m
V (4327) bus_lock: dev 5 released.[0m
D (4337) spi_master: Allocate RX buffer for DMA[0m
V (4337) cache: addr_end: 0x4ff344c0[0m
V (4337) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4337) spi_master: polling trans[0m
V (4337) cache: addr_end: 0x4ff344c0[0m
V (4337) cache: M2C DIR[0m
V (4337) spi_master: polling trans done[0m
V (4337) bus_lock: dev 5 released.[0m
D (4347) spi_master: Allocate RX buffer for DMA[0m
V (4347) cache: addr_end: 0x4ff344c0[0m
V (4347) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4347) spi_master: polling trans[0m
V (4347) cache: addr_end: 0x4ff344c0[0m
V (4347) cache: M2C DIR[0m
V (4347) spi_master: polling trans done[0m
V (4347) bus_lock: dev 5 released.[0m
D (4357) spi_master: Allocate RX buffer for DMA[0m
V (4357) cache: addr_end: 0x4ff344c0[0m
V (4357) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4357) spi_master: polling trans[0m
V (4357) cache: addr_end: 0x4ff344c0[0m
V (4357) cache: M2C DIR[0m
V (4357) spi_master: polling trans done[0m
V (4357) bus_lock: dev 5 released.[0m
D (4367) spi_master: Allocate RX buffer for DMA[0m
V (4367) cache: addr_end: 0x4ff344c0[0m
V (4367) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4367) spi_master: polling trans[0m
V (4367) cache: addr_end: 0x4ff344c0[0m
V (4367) cache: M2C DIR[0m
V (4367) spi_master: polling trans done[0m
V (4367) bus_lock: dev 5 released.[0m
D (4377) spi_master: Allocate RX buffer for DMA[0m
V (4377) cache: addr_end: 0x4ff344c0[0m
V (4377) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4377) spi_master: polling trans[0m
V (4377) cache: addr_end: 0x4ff344c0[0m
V (4377) cache: M2C DIR[0m
V (4377) spi_master: polling trans done[0m
V (4377) bus_lock: dev 5 released.[0m
D (4387) spi_master: Allocate RX buffer for DMA[0m
V (4387) cache: addr_end: 0x4ff344c0[0m
V (4387) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4387) spi_master: polling trans[0m
V (4387) cache: addr_end: 0x4ff344c0[0m
V (4387) cache: M2C DIR[0m
V (4387) spi_master: polling trans done[0m
V (4387) bus_lock: dev 5 released.[0m
D (4397) spi_master: Allocate RX buffer for DMA[0m
V (4397) cache: addr_end: 0x4ff344c0[0m
V (4397) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4397) spi_master: polling trans[0m
V (4397) cache: addr_end: 0x4ff344c0[0m
V (4397) cache: M2C DIR[0m
V (4397) spi_master: polling trans done[0m
V (4397) bus_lock: dev 5 released.[0m
D (4407) spi_master: Allocate RX buffer for DMA[0m
V (4407) cache: addr_end: 0x4ff344c0[0m
V (4407) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4407) spi_master: polling trans[0m
V (4407) cache: addr_end: 0x4ff344c0[0m
V (4407) cache: M2C DIR[0m
V (4407) spi_master: polling trans done[0m
V (4407) bus_lock: dev 5 released.[0m
D (4417) spi_master: Allocate RX buffer for DMA[0m
V (4417) cache: addr_end: 0x4ff344c0[0m
V (4417) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4417) spi_master: polling trans[0m
V (4417) cache: addr_end: 0x4ff344c0[0m
V (4417) cache: M2C DIR[0m
V (4417) spi_master: polling trans done[0m
V (4417) bus_lock: dev 5 released.[0m
D (4427) spi_master: Allocate RX buffer for DMA[0m
V (4427) cache: addr_end: 0x4ff344c0[0m
V (4427) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4427) spi_master: polling trans[0m
V (4427) cache: addr_end: 0x4ff344c0[0m
V (4427) cache: M2C DIR[0m
V (4427) spi_master: polling trans done[0m
V (4427) bus_lock: dev 5 released.[0m
D (4437) spi_master: Allocate RX buffer for DMA[0m
V (4437) cache: addr_end: 0x4ff344c0[0m
V (4437) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4437) spi_master: polling trans[0m
V (4437) cache: addr_end: 0x4ff344c0[0m
V (4437) cache: M2C DIR[0m
V (4437) spi_master: polling trans done[0m
V (4437) bus_lock: dev 5 released.[0m
D (4447) spi_master: Allocate RX buffer for DMA[0m
V (4447) cache: addr_end: 0x4ff344c0[0m
V (4447) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4447) spi_master: polling trans[0m
V (4447) cache: addr_end: 0x4ff344c0[0m
V (4447) cache: M2C DIR[0m
V (4447) spi_master: polling trans done[0m
V (4447) bus_lock: dev 5 released.[0m
D (4457) spi_master: Allocate RX buffer for DMA[0m
V (4457) cache: addr_end: 0x4ff344c0[0m
V (4457) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4457) spi_master: polling trans[0m
V (4457) cache: addr_end: 0x4ff344c0[0m
V (4457) cache: M2C DIR[0m
V (4457) spi_master: polling trans done[0m
V (4457) bus_lock: dev 5 released.[0m
D (4467) spi_master: Allocate RX buffer for DMA[0m
V (4467) cache: addr_end: 0x4ff344c0[0m
V (4467) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4467) spi_master: polling trans[0m
V (4467) cache: addr_end: 0x4ff344c0[0m
V (4467) cache: M2C DIR[0m
V (4467) spi_master: polling trans done[0m
V (4467) bus_lock: dev 5 released.[0m
D (4477) spi_master: Allocate RX buffer for DMA[0m
V (4477) cache: addr_end: 0x4ff344c0[0m
V (4477) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4477) spi_master: polling trans[0m
V (4477) cache: addr_end: 0x4ff344c0[0m
V (4477) cache: M2C DIR[0m
V (4477) spi_master: polling trans done[0m
V (4477) bus_lock: dev 5 released.[0m
D (4487) spi_master: Allocate RX buffer for DMA[0m
V (4487) cache: addr_end: 0x4ff344c0[0m
V (4487) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4487) spi_master: polling trans[0m
V (4487) cache: addr_end: 0x4ff344c0[0m
V (4487) cache: M2C DIR[0m
V (4487) spi_master: polling trans done[0m
V (4487) bus_lock: dev 5 released.[0m
D (4497) spi_master: Allocate RX buffer for DMA[0m
V (4497) cache: addr_end: 0x4ff344c0[0m
V (4497) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4497) spi_master: polling trans[0m
V (4497) cache: addr_end: 0x4ff344c0[0m
V (4497) cache: M2C DIR[0m
V (4497) spi_master: polling trans done[0m
V (4497) bus_lock: dev 5 released.[0m
D (4507) spi_master: Allocate RX buffer for DMA[0m
V (4507) cache: addr_end: 0x4ff344c0[0m
V (4507) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4507) spi_master: polling trans[0m
V (4507) cache: addr_end: 0x4ff344c0[0m
V (4507) cache: M2C DIR[0m
V (4507) spi_master: polling trans done[0m
V (4507) bus_lock: dev 5 released.[0m
💓 Heartbeat - Cards read: 0, Heap: 32541732 bytes
D (4617) spi_master: Allocate TX buffer for DMA[0m
V (4617) cache: addr_end: 0x4ff344c0[0m
V (4617) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (4617) spi_master: polling trans[0m
V (4617) spi_master: polling trans done[0m
V (4617) bus_lock: dev 5 released.[0m
D (4617) spi_master: Allocate RX buffer for DMA[0m
V (4617) cache: addr_end: 0x4ff344c0[0m
V (4617) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4617) spi_master: polling trans[0m
V (4617) cache: addr_end: 0x4ff344c0[0m
V (4617) cache: M2C DIR[0m
V (4617) spi_master: polling trans done[0m
V (4617) bus_lock: dev 5 released.[0m
D (4617) spi_master: Allocate RX buffer for DMA[0m
V (4617) cache: addr_end: 0x4ff344c0[0m
V (4617) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4617) spi_master: polling trans[0m
V (4617) cache: addr_end: 0x4ff344c0[0m
V (4617) cache: M2C DIR[0m
V (4617) spi_master: polling trans done[0m
V (4617) bus_lock: dev 5 released.[0m
D (4617) spi_master: Allocate RX buffer for DMA[0m
V (4617) cache: addr_end: 0x4ff344c0[0m
V (4617) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4617) spi_master: polling trans[0m
V (4617) cache: addr_end: 0x4ff344c0[0m
V (4617) cache: M2C DIR[0m
V (4617) spi_master: polling trans done[0m
V (4617) bus_lock: dev 5 released.[0m
D (4617) spi_master: Allocate RX buffer for DMA[0m
V (4617) cache: addr_end: 0x4ff344c0[0m
V (4617) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4617) spi_master: polling trans[0m
V (4617) cache: addr_end: 0x4ff344c0[0m
V (4617) cache: M2C DIR[0m
V (4617) spi_master: polling trans done[0m
V (4617) bus_lock: dev 5 released.[0m
D (4627) spi_master: Allocate RX buffer for DMA[0m
V (4627) cache: addr_end: 0x4ff344c0[0m
V (4627) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4627) spi_master: polling trans[0m
V (4627) cache: addr_end: 0x4ff344c0[0m
V (4627) cache: M2C DIR[0m
V (4627) spi_master: polling trans done[0m
V (4627) bus_lock: dev 5 released.[0m
D (4637) spi_master: Allocate RX buffer for DMA[0m
V (4637) cache: addr_end: 0x4ff344c0[0m
V (4637) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4637) spi_master: polling trans[0m
V (4637) cache: addr_end: 0x4ff344c0[0m
V (4637) cache: M2C DIR[0m
V (4637) spi_master: polling trans done[0m
V (4637) bus_lock: dev 5 released.[0m
D (4647) spi_master: Allocate RX buffer for DMA[0m
V (4647) cache: addr_end: 0x4ff344c0[0m
V (4647) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4647) spi_master: polling trans[0m
V (4647) cache: addr_end: 0x4ff344c0[0m
V (4647) cache: M2C DIR[0m
V (4647) spi_master: polling trans done[0m
V (4647) bus_lock: dev 5 released.[0m
D (4657) spi_master: Allocate RX buffer for DMA[0m
V (4657) cache: addr_end: 0x4ff344c0[0m
V (4657) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4657) spi_master: polling trans[0m
V (4657) cache: addr_end: 0x4ff344c0[0m
V (4657) cache: M2C DIR[0m
V (4657) spi_master: polling trans done[0m
V (4657) bus_lock: dev 5 released.[0m
D (4667) spi_master: Allocate RX buffer for DMA[0m
V (4667) cache: addr_end: 0x4ff344c0[0m
V (4667) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4667) spi_master: polling trans[0m
V (4667) cache: addr_end: 0x4ff344c0[0m
V (4667) cache: M2C DIR[0m
V (4667) spi_master: polling trans done[0m
V (4667) bus_lock: dev 5 released.[0m
D (4677) spi_master: Allocate RX buffer for DMA[0m
V (4677) cache: addr_end: 0x4ff344c0[0m
V (4677) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4677) spi_master: polling trans[0m
V (4677) cache: addr_end: 0x4ff344c0[0m
V (4677) cache: M2C DIR[0m
V (4677) spi_master: polling trans done[0m
V (4677) bus_lock: dev 5 released.[0m
D (4687) spi_master: Allocate RX buffer for DMA[0m
V (4687) cache: addr_end: 0x4ff344c0[0m
V (4687) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4687) spi_master: polling trans[0m
V (4687) cache: addr_end: 0x4ff344c0[0m
V (4687) cache: M2C DIR[0m
V (4687) spi_master: polling trans done[0m
V (4687) bus_lock: dev 5 released.[0m
D (4697) spi_master: Allocate RX buffer for DMA[0m
V (4697) cache: addr_end: 0x4ff344c0[0m
V (4697) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4697) spi_master: polling trans[0m
V (4697) cache: addr_end: 0x4ff344c0[0m
V (4697) cache: M2C DIR[0m
V (4697) spi_master: polling trans done[0m
V (4697) bus_lock: dev 5 released.[0m
D (4707) spi_master: Allocate RX buffer for DMA[0m
V (4707) cache: addr_end: 0x4ff344c0[0m
V (4707) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4707) spi_master: polling trans[0m
V (4707) cache: addr_end: 0x4ff344c0[0m
V (4707) cache: M2C DIR[0m
V (4707) spi_master: polling trans done[0m
V (4707) bus_lock: dev 5 released.[0m
D (4717) spi_master: Allocate RX buffer for DMA[0m
V (4717) cache: addr_end: 0x4ff344c0[0m
V (4717) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4717) spi_master: polling trans[0m
V (4717) cache: addr_end: 0x4ff344c0[0m
V (4717) cache: M2C DIR[0m
V (4717) spi_master: polling trans done[0m
V (4717) bus_lock: dev 5 released.[0m
D (4727) spi_master: Allocate RX buffer for DMA[0m
V (4727) cache: addr_end: 0x4ff344c0[0m
V (4727) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4727) spi_master: polling trans[0m
V (4727) cache: addr_end: 0x4ff344c0[0m
V (4727) cache: M2C DIR[0m
V (4727) spi_master: polling trans done[0m
V (4727) bus_lock: dev 5 released.[0m
D (4737) spi_master: Allocate RX buffer for DMA[0m
V (4737) cache: addr_end: 0x4ff344c0[0m
V (4737) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4737) spi_master: polling trans[0m
V (4737) cache: addr_end: 0x4ff344c0[0m
V (4737) cache: M2C DIR[0m
V (4737) spi_master: polling trans done[0m
V (4737) bus_lock: dev 5 released.[0m
D (4747) spi_master: Allocate RX buffer for DMA[0m
V (4747) cache: addr_end: 0x4ff344c0[0m
V (4747) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4747) spi_master: polling trans[0m
V (4747) cache: addr_end: 0x4ff344c0[0m
V (4747) cache: M2C DIR[0m
V (4747) spi_master: polling trans done[0m
V (4747) bus_lock: dev 5 released.[0m
D (4757) spi_master: Allocate RX buffer for DMA[0m
V (4757) cache: addr_end: 0x4ff344c0[0m
V (4757) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4757) spi_master: polling trans[0m
V (4757) cache: addr_end: 0x4ff344c0[0m
V (4757) cache: M2C DIR[0m
V (4757) spi_master: polling trans done[0m
V (4757) bus_lock: dev 5 released.[0m
D (4767) spi_master: Allocate RX buffer for DMA[0m
V (4767) cache: addr_end: 0x4ff344c0[0m
V (4767) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4767) spi_master: polling trans[0m
V (4767) cache: addr_end: 0x4ff344c0[0m
V (4767) cache: M2C DIR[0m
V (4767) spi_master: polling trans done[0m
V (4767) bus_lock: dev 5 released.[0m
D (4777) spi_master: Allocate RX buffer for DMA[0m
V (4777) cache: addr_end: 0x4ff344c0[0m
V (4777) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4777) spi_master: polling trans[0m
V (4777) cache: addr_end: 0x4ff344c0[0m
V (4777) cache: M2C DIR[0m
V (4777) spi_master: polling trans done[0m
V (4777) bus_lock: dev 5 released.[0m
D (4787) spi_master: Allocate RX buffer for DMA[0m
V (4787) cache: addr_end: 0x4ff344c0[0m
V (4787) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4787) spi_master: polling trans[0m
V (4787) cache: addr_end: 0x4ff344c0[0m
V (4787) cache: M2C DIR[0m
V (4787) spi_master: polling trans done[0m
V (4787) bus_lock: dev 5 released.[0m
D (4797) spi_master: Allocate RX buffer for DMA[0m
V (4797) cache: addr_end: 0x4ff344c0[0m
V (4797) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4797) spi_master: polling trans[0m
V (4797) cache: addr_end: 0x4ff344c0[0m
V (4797) cache: M2C DIR[0m
V (4797) spi_master: polling trans done[0m
V (4797) bus_lock: dev 5 released.[0m
D (4807) spi_master: Allocate RX buffer for DMA[0m
V (4807) cache: addr_end: 0x4ff344c0[0m
V (4807) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4807) spi_master: polling trans[0m
V (4807) cache: addr_end: 0x4ff344c0[0m
V (4807) cache: M2C DIR[0m
V (4807) spi_master: polling trans done[0m
V (4807) bus_lock: dev 5 released.[0m
D (4817) spi_master: Allocate RX buffer for DMA[0m
V (4817) cache: addr_end: 0x4ff344c0[0m
V (4817) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4817) spi_master: polling trans[0m
V (4817) cache: addr_end: 0x4ff344c0[0m
V (4817) cache: M2C DIR[0m
V (4817) spi_master: polling trans done[0m
V (4817) bus_lock: dev 5 released.[0m
D (4827) spi_master: Allocate RX buffer for DMA[0m
V (4827) cache: addr_end: 0x4ff344c0[0m
V (4827) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4827) spi_master: polling trans[0m
V (4827) cache: addr_end: 0x4ff344c0[0m
V (4827) cache: M2C DIR[0m
V (4827) spi_master: polling trans done[0m
V (4827) bus_lock: dev 5 released.[0m
D (4837) spi_master: Allocate RX buffer for DMA[0m
V (4837) cache: addr_end: 0x4ff344c0[0m
V (4837) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4837) spi_master: polling trans[0m
V (4837) cache: addr_end: 0x4ff344c0[0m
V (4837) cache: M2C DIR[0m
V (4837) spi_master: polling trans done[0m
V (4837) bus_lock: dev 5 released.[0m
D (4847) spi_master: Allocate RX buffer for DMA[0m
V (4847) cache: addr_end: 0x4ff344c0[0m
V (4847) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4847) spi_master: polling trans[0m
V (4847) cache: addr_end: 0x4ff344c0[0m
V (4847) cache: M2C DIR[0m
V (4847) spi_master: polling trans done[0m
V (4847) bus_lock: dev 5 released.[0m
D (4857) spi_master: Allocate RX buffer for DMA[0m
V (4857) cache: addr_end: 0x4ff344c0[0m
V (4857) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4857) spi_master: polling trans[0m
V (4857) cache: addr_end: 0x4ff344c0[0m
V (4857) cache: M2C DIR[0m
V (4857) spi_master: polling trans done[0m
V (4857) bus_lock: dev 5 released.[0m
D (4867) spi_master: Allocate RX buffer for DMA[0m
V (4867) cache: addr_end: 0x4ff344c0[0m
V (4867) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4867) spi_master: polling trans[0m
V (4867) cache: addr_end: 0x4ff344c0[0m
V (4867) cache: M2C DIR[0m
V (4867) spi_master: polling trans done[0m
V (4867) bus_lock: dev 5 released.[0m
D (4877) spi_master: Allocate RX buffer for DMA[0m
V (4877) cache: addr_end: 0x4ff344c0[0m
V (4877) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4877) spi_master: polling trans[0m
V (4877) cache: addr_end: 0x4ff344c0[0m
V (4877) cache: M2C DIR[0m
V (4877) spi_master: polling trans done[0m
V (4877) bus_lock: dev 5 released.[0m
D (4887) spi_master: Allocate RX buffer for DMA[0m
V (4887) cache: addr_end: 0x4ff344c0[0m
V (4887) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4887) spi_master: polling trans[0m
V (4887) cache: addr_end: 0x4ff344c0[0m
V (4887) cache: M2C DIR[0m
V (4887) spi_master: polling trans done[0m
V (4887) bus_lock: dev 5 released.[0m
D (4897) spi_master: Allocate RX buffer for DMA[0m
V (4897) cache: addr_end: 0x4ff344c0[0m
V (4897) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4897) spi_master: polling trans[0m
V (4897) cache: addr_end: 0x4ff344c0[0m
V (4897) cache: M2C DIR[0m
V (4897) spi_master: polling trans done[0m
V (4897) bus_lock: dev 5 released.[0m
D (4907) spi_master: Allocate RX buffer for DMA[0m
V (4907) cache: addr_end: 0x4ff344c0[0m
V (4907) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4907) spi_master: polling trans[0m
V (4907) cache: addr_end: 0x4ff344c0[0m
V (4907) cache: M2C DIR[0m
V (4907) spi_master: polling trans done[0m
V (4907) bus_lock: dev 5 released.[0m
D (4917) spi_master: Allocate RX buffer for DMA[0m
V (4917) cache: addr_end: 0x4ff344c0[0m
V (4917) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4917) spi_master: polling trans[0m
V (4917) cache: addr_end: 0x4ff344c0[0m
V (4917) cache: M2C DIR[0m
V (4917) spi_master: polling trans done[0m
V (4917) bus_lock: dev 5 released.[0m
D (4927) spi_master: Allocate RX buffer for DMA[0m
V (4927) cache: addr_end: 0x4ff344c0[0m
V (4927) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4927) spi_master: polling trans[0m
V (4927) cache: addr_end: 0x4ff344c0[0m
V (4927) cache: M2C DIR[0m
V (4927) spi_master: polling trans done[0m
V (4927) bus_lock: dev 5 released.[0m
D (4937) spi_master: Allocate RX buffer for DMA[0m
V (4937) cache: addr_end: 0x4ff344c0[0m
V (4937) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4937) spi_master: polling trans[0m
V (4937) cache: addr_end: 0x4ff344c0[0m
V (4937) cache: M2C DIR[0m
V (4937) spi_master: polling trans done[0m
V (4937) bus_lock: dev 5 released.[0m
D (4947) spi_master: Allocate RX buffer for DMA[0m
V (4947) cache: addr_end: 0x4ff344c0[0m
V (4947) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4947) spi_master: polling trans[0m
V (4947) cache: addr_end: 0x4ff344c0[0m
V (4947) cache: M2C DIR[0m
V (4947) spi_master: polling trans done[0m
V (4947) bus_lock: dev 5 released.[0m
D (4957) spi_master: Allocate RX buffer for DMA[0m
V (4957) cache: addr_end: 0x4ff344c0[0m
V (4957) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4957) spi_master: polling trans[0m
V (4957) cache: addr_end: 0x4ff344c0[0m
V (4957) cache: M2C DIR[0m
V (4957) spi_master: polling trans done[0m
V (4957) bus_lock: dev 5 released.[0m
D (4967) spi_master: Allocate RX buffer for DMA[0m
V (4967) cache: addr_end: 0x4ff344c0[0m
V (4967) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4967) spi_master: polling trans[0m
V (4967) cache: addr_end: 0x4ff344c0[0m
V (4967) cache: M2C DIR[0m
V (4967) spi_master: polling trans done[0m
V (4967) bus_lock: dev 5 released.[0m
D (4977) spi_master: Allocate RX buffer for DMA[0m
V (4977) cache: addr_end: 0x4ff344c0[0m
V (4977) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4977) spi_master: polling trans[0m
V (4977) cache: addr_end: 0x4ff344c0[0m
V (4977) cache: M2C DIR[0m
V (4977) spi_master: polling trans done[0m
V (4977) bus_lock: dev 5 released.[0m
D (4987) spi_master: Allocate RX buffer for DMA[0m
V (4987) cache: addr_end: 0x4ff344c0[0m
V (4987) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4987) spi_master: polling trans[0m
V (4987) cache: addr_end: 0x4ff344c0[0m
V (4987) cache: M2C DIR[0m
V (4987) spi_master: polling trans done[0m
V (4987) bus_lock: dev 5 released.[0m
D (4997) spi_master: Allocate RX buffer for DMA[0m
V (4997) cache: addr_end: 0x4ff344c0[0m
V (4997) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4997) spi_master: polling trans[0m
V (4997) cache: addr_end: 0x4ff344c0[0m
V (4997) cache: M2C DIR[0m
V (4997) spi_master: polling trans done[0m
V (4997) bus_lock: dev 5 released.[0m
D (5007) spi_master: Allocate RX buffer for DMA[0m
V (5007) cache: addr_end: 0x4ff344c0[0m
V (5007) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5007) spi_master: polling trans[0m
V (5007) cache: addr_end: 0x4ff344c0[0m
V (5007) cache: M2C DIR[0m
V (5007) spi_master: polling trans done[0m
V (5007) bus_lock: dev 5 released.[0m
D (5017) spi_master: Allocate RX buffer for DMA[0m
V (5017) cache: addr_end: 0x4ff344c0[0m
V (5017) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5017) spi_master: polling trans[0m
V (5017) cache: addr_end: 0x4ff344c0[0m
V (5017) cache: M2C DIR[0m
V (5017) spi_master: polling trans done[0m
V (5017) bus_lock: dev 5 released.[0m
D (5027) spi_master: Allocate RX buffer for DMA[0m
V (5027) cache: addr_end: 0x4ff344c0[0m
V (5027) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5027) spi_master: polling trans[0m
V (5027) cache: addr_end: 0x4ff344c0[0m
V (5027) cache: M2C DIR[0m
V (5027) spi_master: polling trans done[0m
V (5027) bus_lock: dev 5 released.[0m
D (5037) spi_master: Allocate RX buffer for DMA[0m
V (5037) cache: addr_end: 0x4ff344c0[0m
V (5037) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5037) spi_master: polling trans[0m
V (5037) cache: addr_end: 0x4ff344c0[0m
V (5037) cache: M2C DIR[0m
V (5037) spi_master: polling trans done[0m
V (5037) bus_lock: dev 5 released.[0m
D (5047) spi_master: Allocate RX buffer for DMA[0m
V (5047) cache: addr_end: 0x4ff3f880[0m
V (5047) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5047) spi_master: polling trans[0m
V (5047) cache: addr_end: 0x4ff3f880[0m
V (5047) cache: M2C DIR[0m
V (5047) spi_master: polling trans done[0m
V (5047) bus_lock: dev 5 released.[0m
D (5057) spi_master: Allocate RX buffer for DMA[0m
V (5057) cache: addr_end: 0x4ff3f880[0m
V (5057) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5057) spi_master: polling trans[0m
V (5057) cache: addr_end: 0x4ff3f880[0m
V (5057) cache: M2C DIR[0m
V (5057) spi_master: polling trans done[0m
V (5057) bus_lock: dev 5 released.[0m
D (5067) spi_master: Allocate RX buffer for DMA[0m
V (5067) cache: addr_end: 0x4ff3f880[0m
V (5067) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5067) spi_master: polling trans[0m
V (5067) cache: addr_end: 0x4ff3f880[0m
V (5067) cache: M2C DIR[0m
V (5067) spi_master: polling trans done[0m
V (5067) bus_lock: dev 5 released.[0m
D (5077) spi_master: Allocate RX buffer for DMA[0m
V (5077) cache: addr_end: 0x4ff3f880[0m
V (5077) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5077) spi_master: polling trans[0m
V (5077) cache: addr_end: 0x4ff3f880[0m
V (5077) cache: M2C DIR[0m
V (5077) spi_master: polling trans done[0m
V (5077) bus_lock: dev 5 released.[0m
D (5087) spi_master: Allocate RX buffer for DMA[0m
V (5087) cache: addr_end: 0x4ff3f880[0m
V (5087) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5087) spi_master: polling trans[0m
V (5087) cache: addr_end: 0x4ff3f880[0m
V (5087) cache: M2C DIR[0m
V (5087) spi_master: polling trans done[0m
V (5087) bus_lock: dev 5 released.[0m
D (5097) spi_master: Allocate RX buffer for DMA[0m
V (5097) cache: addr_end: 0x4ff3f880[0m
V (5097) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5097) spi_master: polling trans[0m
V (5097) cache: addr_end: 0x4ff3f880[0m
V (5097) cache: M2C DIR[0m
V (5097) spi_master: polling trans done[0m
V (5097) bus_lock: dev 5 released.[0m
D (5107) spi_master: Allocate RX buffer for DMA[0m
V (5107) cache: addr_end: 0x4ff3f880[0m
V (5107) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5107) spi_master: polling trans[0m
V (5107) cache: addr_end: 0x4ff3f880[0m
V (5107) cache: M2C DIR[0m
V (5107) spi_master: polling trans done[0m
V (5107) bus_lock: dev 5 released.[0m
D (5117) spi_master: Allocate RX buffer for DMA[0m
V (5117) cache: addr_end: 0x4ff3f880[0m
V (5117) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5117) spi_master: polling trans[0m
V (5117) cache: addr_end: 0x4ff3f880[0m
V (5117) cache: M2C DIR[0m
V (5117) spi_master: polling trans done[0m
V (5117) bus_lock: dev 5 released.[0m
D (5127) spi_master: Allocate RX buffer for DMA[0m
V (5127) cache: addr_end: 0x4ff3f880[0m
V (5127) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5127) spi_master: polling trans[0m
V (5127) cache: addr_end: 0x4ff3f880[0m
V (5127) cache: M2C DIR[0m
V (5127) spi_master: polling trans done[0m
V (5127) bus_lock: dev 5 released.[0m
D (5137) spi_master: Allocate RX buffer for DMA[0m
V (5137) cache: addr_end: 0x4ff3f880[0m
V (5137) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5137) spi_master: polling trans[0m
V (5137) cache: addr_end: 0x4ff3f880[0m
V (5137) cache: M2C DIR[0m
V (5137) spi_master: polling trans done[0m
V (5137) bus_lock: dev 5 released.[0m
D (5147) spi_master: Allocate RX buffer for DMA[0m
V (5147) cache: addr_end: 0x4ff3f880[0m
V (5147) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5147) spi_master: polling trans[0m
V (5147) cache: addr_end: 0x4ff3f880[0m
V (5147) cache: M2C DIR[0m
V (5147) spi_master: polling trans done[0m
V (5147) bus_lock: dev 5 released.[0m
D (5157) spi_master: Allocate RX buffer for DMA[0m
V (5157) cache: addr_end: 0x4ff3f880[0m
V (5157) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5157) spi_master: polling trans[0m
V (5157) cache: addr_end: 0x4ff3f880[0m
V (5157) cache: M2C DIR[0m
V (5157) spi_master: polling trans done[0m
V (5157) bus_lock: dev 5 released.[0m
D (5167) spi_master: Allocate RX buffer for DMA[0m
V (5167) cache: addr_end: 0x4ff3f880[0m
V (5167) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5167) spi_master: polling trans[0m
V (5167) cache: addr_end: 0x4ff3f880[0m
V (5167) cache: M2C DIR[0m
V (5167) spi_master: polling trans done[0m
V (5167) bus_lock: dev 5 released.[0m
D (5177) spi_master: Allocate RX buffer for DMA[0m
V (5177) cache: addr_end: 0x4ff3f880[0m
V (5177) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5177) spi_master: polling trans[0m
V (5177) cache: addr_end: 0x4ff3f880[0m
V (5177) cache: M2C DIR[0m
V (5177) spi_master: polling trans done[0m
V (5177) bus_lock: dev 5 released.[0m
D (5187) spi_master: Allocate RX buffer for DMA[0m
V (5187) cache: addr_end: 0x4ff3f880[0m
V (5187) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5187) spi_master: polling trans[0m
V (5187) cache: addr_end: 0x4ff3f880[0m
V (5187) cache: M2C DIR[0m
V (5187) spi_master: polling trans done[0m
V (5187) bus_lock: dev 5 released.[0m
D (5197) spi_master: Allocate RX buffer for DMA[0m
V (5197) cache: addr_end: 0x4ff3f880[0m
V (5197) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5197) spi_master: polling trans[0m
V (5197) cache: addr_end: 0x4ff3f880[0m
V (5197) cache: M2C DIR[0m
V (5197) spi_master: polling trans done[0m
V (5197) bus_lock: dev 5 released.[0m
D (5207) spi_master: Allocate RX buffer for DMA[0m
V (5207) cache: addr_end: 0x4ff3f880[0m
V (5207) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5207) spi_master: polling trans[0m
V (5207) cache: addr_end: 0x4ff3f880[0m
V (5207) cache: M2C DIR[0m
V (5207) spi_master: polling trans done[0m
V (5207) bus_lock: dev 5 released.[0m
D (5217) spi_master: Allocate RX buffer for DMA[0m
V (5217) cache: addr_end: 0x4ff3f880[0m
V (5217) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5217) spi_master: polling trans[0m
V (5217) cache: addr_end: 0x4ff3f880[0m
V (5217) cache: M2C DIR[0m
V (5217) spi_master: polling trans done[0m
V (5217) bus_lock: dev 5 released.[0m
D (5227) spi_master: Allocate RX buffer for DMA[0m
V (5227) cache: addr_end: 0x4ff3f880[0m
V (5227) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5227) spi_master: polling trans[0m
V (5227) cache: addr_end: 0x4ff3f880[0m
V (5227) cache: M2C DIR[0m
V (5227) spi_master: polling trans done[0m
V (5227) bus_lock: dev 5 released.[0m
D (5237) spi_master: Allocate RX buffer for DMA[0m
V (5237) cache: addr_end: 0x4ff3f880[0m
V (5237) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5237) spi_master: polling trans[0m
V (5237) cache: addr_end: 0x4ff3f880[0m
V (5237) cache: M2C DIR[0m
V (5237) spi_master: polling trans done[0m
V (5237) bus_lock: dev 5 released.[0m
D (5247) spi_master: Allocate RX buffer for DMA[0m
V (5247) cache: addr_end: 0x4ff3f880[0m
V (5247) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5247) spi_master: polling trans[0m
V (5247) cache: addr_end: 0x4ff3f880[0m
V (5247) cache: M2C DIR[0m
V (5247) spi_master: polling trans done[0m
V (5247) bus_lock: dev 5 released.[0m
D (5257) spi_master: Allocate RX buffer for DMA[0m
V (5257) cache: addr_end: 0x4ff3f880[0m
V (5257) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5257) spi_master: polling trans[0m
V (5257) cache: addr_end: 0x4ff3f880[0m
V (5257) cache: M2C DIR[0m
V (5257) spi_master: polling trans done[0m
V (5257) bus_lock: dev 5 released.[0m
D (5267) spi_master: Allocate RX buffer for DMA[0m
V (5267) cache: addr_end: 0x4ff3f880[0m
V (5267) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5267) spi_master: polling trans[0m
V (5267) cache: addr_end: 0x4ff3f880[0m
V (5267) cache: M2C DIR[0m
V (5267) spi_master: polling trans done[0m
V (5267) bus_lock: dev 5 released.[0m
D (5277) spi_master: Allocate RX buffer for DMA[0m
V (5277) cache: addr_end: 0x4ff3f880[0m
V (5277) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5277) spi_master: polling trans[0m
V (5277) cache: addr_end: 0x4ff3f880[0m
V (5277) cache: M2C DIR[0m
V (5277) spi_master: polling trans done[0m
V (5277) bus_lock: dev 5 released.[0m
D (5287) spi_master: Allocate RX buffer for DMA[0m
V (5287) cache: addr_end: 0x4ff3f880[0m
V (5287) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5287) spi_master: polling trans[0m
V (5287) cache: addr_end: 0x4ff3f880[0m
V (5287) cache: M2C DIR[0m
V (5287) spi_master: polling trans done[0m
V (5287) bus_lock: dev 5 released.[0m
D (5297) spi_master: Allocate RX buffer for DMA[0m
V (5297) cache: addr_end: 0x4ff3f880[0m
V (5297) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5297) spi_master: polling trans[0m
V (5297) cache: addr_end: 0x4ff3f880[0m
V (5297) cache: M2C DIR[0m
V (5297) spi_master: polling trans done[0m
V (5297) bus_lock: dev 5 released.[0m
D (5307) spi_master: Allocate RX buffer for DMA[0m
V (5307) cache: addr_end: 0x4ff3f880[0m
V (5307) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5307) spi_master: polling trans[0m
V (5307) cache: addr_end: 0x4ff3f880[0m
V (5307) cache: M2C DIR[0m
V (5307) spi_master: polling trans done[0m
V (5307) bus_lock: dev 5 released.[0m
D (5317) spi_master: Allocate RX buffer for DMA[0m
V (5317) cache: addr_end: 0x4ff3f880[0m
V (5317) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5317) spi_master: polling trans[0m
V (5317) cache: addr_end: 0x4ff3f880[0m
V (5317) cache: M2C DIR[0m
V (5317) spi_master: polling trans done[0m
V (5317) bus_lock: dev 5 released.[0m
D (5327) spi_master: Allocate RX buffer for DMA[0m
V (5327) cache: addr_end: 0x4ff3f880[0m
V (5327) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5327) spi_master: polling trans[0m
V (5327) cache: addr_end: 0x4ff3f880[0m
V (5327) cache: M2C DIR[0m
V (5327) spi_master: polling trans done[0m
V (5327) bus_lock: dev 5 released.[0m
D (5337) spi_master: Allocate RX buffer for DMA[0m
V (5337) cache: addr_end: 0x4ff3f880[0m
V (5337) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5337) spi_master: polling trans[0m
V (5337) cache: addr_end: 0x4ff3f880[0m
V (5337) cache: M2C DIR[0m
V (5337) spi_master: polling trans done[0m
V (5337) bus_lock: dev 5 released.[0m
D (5347) spi_master: Allocate RX buffer for DMA[0m
V (5347) cache: addr_end: 0x4ff3f880[0m
V (5347) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5347) spi_master: polling trans[0m
V (5347) cache: addr_end: 0x4ff3f880[0m
V (5347) cache: M2C DIR[0m
V (5347) spi_master: polling trans done[0m
V (5347) bus_lock: dev 5 released.[0m
D (5357) spi_master: Allocate RX buffer for DMA[0m
V (5357) cache: addr_end: 0x4ff3f880[0m
V (5357) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5357) spi_master: polling trans[0m
V (5357) cache: addr_end: 0x4ff3f880[0m
V (5357) cache: M2C DIR[0m
V (5357) spi_master: polling trans done[0m
V (5357) bus_lock: dev 5 released.[0m
D (5367) spi_master: Allocate RX buffer for DMA[0m
V (5367) cache: addr_end: 0x4ff3f880[0m
V (5367) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5367) spi_master: polling trans[0m
V (5367) cache: addr_end: 0x4ff3f880[0m
V (5367) cache: M2C DIR[0m
V (5367) spi_master: polling trans done[0m
V (5367) bus_lock: dev 5 released.[0m
D (5377) spi_master: Allocate RX buffer for DMA[0m
V (5377) cache: addr_end: 0x4ff3f880[0m
V (5377) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5377) spi_master: polling trans[0m
V (5377) cache: addr_end: 0x4ff3f880[0m
V (5377) cache: M2C DIR[0m
V (5377) spi_master: polling trans done[0m
V (5377) bus_lock: dev 5 released.[0m
D (5387) spi_master: Allocate RX buffer for DMA[0m
V (5387) cache: addr_end: 0x4ff3f880[0m
V (5387) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5387) spi_master: polling trans[0m
V (5387) cache: addr_end: 0x4ff3f880[0m
V (5387) cache: M2C DIR[0m
V (5387) spi_master: polling trans done[0m
V (5387) bus_lock: dev 5 released.[0m
D (5397) spi_master: Allocate RX buffer for DMA[0m
V (5397) cache: addr_end: 0x4ff3f880[0m
V (5397) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5397) spi_master: polling trans[0m
V (5397) cache: addr_end: 0x4ff3f880[0m
V (5397) cache: M2C DIR[0m
V (5397) spi_master: polling trans done[0m
V (5397) bus_lock: dev 5 released.[0m
D (5407) spi_master: Allocate RX buffer for DMA[0m
V (5407) cache: addr_end: 0x4ff3f880[0m
V (5407) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5407) spi_master: polling trans[0m
V (5407) cache: addr_end: 0x4ff3f880[0m
V (5407) cache: M2C DIR[0m
V (5407) spi_master: polling trans done[0m
V (5407) bus_lock: dev 5 released.[0m
D (5417) spi_master: Allocate RX buffer for DMA[0m
V (5417) cache: addr_end: 0x4ff3f880[0m
V (5417) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5417) spi_master: polling trans[0m
V (5417) cache: addr_end: 0x4ff3f880[0m
V (5417) cache: M2C DIR[0m
V (5417) spi_master: polling trans done[0m
V (5417) bus_lock: dev 5 released.[0m
D (5427) spi_master: Allocate RX buffer for DMA[0m
V (5427) cache: addr_end: 0x4ff3f880[0m
V (5427) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5427) spi_master: polling trans[0m
V (5427) cache: addr_end: 0x4ff3f880[0m
V (5427) cache: M2C DIR[0m
V (5427) spi_master: polling trans done[0m
V (5427) bus_lock: dev 5 released.[0m
D (5437) spi_master: Allocate RX buffer for DMA[0m
V (5437) cache: addr_end: 0x4ff3f880[0m
V (5437) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5437) spi_master: polling trans[0m
V (5437) cache: addr_end: 0x4ff3f880[0m
V (5437) cache: M2C DIR[0m
V (5437) spi_master: polling trans done[0m
V (5437) bus_lock: dev 5 released.[0m
D (5447) spi_master: Allocate RX buffer for DMA[0m
V (5447) cache: addr_end: 0x4ff3f880[0m
V (5447) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5447) spi_master: polling trans[0m
V (5447) cache: addr_end: 0x4ff3f880[0m
V (5447) cache: M2C DIR[0m
V (5447) spi_master: polling trans done[0m
V (5447) bus_lock: dev 5 released.[0m
D (5457) spi_master: Allocate RX buffer for DMA[0m
V (5457) cache: addr_end: 0x4ff3f880[0m
V (5457) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5457) spi_master: polling trans[0m
V (5457) cache: addr_end: 0x4ff3f880[0m
V (5457) cache: M2C DIR[0m
V (5457) spi_master: polling trans done[0m
V (5457) bus_lock: dev 5 released.[0m
D (5467) spi_master: Allocate RX buffer for DMA[0m
V (5467) cache: addr_end: 0x4ff3f880[0m
V (5467) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5467) spi_master: polling trans[0m
V (5467) cache: addr_end: 0x4ff3f880[0m
V (5467) cache: M2C DIR[0m
V (5467) spi_master: polling trans done[0m
V (5467) bus_lock: dev 5 released.[0m
D (5477) spi_master: Allocate RX buffer for DMA[0m
V (5477) cache: addr_end: 0x4ff3f880[0m
V (5477) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5477) spi_master: polling trans[0m
V (5477) cache: addr_end: 0x4ff3f880[0m
V (5477) cache: M2C DIR[0m
V (5477) spi_master: polling trans done[0m
V (5477) bus_lock: dev 5 released.[0m
D (5487) spi_master: Allocate RX buffer for DMA[0m
V (5487) cache: addr_end: 0x4ff3f880[0m
V (5487) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5487) spi_master: polling trans[0m
V (5487) cache: addr_end: 0x4ff3f880[0m
V (5487) cache: M2C DIR[0m
V (5487) spi_master: polling trans done[0m
V (5487) bus_lock: dev 5 released.[0m
D (5497) spi_master: Allocate RX buffer for DMA[0m
V (5497) cache: addr_end: 0x4ff3f880[0m
V (5497) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5497) spi_master: polling trans[0m
V (5497) cache: addr_end: 0x4ff3f880[0m
V (5497) cache: M2C DIR[0m
V (5497) spi_master: polling trans done[0m
V (5497) bus_lock: dev 5 released.[0m
D (5507) spi_master: Allocate RX buffer for DMA[0m
V (5507) cache: addr_end: 0x4ff3f880[0m
V (5507) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5507) spi_master: polling trans[0m
V (5507) cache: addr_end: 0x4ff3f880[0m
V (5507) cache: M2C DIR[0m
V (5507) spi_master: polling trans done[0m
V (5507) bus_lock: dev 5 released.[0m
D (5517) spi_master: Allocate RX buffer for DMA[0m
V (5517) cache: addr_end: 0x4ff3f880[0m
V (5517) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5517) spi_master: polling trans[0m
V (5517) cache: addr_end: 0x4ff3f880[0m
V (5517) cache: M2C DIR[0m
V (5517) spi_master: polling trans done[0m
V (5517) bus_lock: dev 5 released.[0m
D (5527) spi_master: Allocate RX buffer for DMA[0m
V (5527) cache: addr_end: 0x4ff3f880[0m
V (5527) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5527) spi_master: polling trans[0m
V (5527) cache: addr_end: 0x4ff3f880[0m
V (5527) cache: M2C DIR[0m
V (5527) spi_master: polling trans done[0m
V (5527) bus_lock: dev 5 released.[0m
D (5537) spi_master: Allocate RX buffer for DMA[0m
V (5537) cache: addr_end: 0x4ff3f880[0m
V (5537) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5537) spi_master: polling trans[0m
V (5537) cache: addr_end: 0x4ff3f880[0m
V (5537) cache: M2C DIR[0m
V (5537) spi_master: polling trans done[0m
V (5537) bus_lock: dev 5 released.[0m
D (5547) spi_master: Allocate RX buffer for DMA[0m
V (5547) cache: addr_end: 0x4ff3f880[0m
V (5547) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5547) spi_master: polling trans[0m
V (5547) cache: addr_end: 0x4ff3f880[0m
V (5547) cache: M2C DIR[0m
V (5547) spi_master: polling trans done[0m
V (5547) bus_lock: dev 5 released.[0m
D (5557) spi_master: Allocate RX buffer for DMA[0m
V (5557) cache: addr_end: 0x4ff3f880[0m
V (5557) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5557) spi_master: polling trans[0m
V (5557) cache: addr_end: 0x4ff3f880[0m
V (5557) cache: M2C DIR[0m
V (5557) spi_master: polling trans done[0m
V (5557) bus_lock: dev 5 released.[0m
D (5567) spi_master: Allocate RX buffer for DMA[0m
V (5567) cache: addr_end: 0x4ff3f880[0m
V (5567) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5567) spi_master: polling trans[0m
V (5567) cache: addr_end: 0x4ff3f880[0m
V (5567) cache: M2C DIR[0m
V (5567) spi_master: polling trans done[0m
V (5567) bus_lock: dev 5 released.[0m
D (5577) spi_master: Allocate RX buffer for DMA[0m
V (5577) cache: addr_end: 0x4ff3f880[0m
V (5577) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5577) spi_master: polling trans[0m
V (5577) cache: addr_end: 0x4ff3f880[0m
V (5577) cache: M2C DIR[0m
V (5577) spi_master: polling trans done[0m
V (5577) bus_lock: dev 5 released.[0m
D (5587) spi_master: Allocate RX buffer for DMA[0m
V (5587) cache: addr_end: 0x4ff3f880[0m
V (5587) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5587) spi_master: polling trans[0m
V (5587) cache: addr_end: 0x4ff3f880[0m
V (5587) cache: M2C DIR[0m
V (5587) spi_master: polling trans done[0m
V (5587) bus_lock: dev 5 released.[0m
D (5597) spi_master: Allocate RX buffer for DMA[0m
V (5597) cache: addr_end: 0x4ff3f880[0m
V (5597) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5597) spi_master: polling trans[0m
V (5597) cache: addr_end: 0x4ff3f880[0m
V (5597) cache: M2C DIR[0m
V (5597) spi_master: polling trans done[0m
V (5597) bus_lock: dev 5 released.[0m
D (5607) spi_master: Allocate RX buffer for DMA[0m
V (5607) cache: addr_end: 0x4ff3f880[0m
V (5607) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5607) spi_master: polling trans[0m
V (5607) cache: addr_end: 0x4ff3f880[0m
V (5607) cache: M2C DIR[0m
V (5607) spi_master: polling trans done[0m
V (5607) bus_lock: dev 5 released.[0m
D (5617) spi_master: Allocate RX buffer for DMA[0m
V (5617) cache: addr_end: 0x4ff3f880[0m
V (5617) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5617) spi_master: polling trans[0m
V (5617) cache: addr_end: 0x4ff3f880[0m
V (5617) cache: M2C DIR[0m
V (5617) spi_master: polling trans done[0m
V (5617) bus_lock: dev 5 released.[0m
D (5727) spi_master: Allocate TX buffer for DMA[0m
V (5727) cache: addr_end: 0x4ff3f880[0m
V (5727) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (5727) spi_master: polling trans[0m
V (5727) spi_master: polling trans done[0m
V (5727) bus_lock: dev 5 released.[0m
D (5727) spi_master: Allocate RX buffer for DMA[0m
V (5727) cache: addr_end: 0x4ff3f880[0m
V (5727) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5727) spi_master: polling trans[0m
V (5727) cache: addr_end: 0x4ff3f880[0m
V (5727) cache: M2C DIR[0m
V (5727) spi_master: polling trans done[0m
V (5727) bus_lock: dev 5 released.[0m
D (5727) spi_master: Allocate RX buffer for DMA[0m
V (5727) cache: addr_end: 0x4ff3f880[0m
V (5727) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5727) spi_master: polling trans[0m
V (5727) cache: addr_end: 0x4ff3f880[0m
V (5727) cache: M2C DIR[0m
V (5727) spi_master: polling trans done[0m
V (5727) bus_lock: dev 5 released.[0m
D (5727) spi_master: Allocate RX buffer for DMA[0m
V (5727) cache: addr_end: 0x4ff3f880[0m
V (5727) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5727) spi_master: polling trans[0m
V (5727) cache: addr_end: 0x4ff3f880[0m
V (5727) cache: M2C DIR[0m
V (5727) spi_master: polling trans done[0m
V (5727) bus_lock: dev 5 released.[0m
D (5727) spi_master: Allocate RX buffer for DMA[0m
V (5727) cache: addr_end: 0x4ff3f880[0m
V (5727) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5727) spi_master: polling trans[0m
V (5727) cache: addr_end: 0x4ff3f880[0m
V (5727) cache: M2C DIR[0m
V (5727) spi_master: polling trans done[0m
V (5727) bus_lock: dev 5 released.[0m
D (5737) spi_master: Allocate RX buffer for DMA[0m
V (5737) cache: addr_end: 0x4ff3f880[0m
V (5737) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5737) spi_master: polling trans[0m
V (5737) cache: addr_end: 0x4ff3f880[0m
V (5737) cache: M2C DIR[0m
V (5737) spi_master: polling trans done[0m
V (5737) bus_lock: dev 5 released.[0m
D (5747) spi_master: Allocate RX buffer for DMA[0m
V (5747) cache: addr_end: 0x4ff3f880[0m
V (5747) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5747) spi_master: polling trans[0m
V (5747) cache: addr_end: 0x4ff3f880[0m
V (5747) cache: M2C DIR[0m
V (5747) spi_master: polling trans done[0m
V (5747) bus_lock: dev 5 released.[0m
D (5757) spi_master: Allocate RX buffer for DMA[0m
V (5757) cache: addr_end: 0x4ff3f880[0m
V (5757) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5757) spi_master: polling trans[0m
V (5757) cache: addr_end: 0x4ff3f880[0m
V (5757) cache: M2C DIR[0m
V (5757) spi_master: polling trans done[0m
V (5757) bus_lock: dev 5 released.[0m
D (5767) spi_master: Allocate RX buffer for DMA[0m
V (5767) cache: addr_end: 0x4ff3f880[0m
V (5767) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5767) spi_master: polling trans[0m
V (5767) cache: addr_end: 0x4ff3f880[0m
V (5767) cache: M2C DIR[0m
V (5767) spi_master: polling trans done[0m
V (5767) bus_lock: dev 5 released.[0m
D (5777) spi_master: Allocate RX buffer for DMA[0m
V (5777) cache: addr_end: 0x4ff3f880[0m
V (5777) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5777) spi_master: polling trans[0m
V (5777) cache: addr_end: 0x4ff3f880[0m
V (5777) cache: M2C DIR[0m
V (5777) spi_master: polling trans done[0m
V (5777) bus_lock: dev 5 released.[0m
D (5787) spi_master: Allocate RX buffer for DMA[0m
V (5787) cache: addr_end: 0x4ff3f880[0m
V (5787) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5787) spi_master: polling trans[0m
V (5787) cache: addr_end: 0x4ff3f880[0m
V (5787) cache: M2C DIR[0m
V (5787) spi_master: polling trans done[0m
V (5787) bus_lock: dev 5 released.[0m
D (5797) spi_master: Allocate RX buffer for DMA[0m
V (5797) cache: addr_end: 0x4ff3f880[0m
V (5797) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5797) spi_master: polling trans[0m
V (5797) cache: addr_end: 0x4ff3f880[0m
V (5797) cache: M2C DIR[0m
V (5797) spi_master: polling trans done[0m
V (5797) bus_lock: dev 5 released.[0m
D (5807) spi_master: Allocate RX buffer for DMA[0m
V (5807) cache: addr_end: 0x4ff3f880[0m
V (5807) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5807) spi_master: polling trans[0m
V (5807) cache: addr_end: 0x4ff3f880[0m
V (5807) cache: M2C DIR[0m
V (5807) spi_master: polling trans done[0m
V (5807) bus_lock: dev 5 released.[0m
D (5817) spi_master: Allocate RX buffer for DMA[0m
V (5817) cache: addr_end: 0x4ff3f880[0m
V (5817) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5817) spi_master: polling trans[0m
V (5817) cache: addr_end: 0x4ff3f880[0m
V (5817) cache: M2C DIR[0m
V (5817) spi_master: polling trans done[0m
V (5817) bus_lock: dev 5 released.[0m
D (5827) spi_master: Allocate RX buffer for DMA[0m
V (5827) cache: addr_end: 0x4ff3f880[0m
V (5827) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5827) spi_master: polling trans[0m
V (5827) cache: addr_end: 0x4ff3f880[0m
V (5827) cache: M2C DIR[0m
V (5827) spi_master: polling trans done[0m
V (5827) bus_lock: dev 5 released.[0m
D (5837) spi_master: Allocate RX buffer for DMA[0m
V (5837) cache: addr_end: 0x4ff3f880[0m
V (5837) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5837) spi_master: polling trans[0m
V (5837) cache: addr_end: 0x4ff3f880[0m
V (5837) cache: M2C DIR[0m
V (5837) spi_master: polling trans done[0m
V (5837) bus_lock: dev 5 released.[0m
D (5847) spi_master: Allocate RX buffer for DMA[0m
V (5847) cache: addr_end: 0x4ff3f880[0m
V (5847) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5847) spi_master: polling trans[0m
V (5847) cache: addr_end: 0x4ff3f880[0m
V (5847) cache: M2C DIR[0m
V (5847) spi_master: polling trans done[0m
V (5847) bus_lock: dev 5 released.[0m
D (5857) spi_master: Allocate RX buffer for DMA[0m
V (5857) cache: addr_end: 0x4ff3f880[0m
V (5857) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5857) spi_master: polling trans[0m
V (5857) cache: addr_end: 0x4ff3f880[0m
V (5857) cache: M2C DIR[0m
V (5857) spi_master: polling trans done[0m
V (5857) bus_lock: dev 5 released.[0m
D (5867) spi_master: Allocate RX buffer for DMA[0m
V (5867) cache: addr_end: 0x4ff3f880[0m
V (5867) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5867) spi_master: polling trans[0m
V (5867) cache: addr_end: 0x4ff3f880[0m
V (5867) cache: M2C DIR[0m
V (5867) spi_master: polling trans done[0m
V (5867) bus_lock: dev 5 released.[0m
D (5877) spi_master: Allocate RX buffer for DMA[0m
V (5877) cache: addr_end: 0x4ff3f880[0m
V (5877) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5877) spi_master: polling trans[0m
V (5877) cache: addr_end: 0x4ff3f880[0m
V (5877) cache: M2C DIR[0m
V (5877) spi_master: polling trans done[0m
V (5877) bus_lock: dev 5 released.[0m
D (5887) spi_master: Allocate RX buffer for DMA[0m
V (5887) cache: addr_end: 0x4ff3f880[0m
V (5887) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5887) spi_master: polling trans[0m
V (5887) cache: addr_end: 0x4ff3f880[0m
V (5887) cache: M2C DIR[0m
V (5887) spi_master: polling trans done[0m
V (5887) bus_lock: dev 5 released.[0m
D (5897) spi_master: Allocate RX buffer for DMA[0m
V (5897) cache: addr_end: 0x4ff3f880[0m
V (5897) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5897) spi_master: polling trans[0m
V (5897) cache: addr_end: 0x4ff3f880[0m
V (5897) cache: M2C DIR[0m
V (5897) spi_master: polling trans done[0m
V (5897) bus_lock: dev 5 released.[0m
D (5907) spi_master: Allocate RX buffer for DMA[0m
V (5907) cache: addr_end: 0x4ff3f880[0m
V (5907) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5907) spi_master: polling trans[0m
V (5907) cache: addr_end: 0x4ff3f880[0m
V (5907) cache: M2C DIR[0m
V (5907) spi_master: polling trans done[0m
V (5907) bus_lock: dev 5 released.[0m
D (5917) spi_master: Allocate RX buffer for DMA[0m
V (5917) cache: addr_end: 0x4ff3f880[0m
V (5917) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5917) spi_master: polling trans[0m
V (5917) cache: addr_end: 0x4ff3f880[0m
V (5917) cache: M2C DIR[0m
V (5917) spi_master: polling trans done[0m
V (5917) bus_lock: dev 5 released.[0m
D (5927) spi_master: Allocate RX buffer for DMA[0m
V (5927) cache: addr_end: 0x4ff3f880[0m
V (5927) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5927) spi_master: polling trans[0m
V (5927) cache: addr_end: 0x4ff3f880[0m
V (5927) cache: M2C DIR[0m
V (5927) spi_master: polling trans done[0m
V (5927) bus_lock: dev 5 released.[0m
D (5937) spi_master: Allocate RX buffer for DMA[0m
V (5937) cache: addr_end: 0x4ff3f880[0m
V (5937) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5937) spi_master: polling trans[0m
V (5937) cache: addr_end: 0x4ff3f880[0m
V (5937) cache: M2C DIR[0m
V (5937) spi_master: polling trans done[0m
V (5937) bus_lock: dev 5 released.[0m
D (5947) spi_master: Allocate RX buffer for DMA[0m
V (5947) cache: addr_end: 0x4ff3f880[0m
V (5947) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5947) spi_master: polling trans[0m
V (5947) cache: addr_end: 0x4ff3f880[0m
V (5947) cache: M2C DIR[0m
V (5947) spi_master: polling trans done[0m
V (5947) bus_lock: dev 5 released.[0m
D (5957) spi_master: Allocate RX buffer for DMA[0m
V (5957) cache: addr_end: 0x4ff3f880[0m
V (5957) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5957) spi_master: polling trans[0m
V (5957) cache: addr_end: 0x4ff3f880[0m
V (5957) cache: M2C DIR[0m
V (5957) spi_master: polling trans done[0m
V (5957) bus_lock: dev 5 released.[0m
D (5967) spi_master: Allocate RX buffer for DMA[0m
V (5967) cache: addr_end: 0x4ff3f880[0m
V (5967) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5967) spi_master: polling trans[0m
V (5967) cache: addr_end: 0x4ff3f880[0m
V (5967) cache: M2C DIR[0m
V (5967) spi_master: polling trans done[0m
V (5967) bus_lock: dev 5 released.[0m
D (5977) spi_master: Allocate RX buffer for DMA[0m
V (5977) cache: addr_end: 0x4ff3f880[0m
V (5977) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5977) spi_master: polling trans[0m
V (5977) cache: addr_end: 0x4ff3f880[0m
V (5977) cache: M2C DIR[0m
V (5977) spi_master: polling trans done[0m
V (5977) bus_lock: dev 5 released.[0m
D (5987) spi_master: Allocate RX buffer for DMA[0m
V (5987) cache: addr_end: 0x4ff3f880[0m
V (5987) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5987) spi_master: polling trans[0m
V (5987) cache: addr_end: 0x4ff3f880[0m
V (5987) cache: M2C DIR[0m
V (5987) spi_master: polling trans done[0m
V (5987) bus_lock: dev 5 released.[0m
D (5997) spi_master: Allocate RX buffer for DMA[0m
V (5997) cache: addr_end: 0x4ff3f880[0m
V (5997) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5997) spi_master: polling trans[0m
V (5997) cache: addr_end: 0x4ff3f880[0m
V (5997) cache: M2C DIR[0m
V (5997) spi_master: polling trans done[0m
V (5997) bus_lock: dev 5 released.[0m
D (6007) spi_master: Allocate RX buffer for DMA[0m
V (6007) cache: addr_end: 0x4ff3f880[0m
V (6007) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6007) spi_master: polling trans[0m
V (6007) cache: addr_end: 0x4ff3f880[0m
V (6007) cache: M2C DIR[0m
V (6007) spi_master: polling trans done[0m
V (6007) bus_lock: dev 5 released.[0m
D (6017) spi_master: Allocate RX buffer for DMA[0m
V (6017) cache: addr_end: 0x4ff3f880[0m
V (6017) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6017) spi_master: polling trans[0m
V (6017) cache: addr_end: 0x4ff3f880[0m
V (6017) cache: M2C DIR[0m
V (6017) spi_master: polling trans done[0m
V (6017) bus_lock: dev 5 released.[0m
D (6027) spi_master: Allocate RX buffer for DMA[0m
V (6027) cache: addr_end: 0x4ff3f880[0m
V (6027) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6027) spi_master: polling trans[0m
V (6027) cache: addr_end: 0x4ff3f880[0m
V (6027) cache: M2C DIR[0m
V (6027) spi_master: polling trans done[0m
V (6027) bus_lock: dev 5 released.[0m
D (6037) spi_master: Allocate RX buffer for DMA[0m
V (6037) cache: addr_end: 0x4ff3f880[0m
V (6037) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6037) spi_master: polling trans[0m
V (6037) cache: addr_end: 0x4ff3f880[0m
V (6037) cache: M2C DIR[0m
V (6037) spi_master: polling trans done[0m
V (6037) bus_lock: dev 5 released.[0m
D (6047) spi_master: Allocate RX buffer for DMA[0m
V (6047) cache: addr_end: 0x4ff3f880[0m
V (6047) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6047) spi_master: polling trans[0m
V (6047) cache: addr_end: 0x4ff3f880[0m
V (6047) cache: M2C DIR[0m
V (6047) spi_master: polling trans done[0m
V (6047) bus_lock: dev 5 released.[0m
D (6057) spi_master: Allocate RX buffer for DMA[0m
V (6057) cache: addr_end: 0x4ff3f880[0m
V (6057) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6057) spi_master: polling trans[0m
V (6057) cache: addr_end: 0x4ff3f880[0m
V (6057) cache: M2C DIR[0m
V (6057) spi_master: polling trans done[0m
V (6057) bus_lock: dev 5 released.[0m
D (6067) spi_master: Allocate RX buffer for DMA[0m
V (6067) cache: addr_end: 0x4ff3f880[0m
V (6067) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6067) spi_master: polling trans[0m
V (6067) cache: addr_end: 0x4ff3f880[0m
V (6067) cache: M2C DIR[0m
V (6067) spi_master: polling trans done[0m
V (6067) bus_lock: dev 5 released.[0m
D (6077) spi_master: Allocate RX buffer for DMA[0m
V (6077) cache: addr_end: 0x4ff3f880[0m
V (6077) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6077) spi_master: polling trans[0m
V (6077) cache: addr_end: 0x4ff3f880[0m
V (6077) cache: M2C DIR[0m
V (6077) spi_master: polling trans done[0m
V (6077) bus_lock: dev 5 released.[0m
D (6087) spi_master: Allocate RX buffer for DMA[0m
V (6087) cache: addr_end: 0x4ff3f880[0m
V (6087) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6087) spi_master: polling trans[0m
V (6087) cache: addr_end: 0x4ff3f880[0m
V (6087) cache: M2C DIR[0m
V (6087) spi_master: polling trans done[0m
V (6087) bus_lock: dev 5 released.[0m
D (6097) spi_master: Allocate RX buffer for DMA[0m
V (6097) cache: addr_end: 0x4ff3f880[0m
V (6097) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6097) spi_master: polling trans[0m
V (6097) cache: addr_end: 0x4ff3f880[0m
V (6097) cache: M2C DIR[0m
V (6097) spi_master: polling trans done[0m
V (6097) bus_lock: dev 5 released.[0m
D (6107) spi_master: Allocate RX buffer for DMA[0m
V (6107) cache: addr_end: 0x4ff3f880[0m
V (6107) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6107) spi_master: polling trans[0m
V (6107) cache: addr_end: 0x4ff3f880[0m
V (6107) cache: M2C DIR[0m
V (6107) spi_master: polling trans done[0m
V (6107) bus_lock: dev 5 released.[0m
D (6117) spi_master: Allocate RX buffer for DMA[0m
V (6117) cache: addr_end: 0x4ff3f880[0m
V (6117) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6117) spi_master: polling trans[0m
V (6117) cache: addr_end: 0x4ff3f880[0m
V (6117) cache: M2C DIR[0m
V (6117) spi_master: polling trans done[0m
V (6117) bus_lock: dev 5 released.[0m
D (6127) spi_master: Allocate RX buffer for DMA[0m
V (6127) cache: addr_end: 0x4ff3f880[0m
V (6127) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6127) spi_master: polling trans[0m
V (6127) cache: addr_end: 0x4ff3f880[0m
V (6127) cache: M2C DIR[0m
V (6127) spi_master: polling trans done[0m
V (6127) bus_lock: dev 5 released.[0m
D (6137) spi_master: Allocate RX buffer for DMA[0m
V (6137) cache: addr_end: 0x4ff3f880[0m
V (6137) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6137) spi_master: polling trans[0m
V (6137) cache: addr_end: 0x4ff3f880[0m
V (6137) cache: M2C DIR[0m
V (6137) spi_master: polling trans done[0m
V (6137) bus_lock: dev 5 released.[0m
D (6147) spi_master: Allocate RX buffer for DMA[0m
V (6147) cache: addr_end: 0x4ff3f880[0m
V (6147) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6147) spi_master: polling trans[0m
V (6147) cache: addr_end: 0x4ff3f880[0m
V (6147) cache: M2C DIR[0m
V (6147) spi_master: polling trans done[0m
V (6147) bus_lock: dev 5 released.[0m
D (6157) spi_master: Allocate RX buffer for DMA[0m
V (6157) cache: addr_end: 0x4ff3f880[0m
V (6157) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6157) spi_master: polling trans[0m
V (6157) cache: addr_end: 0x4ff3f880[0m
V (6157) cache: M2C DIR[0m
V (6157) spi_master: polling trans done[0m
V (6157) bus_lock: dev 5 released.[0m
D (6167) spi_master: Allocate RX buffer for DMA[0m
V (6167) cache: addr_end: 0x4ff3f880[0m
V (6167) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6167) spi_master: polling trans[0m
V (6167) cache: addr_end: 0x4ff3f880[0m
V (6167) cache: M2C DIR[0m
V (6167) spi_master: polling trans done[0m
V (6167) bus_lock: dev 5 released.[0m
D (6177) spi_master: Allocate RX buffer for DMA[0m
V (6177) cache: addr_end: 0x4ff3f880[0m
V (6177) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6177) spi_master: polling trans[0m
V (6177) cache: addr_end: 0x4ff3f880[0m
V (6177) cache: M2C DIR[0m
V (6177) spi_master: polling trans done[0m
V (6177) bus_lock: dev 5 released.[0m
D (6187) spi_master: Allocate RX buffer for DMA[0m
V (6187) cache: addr_end: 0x4ff3f880[0m
V (6187) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6187) spi_master: polling trans[0m
V (6187) cache: addr_end: 0x4ff3f880[0m
V (6187) cache: M2C DIR[0m
V (6187) spi_master: polling trans done[0m
V (6187) bus_lock: dev 5 released.[0m
D (6197) spi_master: Allocate RX buffer for DMA[0m
V (6197) cache: addr_end: 0x4ff3f880[0m
V (6197) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6197) spi_master: polling trans[0m
V (6197) cache: addr_end: 0x4ff3f880[0m
V (6197) cache: M2C DIR[0m
V (6197) spi_master: polling trans done[0m
V (6197) bus_lock: dev 5 released.[0m
D (6207) spi_master: Allocate RX buffer for DMA[0m
V (6207) cache: addr_end: 0x4ff3f880[0m
V (6207) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6207) spi_master: polling trans[0m
V (6207) cache: addr_end: 0x4ff3f880[0m
V (6207) cache: M2C DIR[0m
V (6207) spi_master: polling trans done[0m
V (6207) bus_lock: dev 5 released.[0m
D (6217) spi_master: Allocate RX buffer for DMA[0m
V (6217) cache: addr_end: 0x4ff3f880[0m
V (6217) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6217) spi_master: polling trans[0m
V (6217) cache: addr_end: 0x4ff3f880[0m
V (6217) cache: M2C DIR[0m
V (6217) spi_master: polling trans done[0m
V (6217) bus_lock: dev 5 released.[0m
D (6227) spi_master: Allocate RX buffer for DMA[0m
V (6227) cache: addr_end: 0x4ff3f880[0m
V (6227) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6227) spi_master: polling trans[0m
V (6227) cache: addr_end: 0x4ff3f880[0m
V (6227) cache: M2C DIR[0m
V (6227) spi_master: polling trans done[0m
V (6227) bus_lock: dev 5 released.[0m
D (6237) spi_master: Allocate RX buffer for DMA[0m
V (6237) cache: addr_end: 0x4ff3f880[0m
V (6237) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6237) spi_master: polling trans[0m
V (6237) cache: addr_end: 0x4ff3f880[0m
V (6237) cache: M2C DIR[0m
V (6237) spi_master: polling trans done[0m
V (6237) bus_lock: dev 5 released.[0m
D (6247) spi_master: Allocate RX buffer for DMA[0m
V (6247) cache: addr_end: 0x4ff3f880[0m
V (6247) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6247) spi_master: polling trans[0m
V (6247) cache: addr_end: 0x4ff3f880[0m
V (6247) cache: M2C DIR[0m
V (6247) spi_master: polling trans done[0m
V (6247) bus_lock: dev 5 released.[0m
D (6257) spi_master: Allocate RX buffer for DMA[0m
V (6257) cache: addr_end: 0x4ff3f880[0m
V (6257) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6257) spi_master: polling trans[0m
V (6257) cache: addr_end: 0x4ff3f880[0m
V (6257) cache: M2C DIR[0m
V (6257) spi_master: polling trans done[0m
V (6257) bus_lock: dev 5 released.[0m
D (6267) spi_master: Allocate RX buffer for DMA[0m
V (6267) cache: addr_end: 0x4ff3f880[0m
V (6267) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6267) spi_master: polling trans[0m
V (6267) cache: addr_end: 0x4ff3f880[0m
V (6267) cache: M2C DIR[0m
V (6267) spi_master: polling trans done[0m
V (6267) bus_lock: dev 5 released.[0m
D (6277) spi_master: Allocate RX buffer for DMA[0m
V (6277) cache: addr_end: 0x4ff3f880[0m
V (6277) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6277) spi_master: polling trans[0m
V (6277) cache: addr_end: 0x4ff3f880[0m
V (6277) cache: M2C DIR[0m
V (6277) spi_master: polling trans done[0m
V (6277) bus_lock: dev 5 released.[0m
D (6287) spi_master: Allocate RX buffer for DMA[0m
V (6287) cache: addr_end: 0x4ff3f880[0m
V (6287) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6287) spi_master: polling trans[0m
V (6287) cache: addr_end: 0x4ff3f880[0m
V (6287) cache: M2C DIR[0m
V (6287) spi_master: polling trans done[0m
V (6287) bus_lock: dev 5 released.[0m
D (6297) spi_master: Allocate RX buffer for DMA[0m
V (6297) cache: addr_end: 0x4ff3f880[0m
V (6297) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6297) spi_master: polling trans[0m
V (6297) cache: addr_end: 0x4ff3f880[0m
V (6297) cache: M2C DIR[0m
V (6297) spi_master: polling trans done[0m
V (6297) bus_lock: dev 5 released.[0m
D (6307) spi_master: Allocate RX buffer for DMA[0m
V (6307) cache: addr_end: 0x4ff3f880[0m
V (6307) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6307) spi_master: polling trans[0m
V (6307) cache: addr_end: 0x4ff3f880[0m
V (6307) cache: M2C DIR[0m
V (6307) spi_master: polling trans done[0m
V (6307) bus_lock: dev 5 released.[0m
D (6317) spi_master: Allocate RX buffer for DMA[0m
V (6317) cache: addr_end: 0x4ff3f880[0m
V (6317) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6317) spi_master: polling trans[0m
V (6317) cache: addr_end: 0x4ff3f880[0m
V (6317) cache: M2C DIR[0m
V (6317) spi_master: polling trans done[0m
V (6317) bus_lock: dev 5 released.[0m
D (6327) spi_master: Allocate RX buffer for DMA[0m
V (6327) cache: addr_end: 0x4ff3f880[0m
V (6327) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6327) spi_master: polling trans[0m
V (6327) cache: addr_end: 0x4ff3f880[0m
V (6327) cache: M2C DIR[0m
V (6327) spi_master: polling trans done[0m
V (6327) bus_lock: dev 5 released.[0m
D (6337) spi_master: Allocate RX buffer for DMA[0m
V (6337) cache: addr_end: 0x4ff3f880[0m
V (6337) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6337) spi_master: polling trans[0m
V (6337) cache: addr_end: 0x4ff3f880[0m
V (6337) cache: M2C DIR[0m
V (6337) spi_master: polling trans done[0m
V (6337) bus_lock: dev 5 released.[0m
D (6347) spi_master: Allocate RX buffer for DMA[0m
V (6347) cache: addr_end: 0x4ff3f880[0m
V (6347) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6347) spi_master: polling trans[0m
V (6347) cache: addr_end: 0x4ff3f880[0m
V (6347) cache: M2C DIR[0m
V (6347) spi_master: polling trans done[0m
V (6347) bus_lock: dev 5 released.[0m
D (6357) spi_master: Allocate RX buffer for DMA[0m
V (6357) cache: addr_end: 0x4ff3f880[0m
V (6357) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6357) spi_master: polling trans[0m
V (6357) cache: addr_end: 0x4ff3f880[0m
V (6357) cache: M2C DIR[0m
V (6357) spi_master: polling trans done[0m
V (6357) bus_lock: dev 5 released.[0m
D (6367) spi_master: Allocate RX buffer for DMA[0m
V (6367) cache: addr_end: 0x4ff3f880[0m
V (6367) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6367) spi_master: polling trans[0m
V (6367) cache: addr_end: 0x4ff3f880[0m
V (6367) cache: M2C DIR[0m
V (6367) spi_master: polling trans done[0m
V (6367) bus_lock: dev 5 released.[0m
D (6377) spi_master: Allocate RX buffer for DMA[0m
V (6377) cache: addr_end: 0x4ff3f880[0m
V (6377) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6377) spi_master: polling trans[0m
V (6377) cache: addr_end: 0x4ff3f880[0m
V (6377) cache: M2C DIR[0m
V (6377) spi_master: polling trans done[0m
V (6377) bus_lock: dev 5 released.[0m
D (6387) spi_master: Allocate RX buffer for DMA[0m
V (6387) cache: addr_end: 0x4ff3f880[0m
V (6387) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6387) spi_master: polling trans[0m
V (6387) cache: addr_end: 0x4ff3f880[0m
V (6387) cache: M2C DIR[0m
V (6387) spi_master: polling trans done[0m
V (6387) bus_lock: dev 5 released.[0m
D (6397) spi_master: Allocate RX buffer for DMA[0m
V (6397) cache: addr_end: 0x4ff3f880[0m
V (6397) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6397) spi_master: polling trans[0m
V (6397) cache: addr_end: 0x4ff3f880[0m
V (6397) cache: M2C DIR[0m
V (6397) spi_master: polling trans done[0m
V (6397) bus_lock: dev 5 released.[0m
D (6407) spi_master: Allocate RX buffer for DMA[0m
V (6407) cache: addr_end: 0x4ff3f880[0m
V (6407) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6407) spi_master: polling trans[0m
V (6407) cache: addr_end: 0x4ff3f880[0m
V (6407) cache: M2C DIR[0m
V (6407) spi_master: polling trans done[0m
V (6407) bus_lock: dev 5 released.[0m
D (6417) spi_master: Allocate RX buffer for DMA[0m
V (6417) cache: addr_end: 0x4ff3f880[0m
V (6417) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6417) spi_master: polling trans[0m
V (6417) cache: addr_end: 0x4ff3f880[0m
V (6417) cache: M2C DIR[0m
V (6417) spi_master: polling trans done[0m
V (6417) bus_lock: dev 5 released.[0m
D (6427) spi_master: Allocate RX buffer for DMA[0m
V (6427) cache: addr_end: 0x4ff3f880[0m
V (6427) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6427) spi_master: polling trans[0m
V (6427) cache: addr_end: 0x4ff3f880[0m
V (6427) cache: M2C DIR[0m
V (6427) spi_master: polling trans done[0m
V (6427) bus_lock: dev 5 released.[0m
D (6437) spi_master: Allocate RX buffer for DMA[0m
V (6437) cache: addr_end: 0x4ff3f880[0m
V (6437) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6437) spi_master: polling trans[0m
V (6437) cache: addr_end: 0x4ff3f880[0m
V (6437) cache: M2C DIR[0m
V (6437) spi_master: polling trans done[0m
V (6437) bus_lock: dev 5 released.[0m
D (6447) spi_master: Allocate RX buffer for DMA[0m
V (6447) cache: addr_end: 0x4ff3f880[0m
V (6447) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6447) spi_master: polling trans[0m
V (6447) cache: addr_end: 0x4ff3f880[0m
V (6447) cache: M2C DIR[0m
V (6447) spi_master: polling trans done[0m
V (6447) bus_lock: dev 5 released.[0m
D (6457) spi_master: Allocate RX buffer for DMA[0m
V (6457) cache: addr_end: 0x4ff3f880[0m
V (6457) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6457) spi_master: polling trans[0m
V (6457) cache: addr_end: 0x4ff3f880[0m
V (6457) cache: M2C DIR[0m
V (6457) spi_master: polling trans done[0m
V (6457) bus_lock: dev 5 released.[0m
D (6467) spi_master: Allocate RX buffer for DMA[0m
V (6467) cache: addr_end: 0x4ff3f880[0m
V (6467) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6467) spi_master: polling trans[0m
V (6467) cache: addr_end: 0x4ff3f880[0m
V (6467) cache: M2C DIR[0m
V (6467) spi_master: polling trans done[0m
V (6467) bus_lock: dev 5 released.[0m
D (6477) spi_master: Allocate RX buffer for DMA[0m
V (6477) cache: addr_end: 0x4ff3f880[0m
V (6477) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6477) spi_master: polling trans[0m
V (6477) cache: addr_end: 0x4ff3f880[0m
V (6477) cache: M2C DIR[0m
V (6477) spi_master: polling trans done[0m
V (6477) bus_lock: dev 5 released.[0m
D (6487) spi_master: Allocate RX buffer for DMA[0m
V (6487) cache: addr_end: 0x4ff3f880[0m
V (6487) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6487) spi_master: polling trans[0m
V (6487) cache: addr_end: 0x4ff3f880[0m
V (6487) cache: M2C DIR[0m
V (6487) spi_master: polling trans done[0m
V (6487) bus_lock: dev 5 released.[0m
D (6497) spi_master: Allocate RX buffer for DMA[0m
V (6497) cache: addr_end: 0x4ff3f880[0m
V (6497) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6497) spi_master: polling trans[0m
V (6497) cache: addr_end: 0x4ff3f880[0m
V (6497) cache: M2C DIR[0m
V (6497) spi_master: polling trans done[0m
V (6497) bus_lock: dev 5 released.[0m
D (6507) spi_master: Allocate RX buffer for DMA[0m
V (6507) cache: addr_end: 0x4ff3f880[0m
V (6507) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6507) spi_master: polling trans[0m
V (6507) cache: addr_end: 0x4ff3f880[0m
V (6507) cache: M2C DIR[0m
V (6507) spi_master: polling trans done[0m
V (6507) bus_lock: dev 5 released.[0m
D (6517) spi_master: Allocate RX buffer for DMA[0m
V (6517) cache: addr_end: 0x4ff3f880[0m
V (6517) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6517) spi_master: polling trans[0m
V (6517) cache: addr_end: 0x4ff3f880[0m
V (6517) cache: M2C DIR[0m
V (6517) spi_master: polling trans done[0m
V (6517) bus_lock: dev 5 released.[0m
D (6527) spi_master: Allocate RX buffer for DMA[0m
V (6527) cache: addr_end: 0x4ff3f880[0m
V (6527) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6527) spi_master: polling trans[0m
V (6527) cache: addr_end: 0x4ff3f880[0m
V (6527) cache: M2C DIR[0m
V (6527) spi_master: polling trans done[0m
V (6527) bus_lock: dev 5 released.[0m
D (6537) spi_master: Allocate RX buffer for DMA[0m
V (6537) cache: addr_end: 0x4ff3f880[0m
V (6537) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6537) spi_master: polling trans[0m
V (6537) cache: addr_end: 0x4ff3f880[0m
V (6537) cache: M2C DIR[0m
V (6537) spi_master: polling trans done[0m
V (6537) bus_lock: dev 5 released.[0m
D (6547) spi_master: Allocate RX buffer for DMA[0m
V (6547) cache: addr_end: 0x4ff3f880[0m
V (6547) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6547) spi_master: polling trans[0m
V (6547) cache: addr_end: 0x4ff3f880[0m
V (6547) cache: M2C DIR[0m
V (6547) spi_master: polling trans done[0m
V (6547) bus_lock: dev 5 released.[0m
D (6557) spi_master: Allocate RX buffer for DMA[0m
V (6557) cache: addr_end: 0x4ff3f880[0m
V (6557) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6557) spi_master: polling trans[0m
V (6557) cache: addr_end: 0x4ff3f880[0m
V (6557) cache: M2C DIR[0m
V (6557) spi_master: polling trans done[0m
V (6557) bus_lock: dev 5 released.[0m
D (6567) spi_master: Allocate RX buffer for DMA[0m
V (6567) cache: addr_end: 0x4ff3f880[0m
V (6567) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6567) spi_master: polling trans[0m
V (6567) cache: addr_end: 0x4ff3f880[0m
V (6567) cache: M2C DIR[0m
V (6567) spi_master: polling trans done[0m
V (6567) bus_lock: dev 5 released.[0m
D (6577) spi_master: Allocate RX buffer for DMA[0m
V (6577) cache: addr_end: 0x4ff3f880[0m
V (6577) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6577) spi_master: polling trans[0m
V (6577) cache: addr_end: 0x4ff3f880[0m
V (6577) cache: M2C DIR[0m
V (6577) spi_master: polling trans done[0m
V (6577) bus_lock: dev 5 released.[0m
D (6587) spi_master: Allocate RX buffer for DMA[0m
V (6587) cache: addr_end: 0x4ff3f880[0m
V (6587) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6587) spi_master: polling trans[0m
V (6587) cache: addr_end: 0x4ff3f880[0m
V (6587) cache: M2C DIR[0m
V (6587) spi_master: polling trans done[0m
V (6587) bus_lock: dev 5 released.[0m
D (6597) spi_master: Allocate RX buffer for DMA[0m
V (6597) cache: addr_end: 0x4ff3f880[0m
V (6597) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6597) spi_master: polling trans[0m
V (6597) cache: addr_end: 0x4ff3f880[0m
V (6597) cache: M2C DIR[0m
V (6597) spi_master: polling trans done[0m
V (6597) bus_lock: dev 5 released.[0m
D (6607) spi_master: Allocate RX buffer for DMA[0m
V (6607) cache: addr_end: 0x4ff3f880[0m
V (6607) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6607) spi_master: polling trans[0m
V (6607) cache: addr_end: 0x4ff3f880[0m
V (6607) cache: M2C DIR[0m
V (6607) spi_master: polling trans done[0m
V (6607) bus_lock: dev 5 released.[0m
D (6617) spi_master: Allocate RX buffer for DMA[0m
V (6617) cache: addr_end: 0x4ff3f880[0m
V (6617) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6617) spi_master: polling trans[0m
V (6617) cache: addr_end: 0x4ff3f880[0m
V (6617) cache: M2C DIR[0m
V (6617) spi_master: polling trans done[0m
V (6617) bus_lock: dev 5 released.[0m
D (6627) spi_master: Allocate RX buffer for DMA[0m
V (6627) cache: addr_end: 0x4ff3f880[0m
V (6627) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6627) spi_master: polling trans[0m
V (6627) cache: addr_end: 0x4ff3f880[0m
V (6627) cache: M2C DIR[0m
V (6627) spi_master: polling trans done[0m
V (6627) bus_lock: dev 5 released.[0m
D (6637) spi_master: Allocate RX buffer for DMA[0m
V (6637) cache: addr_end: 0x4ff3f880[0m
V (6637) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6637) spi_master: polling trans[0m
V (6637) cache: addr_end: 0x4ff3f880[0m
V (6637) cache: M2C DIR[0m
V (6637) spi_master: polling trans done[0m
V (6637) bus_lock: dev 5 released.[0m
D (6647) spi_master: Allocate RX buffer for DMA[0m
V (6647) cache: addr_end: 0x4ff3f880[0m
V (6647) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6647) spi_master: polling trans[0m
V (6647) cache: addr_end: 0x4ff3f880[0m
V (6647) cache: M2C DIR[0m
V (6647) spi_master: polling trans done[0m
V (6647) bus_lock: dev 5 released.[0m
D (6657) spi_master: Allocate RX buffer for DMA[0m
V (6657) cache: addr_end: 0x4ff3f880[0m
V (6657) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6657) spi_master: polling trans[0m
V (6657) cache: addr_end: 0x4ff3f880[0m
V (6657) cache: M2C DIR[0m
V (6657) spi_master: polling trans done[0m
V (6657) bus_lock: dev 5 released.[0m
D (6667) spi_master: Allocate RX buffer for DMA[0m
V (6667) cache: addr_end: 0x4ff3f880[0m
V (6667) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6667) spi_master: polling trans[0m
V (6667) cache: addr_end: 0x4ff3f880[0m
V (6667) cache: M2C DIR[0m
V (6667) spi_master: polling trans done[0m
V (6667) bus_lock: dev 5 released.[0m
D (6677) spi_master: Allocate RX buffer for DMA[0m
V (6677) cache: addr_end: 0x4ff3f880[0m
V (6677) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6677) spi_master: polling trans[0m
V (6677) cache: addr_end: 0x4ff3f880[0m
V (6677) cache: M2C DIR[0m
V (6677) spi_master: polling trans done[0m
V (6677) bus_lock: dev 5 released.[0m
D (6687) spi_master: Allocate RX buffer for DMA[0m
V (6687) cache: addr_end: 0x4ff3f880[0m
V (6687) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6687) spi_master: polling trans[0m
V (6687) cache: addr_end: 0x4ff3f880[0m
V (6687) cache: M2C DIR[0m
V (6687) spi_master: polling trans done[0m
V (6687) bus_lock: dev 5 released.[0m
D (6697) spi_master: Allocate RX buffer for DMA[0m
V (6697) cache: addr_end: 0x4ff3f880[0m
V (6697) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6697) spi_master: polling trans[0m
V (6697) cache: addr_end: 0x4ff3f880[0m
V (6697) cache: M2C DIR[0m
V (6697) spi_master: polling trans done[0m
V (6697) bus_lock: dev 5 released.[0m
D (6707) spi_master: Allocate RX buffer for DMA[0m
V (6707) cache: addr_end: 0x4ff3f880[0m
V (6707) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6707) spi_master: polling trans[0m
V (6707) cache: addr_end: 0x4ff3f880[0m
V (6707) cache: M2C DIR[0m
V (6707) spi_master: polling trans done[0m
V (6707) bus_lock: dev 5 released.[0m
D (6717) spi_master: Allocate RX buffer for DMA[0m
V (6717) cache: addr_end: 0x4ff3f880[0m
V (6717) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6717) spi_master: polling trans[0m
V (6717) cache: addr_end: 0x4ff3f880[0m
V (6717) cache: M2C DIR[0m
V (6717) spi_master: polling trans done[0m
V (6717) bus_lock: dev 5 released.[0m
D (6727) spi_master: Allocate RX buffer for DMA[0m
V (6727) cache: addr_end: 0x4ff3f880[0m
V (6727) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6727) spi_master: polling trans[0m
V (6727) cache: addr_end: 0x4ff3f880[0m
V (6727) cache: M2C DIR[0m
V (6727) spi_master: polling trans done[0m
V (6727) bus_lock: dev 5 released.[0m
D (6837) spi_master: Allocate TX buffer for DMA[0m
V (6837) cache: addr_end: 0x4ff3f880[0m
V (6837) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (6837) spi_master: polling trans[0m
V (6837) spi_master: polling trans done[0m
V (6837) bus_lock: dev 5 released.[0m
D (6837) spi_master: Allocate RX buffer for DMA[0m
V (6837) cache: addr_end: 0x4ff3f880[0m
V (6837) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6837) spi_master: polling trans[0m
V (6837) cache: addr_end: 0x4ff3f880[0m
V (6837) cache: M2C DIR[0m
V (6837) spi_master: polling trans done[0m
V (6837) bus_lock: dev 5 released.[0m
D (6837) spi_master: Allocate RX buffer for DMA[0m
V (6837) cache: addr_end: 0x4ff3f880[0m
V (6837) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6837) spi_master: polling trans[0m
V (6837) cache: addr_end: 0x4ff3f880[0m
V (6837) cache: M2C DIR[0m
V (6837) spi_master: polling trans done[0m
V (6837) bus_lock: dev 5 released.[0m
D (6837) spi_master: Allocate RX buffer for DMA[0m
V (6837) cache: addr_end: 0x4ff3f880[0m
V (6837) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6837) spi_master: polling trans[0m
V (6837) cache: addr_end: 0x4ff3f880[0m
V (6837) cache: M2C DIR[0m
V (6837) spi_master: polling trans done[0m
V (6837) bus_lock: dev 5 released.[0m
D (6837) spi_master: Allocate RX buffer for DMA[0m
V (6837) cache: addr_end: 0x4ff3f880[0m
V (6837) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6837) spi_master: polling trans[0m
V (6837) cache: addr_end: 0x4ff3f880[0m
V (6837) cache: M2C DIR[0m
V (6837) spi_master: polling trans done[0m
V (6837) bus_lock: dev 5 released.[0m
D (6847) spi_master: Allocate RX buffer for DMA[0m
V (6847) cache: addr_end: 0x4ff3f880[0m
V (6847) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6847) spi_master: polling trans[0m
V (6847) cache: addr_end: 0x4ff3f880[0m
V (6847) cache: M2C DIR[0m
V (6847) spi_master: polling trans done[0m
V (6847) bus_lock: dev 5 released.[0m
D (6857) spi_master: Allocate RX buffer for DMA[0m
V (6857) cache: addr_end: 0x4ff3f880[0m
V (6857) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6857) spi_master: polling trans[0m
V (6857) cache: addr_end: 0x4ff3f880[0m
V (6857) cache: M2C DIR[0m
V (6857) spi_master: polling trans done[0m
V (6857) bus_lock: dev 5 released.[0m
D (6867) spi_master: Allocate RX buffer for DMA[0m
V (6867) cache: addr_end: 0x4ff3f880[0m
V (6867) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6867) spi_master: polling trans[0m
V (6867) cache: addr_end: 0x4ff3f880[0m
V (6867) cache: M2C DIR[0m
V (6867) spi_master: polling trans done[0m
V (6867) bus_lock: dev 5 released.[0m
D (6877) spi_master: Allocate RX buffer for DMA[0m
V (6877) cache: addr_end: 0x4ff3f880[0m
V (6877) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6877) spi_master: polling trans[0m
V (6877) cache: addr_end: 0x4ff3f880[0m
V (6877) cache: M2C DIR[0m
V (6877) spi_master: polling trans done[0m
V (6877) bus_lock: dev 5 released.[0m
D (6887) spi_master: Allocate RX buffer for DMA[0m
V (6887) cache: addr_end: 0x4ff3f880[0m
V (6887) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6887) spi_master: polling trans[0m
V (6887) cache: addr_end: 0x4ff3f880[0m
V (6887) cache: M2C DIR[0m
V (6887) spi_master: polling trans done[0m
V (6887) bus_lock: dev 5 released.[0m
D (6897) spi_master: Allocate RX buffer for DMA[0m
V (6897) cache: addr_end: 0x4ff3f880[0m
V (6897) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6897) spi_master: polling trans[0m
V (6897) cache: addr_end: 0x4ff3f880[0m
V (6897) cache: M2C DIR[0m
V (6897) spi_master: polling trans done[0m
V (6897) bus_lock: dev 5 released.[0m
D (6907) spi_master: Allocate RX buffer for DMA[0m
V (6907) cache: addr_end: 0x4ff3f880[0m
V (6907) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6907) spi_master: polling trans[0m
V (6907) cache: addr_end: 0x4ff3f880[0m
V (6907) cache: M2C DIR[0m
V (6907) spi_master: polling trans done[0m
V (6907) bus_lock: dev 5 released.[0m
D (6917) spi_master: Allocate RX buffer for DMA[0m
V (6917) cache: addr_end: 0x4ff3f880[0m
V (6917) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6917) spi_master: polling trans[0m
V (6917) cache: addr_end: 0x4ff3f880[0m
V (6917) cache: M2C DIR[0m
V (6917) spi_master: polling trans done[0m
V (6917) bus_lock: dev 5 released.[0m
D (6927) spi_master: Allocate RX buffer for DMA[0m
V (6927) cache: addr_end: 0x4ff3f880[0m
V (6927) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6927) spi_master: polling trans[0m
V (6927) cache: addr_end: 0x4ff3f880[0m
V (6927) cache: M2C DIR[0m
V (6927) spi_master: polling trans done[0m
V (6927) bus_lock: dev 5 released.[0m
D (6937) spi_master: Allocate RX buffer for DMA[0m
V (6937) cache: addr_end: 0x4ff3f880[0m
V (6937) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6937) spi_master: polling trans[0m
V (6937) cache: addr_end: 0x4ff3f880[0m
V (6937) cache: M2C DIR[0m
V (6937) spi_master: polling trans done[0m
V (6937) bus_lock: dev 5 released.[0m
D (6947) spi_master: Allocate RX buffer for DMA[0m
V (6947) cache: addr_end: 0x4ff3f880[0m
V (6947) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6947) spi_master: polling trans[0m
V (6947) cache: addr_end: 0x4ff3f880[0m
V (6947) cache: M2C DIR[0m
V (6947) spi_master: polling trans done[0m
V (6947) bus_lock: dev 5 released.[0m
D (6957) spi_master: Allocate RX buffer for DMA[0m
V (6957) cache: addr_end: 0x4ff3f880[0m
V (6957) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6957) spi_master: polling trans[0m
V (6957) cache: addr_end: 0x4ff3f880[0m
V (6957) cache: M2C DIR[0m
V (6957) spi_master: polling trans done[0m
V (6957) bus_lock: dev 5 released.[0m
D (6967) spi_master: Allocate RX buffer for DMA[0m
V (6967) cache: addr_end: 0x4ff3f880[0m
V (6967) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6967) spi_master: polling trans[0m
V (6967) cache: addr_end: 0x4ff3f880[0m
V (6967) cache: M2C DIR[0m
V (6967) spi_master: polling trans done[0m
V (6967) bus_lock: dev 5 released.[0m
D (6977) spi_master: Allocate RX buffer for DMA[0m
V (6977) cache: addr_end: 0x4ff3f880[0m
V (6977) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6977) spi_master: polling trans[0m
V (6977) cache: addr_end: 0x4ff3f880[0m
V (6977) cache: M2C DIR[0m
V (6977) spi_master: polling trans done[0m
V (6977) bus_lock: dev 5 released.[0m
D (6987) spi_master: Allocate RX buffer for DMA[0m
V (6987) cache: addr_end: 0x4ff3f880[0m
V (6987) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6987) spi_master: polling trans[0m
V (6987) cache: addr_end: 0x4ff3f880[0m
V (6987) cache: M2C DIR[0m
V (6987) spi_master: polling trans done[0m
V (6987) bus_lock: dev 5 released.[0m
D (6997) spi_master: Allocate RX buffer for DMA[0m
V (6997) cache: addr_end: 0x4ff3f880[0m
V (6997) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (6997) spi_master: polling trans[0m
V (6997) cache: addr_end: 0x4ff3f880[0m
V (6997) cache: M2C DIR[0m
V (6997) spi_master: polling trans done[0m
V (6997) bus_lock: dev 5 released.[0m
D (7007) spi_master: Allocate RX buffer for DMA[0m
V (7007) cache: addr_end: 0x4ff3f880[0m
V (7007) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7007) spi_master: polling trans[0m
V (7007) cache: addr_end: 0x4ff3f880[0m
V (7007) cache: M2C DIR[0m
V (7007) spi_master: polling trans done[0m
V (7007) bus_lock: dev 5 released.[0m
D (7017) spi_master: Allocate RX buffer for DMA[0m
V (7017) cache: addr_end: 0x4ff3f880[0m
V (7017) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7017) spi_master: polling trans[0m
V (7017) cache: addr_end: 0x4ff3f880[0m
V (7017) cache: M2C DIR[0m
V (7017) spi_master: polling trans done[0m
V (7017) bus_lock: dev 5 released.[0m
D (7027) spi_master: Allocate RX buffer for DMA[0m
V (7027) cache: addr_end: 0x4ff3f880[0m
V (7027) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7027) spi_master: polling trans[0m
V (7027) cache: addr_end: 0x4ff3f880[0m
V (7027) cache: M2C DIR[0m
V (7027) spi_master: polling trans done[0m
V (7027) bus_lock: dev 5 released.[0m
D (7037) spi_master: Allocate RX buffer for DMA[0m
V (7037) cache: addr_end: 0x4ff3f880[0m
V (7037) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7037) spi_master: polling trans[0m
V (7037) cache: addr_end: 0x4ff3f880[0m
V (7037) cache: M2C DIR[0m
V (7037) spi_master: polling trans done[0m
V (7037) bus_lock: dev 5 released.[0m
D (7047) spi_master: Allocate RX buffer for DMA[0m
V (7047) cache: addr_end: 0x4ff3f880[0m
V (7047) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7047) spi_master: polling trans[0m
V (7047) cache: addr_end: 0x4ff3f880[0m
V (7047) cache: M2C DIR[0m
V (7047) spi_master: polling trans done[0m
V (7047) bus_lock: dev 5 released.[0m
D (7057) spi_master: Allocate RX buffer for DMA[0m
V (7057) cache: addr_end: 0x4ff3f880[0m
V (7057) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7057) spi_master: polling trans[0m
V (7057) cache: addr_end: 0x4ff3f880[0m
V (7057) cache: M2C DIR[0m
V (7057) spi_master: polling trans done[0m
V (7057) bus_lock: dev 5 released.[0m
D (7067) spi_master: Allocate RX buffer for DMA[0m
V (7067) cache: addr_end: 0x4ff3f880[0m
V (7067) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7067) spi_master: polling trans[0m
V (7067) cache: addr_end: 0x4ff3f880[0m
V (7067) cache: M2C DIR[0m
V (7067) spi_master: polling trans done[0m
V (7067) bus_lock: dev 5 released.[0m
D (7077) spi_master: Allocate RX buffer for DMA[0m
V (7077) cache: addr_end: 0x4ff3f880[0m
V (7077) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7077) spi_master: polling trans[0m
V (7077) cache: addr_end: 0x4ff3f880[0m
V (7077) cache: M2C DIR[0m
V (7077) spi_master: polling trans done[0m
V (7077) bus_lock: dev 5 released.[0m
D (7087) spi_master: Allocate RX buffer for DMA[0m
V (7087) cache: addr_end: 0x4ff3f880[0m
V (7087) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7087) spi_master: polling trans[0m
V (7087) cache: addr_end: 0x4ff3f880[0m
V (7087) cache: M2C DIR[0m
V (7087) spi_master: polling trans done[0m
V (7087) bus_lock: dev 5 released.[0m
D (7097) spi_master: Allocate RX buffer for DMA[0m
V (7097) cache: addr_end: 0x4ff3f880[0m
V (7097) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7097) spi_master: polling trans[0m
V (7097) cache: addr_end: 0x4ff3f880[0m
V (7097) cache: M2C DIR[0m
V (7097) spi_master: polling trans done[0m
V (7097) bus_lock: dev 5 released.[0m
D (7107) spi_master: Allocate RX buffer for DMA[0m
V (7107) cache: addr_end: 0x4ff3f880[0m
V (7107) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7107) spi_master: polling trans[0m
V (7107) cache: addr_end: 0x4ff3f880[0m
V (7107) cache: M2C DIR[0m
V (7107) spi_master: polling trans done[0m
V (7107) bus_lock: dev 5 released.[0m
D (7117) spi_master: Allocate RX buffer for DMA[0m
V (7117) cache: addr_end: 0x4ff3f880[0m
V (7117) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7117) spi_master: polling trans[0m
V (7117) cache: addr_end: 0x4ff3f880[0m
V (7117) cache: M2C DIR[0m
V (7117) spi_master: polling trans done[0m
V (7117) bus_lock: dev 5 released.[0m
D (7127) spi_master: Allocate RX buffer for DMA[0m
V (7127) cache: addr_end: 0x4ff3f880[0m
V (7127) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7127) spi_master: polling trans[0m
V (7127) cache: addr_end: 0x4ff3f880[0m
V (7127) cache: M2C DIR[0m
V (7127) spi_master: polling trans done[0m
V (7127) bus_lock: dev 5 released.[0m
D (7137) spi_master: Allocate RX buffer for DMA[0m
V (7137) cache: addr_end: 0x4ff3f880[0m
V (7137) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7137) spi_master: polling trans[0m
V (7137) cache: addr_end: 0x4ff3f880[0m
V (7137) cache: M2C DIR[0m
V (7137) spi_master: polling trans done[0m
V (7137) bus_lock: dev 5 released.[0m
D (7147) spi_master: Allocate RX buffer for DMA[0m
V (7147) cache: addr_end: 0x4ff3f880[0m
V (7147) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7147) spi_master: polling trans[0m
V (7147) cache: addr_end: 0x4ff3f880[0m
V (7147) cache: M2C DIR[0m
V (7147) spi_master: polling trans done[0m
V (7147) bus_lock: dev 5 released.[0m
D (7157) spi_master: Allocate RX buffer for DMA[0m
V (7157) cache: addr_end: 0x4ff3f880[0m
V (7157) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7157) spi_master: polling trans[0m
V (7157) cache: addr_end: 0x4ff3f880[0m
V (7157) cache: M2C DIR[0m
V (7157) spi_master: polling trans done[0m
V (7157) bus_lock: dev 5 released.[0m
D (7167) spi_master: Allocate RX buffer for DMA[0m
V (7167) cache: addr_end: 0x4ff3f880[0m
V (7167) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7167) spi_master: polling trans[0m
V (7167) cache: addr_end: 0x4ff3f880[0m
V (7167) cache: M2C DIR[0m
V (7167) spi_master: polling trans done[0m
V (7167) bus_lock: dev 5 released.[0m
D (7177) spi_master: Allocate RX buffer for DMA[0m
V (7177) cache: addr_end: 0x4ff3f880[0m
V (7177) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7177) spi_master: polling trans[0m
V (7177) cache: addr_end: 0x4ff3f880[0m
V (7177) cache: M2C DIR[0m
V (7177) spi_master: polling trans done[0m
V (7177) bus_lock: dev 5 released.[0m
D (7187) spi_master: Allocate RX buffer for DMA[0m
V (7187) cache: addr_end: 0x4ff3f880[0m
V (7187) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7187) spi_master: polling trans[0m
V (7187) cache: addr_end: 0x4ff3f880[0m
V (7187) cache: M2C DIR[0m
V (7187) spi_master: polling trans done[0m
V (7187) bus_lock: dev 5 released.[0m
D (7197) spi_master: Allocate RX buffer for DMA[0m
V (7197) cache: addr_end: 0x4ff3f880[0m
V (7197) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7197) spi_master: polling trans[0m
V (7197) cache: addr_end: 0x4ff3f880[0m
V (7197) cache: M2C DIR[0m
V (7197) spi_master: polling trans done[0m
V (7197) bus_lock: dev 5 released.[0m
D (7207) spi_master: Allocate RX buffer for DMA[0m
V (7207) cache: addr_end: 0x4ff3f880[0m
V (7207) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7207) spi_master: polling trans[0m
V (7207) cache: addr_end: 0x4ff3f880[0m
V (7207) cache: M2C DIR[0m
V (7207) spi_master: polling trans done[0m
V (7207) bus_lock: dev 5 released.[0m
D (7217) spi_master: Allocate RX buffer for DMA[0m
V (7217) cache: addr_end: 0x4ff3f880[0m
V (7217) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7217) spi_master: polling trans[0m
V (7217) cache: addr_end: 0x4ff3f880[0m
V (7217) cache: M2C DIR[0m
V (7217) spi_master: polling trans done[0m
V (7217) bus_lock: dev 5 released.[0m
D (7227) spi_master: Allocate RX buffer for DMA[0m
V (7227) cache: addr_end: 0x4ff3f880[0m
V (7227) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7227) spi_master: polling trans[0m
V (7227) cache: addr_end: 0x4ff3f880[0m
V (7227) cache: M2C DIR[0m
V (7227) spi_master: polling trans done[0m
V (7227) bus_lock: dev 5 released.[0m
D (7237) spi_master: Allocate RX buffer for DMA[0m
V (7237) cache: addr_end: 0x4ff3f880[0m
V (7237) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7237) spi_master: polling trans[0m
V (7237) cache: addr_end: 0x4ff3f880[0m
V (7237) cache: M2C DIR[0m
V (7237) spi_master: polling trans done[0m
V (7237) bus_lock: dev 5 released.[0m
D (7247) spi_master: Allocate RX buffer for DMA[0m
V (7247) cache: addr_end: 0x4ff3f880[0m
V (7247) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7247) spi_master: polling trans[0m
V (7247) cache: addr_end: 0x4ff3f880[0m
V (7247) cache: M2C DIR[0m
V (7247) spi_master: polling trans done[0m
V (7247) bus_lock: dev 5 released.[0m
D (7257) spi_master: Allocate RX buffer for DMA[0m
V (7257) cache: addr_end: 0x4ff3f880[0m
V (7257) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7257) spi_master: polling trans[0m
V (7257) cache: addr_end: 0x4ff3f880[0m
V (7257) cache: M2C DIR[0m
V (7257) spi_master: polling trans done[0m
V (7257) bus_lock: dev 5 released.[0m
D (7267) spi_master: Allocate RX buffer for DMA[0m
V (7267) cache: addr_end: 0x4ff3f880[0m
V (7267) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7267) spi_master: polling trans[0m
V (7267) cache: addr_end: 0x4ff3f880[0m
V (7267) cache: M2C DIR[0m
V (7267) spi_master: polling trans done[0m
V (7267) bus_lock: dev 5 released.[0m
D (7277) spi_master: Allocate RX buffer for DMA[0m
V (7277) cache: addr_end: 0x4ff3f880[0m
V (7277) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7277) spi_master: polling trans[0m
V (7277) cache: addr_end: 0x4ff3f880[0m
V (7277) cache: M2C DIR[0m
V (7277) spi_master: polling trans done[0m
V (7277) bus_lock: dev 5 released.[0m
D (7287) spi_master: Allocate RX buffer for DMA[0m
V (7287) cache: addr_end: 0x4ff3f880[0m
V (7287) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7287) spi_master: polling trans[0m
V (7287) cache: addr_end: 0x4ff3f880[0m
V (7287) cache: M2C DIR[0m
V (7287) spi_master: polling trans done[0m
V (7287) bus_lock: dev 5 released.[0m
D (7297) spi_master: Allocate RX buffer for DMA[0m
V (7297) cache: addr_end: 0x4ff3f880[0m
V (7297) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7297) spi_master: polling trans[0m
V (7297) cache: addr_end: 0x4ff3f880[0m
V (7297) cache: M2C DIR[0m
V (7297) spi_master: polling trans done[0m
V (7297) bus_lock: dev 5 released.[0m
D (7307) spi_master: Allocate RX buffer for DMA[0m
V (7307) cache: addr_end: 0x4ff3f880[0m
V (7307) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7307) spi_master: polling trans[0m
V (7307) cache: addr_end: 0x4ff3f880[0m
V (7307) cache: M2C DIR[0m
V (7307) spi_master: polling trans done[0m
V (7307) bus_lock: dev 5 released.[0m
D (7317) spi_master: Allocate RX buffer for DMA[0m
V (7317) cache: addr_end: 0x4ff3f880[0m
V (7317) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7317) spi_master: polling trans[0m
V (7317) cache: addr_end: 0x4ff3f880[0m
V (7317) cache: M2C DIR[0m
V (7317) spi_master: polling trans done[0m
V (7317) bus_lock: dev 5 released.[0m
D (7327) spi_master: Allocate RX buffer for DMA[0m
V (7327) cache: addr_end: 0x4ff3f880[0m
V (7327) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7327) spi_master: polling trans[0m
V (7327) cache: addr_end: 0x4ff3f880[0m
V (7327) cache: M2C DIR[0m
V (7327) spi_master: polling trans done[0m
V (7327) bus_lock: dev 5 released.[0m
D (7337) spi_master: Allocate RX buffer for DMA[0m
V (7337) cache: addr_end: 0x4ff3f880[0m
V (7337) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7337) spi_master: polling trans[0m
V (7337) cache: addr_end: 0x4ff3f880[0m
V (7337) cache: M2C DIR[0m
V (7337) spi_master: polling trans done[0m
V (7337) bus_lock: dev 5 released.[0m
D (7347) spi_master: Allocate RX buffer for DMA[0m
V (7347) cache: addr_end: 0x4ff3f880[0m
V (7347) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7347) spi_master: polling trans[0m
V (7347) cache: addr_end: 0x4ff3f880[0m
V (7347) cache: M2C DIR[0m
V (7347) spi_master: polling trans done[0m
V (7347) bus_lock: dev 5 released.[0m
D (7357) spi_master: Allocate RX buffer for DMA[0m
V (7357) cache: addr_end: 0x4ff3f880[0m
V (7357) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7357) spi_master: polling trans[0m
V (7357) cache: addr_end: 0x4ff3f880[0m
V (7357) cache: M2C DIR[0m
V (7357) spi_master: polling trans done[0m
V (7357) bus_lock: dev 5 released.[0m
D (7367) spi_master: Allocate RX buffer for DMA[0m
V (7367) cache: addr_end: 0x4ff3f880[0m
V (7367) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7367) spi_master: polling trans[0m
V (7367) cache: addr_end: 0x4ff3f880[0m
V (7367) cache: M2C DIR[0m
V (7367) spi_master: polling trans done[0m
V (7367) bus_lock: dev 5 released.[0m
D (7377) spi_master: Allocate RX buffer for DMA[0m
V (7377) cache: addr_end: 0x4ff3f880[0m
V (7377) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7377) spi_master: polling trans[0m
V (7377) cache: addr_end: 0x4ff3f880[0m
V (7377) cache: M2C DIR[0m
V (7377) spi_master: polling trans done[0m
V (7377) bus_lock: dev 5 released.[0m
D (7387) spi_master: Allocate RX buffer for DMA[0m
V (7387) cache: addr_end: 0x4ff3f880[0m
V (7387) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7387) spi_master: polling trans[0m
V (7387) cache: addr_end: 0x4ff3f880[0m
V (7387) cache: M2C DIR[0m
V (7387) spi_master: polling trans done[0m
V (7387) bus_lock: dev 5 released.[0m
D (7397) spi_master: Allocate RX buffer for DMA[0m
V (7397) cache: addr_end: 0x4ff3f880[0m
V (7397) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7397) spi_master: polling trans[0m
V (7397) cache: addr_end: 0x4ff3f880[0m
V (7397) cache: M2C DIR[0m
V (7397) spi_master: polling trans done[0m
V (7397) bus_lock: dev 5 released.[0m
D (7407) spi_master: Allocate RX buffer for DMA[0m
V (7407) cache: addr_end: 0x4ff3f880[0m
V (7407) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7407) spi_master: polling trans[0m
V (7407) cache: addr_end: 0x4ff3f880[0m
V (7407) cache: M2C DIR[0m
V (7407) spi_master: polling trans done[0m
V (7407) bus_lock: dev 5 released.[0m
D (7417) spi_master: Allocate RX buffer for DMA[0m
V (7417) cache: addr_end: 0x4ff3f880[0m
V (7417) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7417) spi_master: polling trans[0m
V (7417) cache: addr_end: 0x4ff3f880[0m
V (7417) cache: M2C DIR[0m
V (7417) spi_master: polling trans done[0m
V (7417) bus_lock: dev 5 released.[0m
D (7427) spi_master: Allocate RX buffer for DMA[0m
V (7427) cache: addr_end: 0x4ff3f880[0m
V (7427) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7427) spi_master: polling trans[0m
V (7427) cache: addr_end: 0x4ff3f880[0m
V (7427) cache: M2C DIR[0m
V (7427) spi_master: polling trans done[0m
V (7427) bus_lock: dev 5 released.[0m
D (7437) spi_master: Allocate RX buffer for DMA[0m
V (7437) cache: addr_end: 0x4ff3f880[0m
V (7437) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7437) spi_master: polling trans[0m
V (7437) cache: addr_end: 0x4ff3f880[0m
V (7437) cache: M2C DIR[0m
V (7437) spi_master: polling trans done[0m
V (7437) bus_lock: dev 5 released.[0m
D (7447) spi_master: Allocate RX buffer for DMA[0m
V (7447) cache: addr_end: 0x4ff3f880[0m
V (7447) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7447) spi_master: polling trans[0m
V (7447) cache: addr_end: 0x4ff3f880[0m
V (7447) cache: M2C DIR[0m
V (7447) spi_master: polling trans done[0m
V (7447) bus_lock: dev 5 released.[0m
D (7457) spi_master: Allocate RX buffer for DMA[0m
V (7457) cache: addr_end: 0x4ff3f880[0m
V (7457) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7457) spi_master: polling trans[0m
V (7457) cache: addr_end: 0x4ff3f880[0m
V (7457) cache: M2C DIR[0m
V (7457) spi_master: polling trans done[0m
V (7457) bus_lock: dev 5 released.[0m
D (7467) spi_master: Allocate RX buffer for DMA[0m
V (7467) cache: addr_end: 0x4ff3f880[0m
V (7467) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7467) spi_master: polling trans[0m
V (7467) cache: addr_end: 0x4ff3f880[0m
V (7467) cache: M2C DIR[0m
V (7467) spi_master: polling trans done[0m
V (7467) bus_lock: dev 5 released.[0m
D (7477) spi_master: Allocate RX buffer for DMA[0m
V (7477) cache: addr_end: 0x4ff3f880[0m
V (7477) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7477) spi_master: polling trans[0m
V (7477) cache: addr_end: 0x4ff3f880[0m
V (7477) cache: M2C DIR[0m
V (7477) spi_master: polling trans done[0m
V (7477) bus_lock: dev 5 released.[0m
D (7487) spi_master: Allocate RX buffer for DMA[0m
V (7487) cache: addr_end: 0x4ff3f880[0m
V (7487) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7487) spi_master: polling trans[0m
V (7487) cache: addr_end: 0x4ff3f880[0m
V (7487) cache: M2C DIR[0m
V (7487) spi_master: polling trans done[0m
V (7487) bus_lock: dev 5 released.[0m
D (7497) spi_master: Allocate RX buffer for DMA[0m
V (7497) cache: addr_end: 0x4ff3f880[0m
V (7497) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7497) spi_master: polling trans[0m
V (7497) cache: addr_end: 0x4ff3f880[0m
V (7497) cache: M2C DIR[0m
V (7497) spi_master: polling trans done[0m
V (7497) bus_lock: dev 5 released.[0m
D (7507) spi_master: Allocate RX buffer for DMA[0m
V (7507) cache: addr_end: 0x4ff3f880[0m
V (7507) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7507) spi_master: polling trans[0m
V (7507) cache: addr_end: 0x4ff3f880[0m
V (7507) cache: M2C DIR[0m
V (7507) spi_master: polling trans done[0m
V (7507) bus_lock: dev 5 released.[0m
D (7517) spi_master: Allocate RX buffer for DMA[0m
V (7517) cache: addr_end: 0x4ff3f880[0m
V (7517) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7517) spi_master: polling trans[0m
V (7517) cache: addr_end: 0x4ff3f880[0m
V (7517) cache: M2C DIR[0m
V (7517) spi_master: polling trans done[0m
V (7517) bus_lock: dev 5 released.[0m
D (7527) spi_master: Allocate RX buffer for DMA[0m
V (7527) cache: addr_end: 0x4ff3f880[0m
V (7527) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7527) spi_master: polling trans[0m
V (7527) cache: addr_end: 0x4ff3f880[0m
V (7527) cache: M2C DIR[0m
V (7527) spi_master: polling trans done[0m
V (7527) bus_lock: dev 5 released.[0m
D (7537) spi_master: Allocate RX buffer for DMA[0m
V (7537) cache: addr_end: 0x4ff3f880[0m
V (7537) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7537) spi_master: polling trans[0m
V (7537) cache: addr_end: 0x4ff3f880[0m
V (7537) cache: M2C DIR[0m
V (7537) spi_master: polling trans done[0m
V (7537) bus_lock: dev 5 released.[0m
D (7547) spi_master: Allocate RX buffer for DMA[0m
V (7547) cache: addr_end: 0x4ff3f880[0m
V (7547) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7547) spi_master: polling trans[0m
V (7547) cache: addr_end: 0x4ff3f880[0m
V (7547) cache: M2C DIR[0m
V (7547) spi_master: polling trans done[0m
V (7547) bus_lock: dev 5 released.[0m
D (7557) spi_master: Allocate RX buffer for DMA[0m
V (7557) cache: addr_end: 0x4ff3f880[0m
V (7557) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7557) spi_master: polling trans[0m
V (7557) cache: addr_end: 0x4ff3f880[0m
V (7557) cache: M2C DIR[0m
V (7557) spi_master: polling trans done[0m
V (7557) bus_lock: dev 5 released.[0m
D (7567) spi_master: Allocate RX buffer for DMA[0m
V (7567) cache: addr_end: 0x4ff3f880[0m
V (7567) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7567) spi_master: polling trans[0m
V (7567) cache: addr_end: 0x4ff3f880[0m
V (7567) cache: M2C DIR[0m
V (7567) spi_master: polling trans done[0m
V (7567) bus_lock: dev 5 released.[0m
D (7577) spi_master: Allocate RX buffer for DMA[0m
V (7577) cache: addr_end: 0x4ff3f880[0m
V (7577) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7577) spi_master: polling trans[0m
V (7577) cache: addr_end: 0x4ff3f880[0m
V (7577) cache: M2C DIR[0m
V (7577) spi_master: polling trans done[0m
V (7577) bus_lock: dev 5 released.[0m
D (7587) spi_master: Allocate RX buffer for DMA[0m
V (7587) cache: addr_end: 0x4ff3f880[0m
V (7587) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7587) spi_master: polling trans[0m
V (7587) cache: addr_end: 0x4ff3f880[0m
V (7587) cache: M2C DIR[0m
V (7587) spi_master: polling trans done[0m
V (7587) bus_lock: dev 5 released.[0m
D (7597) spi_master: Allocate RX buffer for DMA[0m
V (7597) cache: addr_end: 0x4ff3f880[0m
V (7597) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7597) spi_master: polling trans[0m
V (7597) cache: addr_end: 0x4ff3f880[0m
V (7597) cache: M2C DIR[0m
V (7597) spi_master: polling trans done[0m
V (7597) bus_lock: dev 5 released.[0m
D (7607) spi_master: Allocate RX buffer for DMA[0m
V (7607) cache: addr_end: 0x4ff3f880[0m
V (7607) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7607) spi_master: polling trans[0m
V (7607) cache: addr_end: 0x4ff3f880[0m
V (7607) cache: M2C DIR[0m
V (7607) spi_master: polling trans done[0m
V (7607) bus_lock: dev 5 released.[0m
D (7617) spi_master: Allocate RX buffer for DMA[0m
V (7617) cache: addr_end: 0x4ff3f880[0m
V (7617) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7617) spi_master: polling trans[0m
V (7617) cache: addr_end: 0x4ff3f880[0m
V (7617) cache: M2C DIR[0m
V (7617) spi_master: polling trans done[0m
V (7617) bus_lock: dev 5 released.[0m
D (7627) spi_master: Allocate RX buffer for DMA[0m
V (7627) cache: addr_end: 0x4ff3f880[0m
V (7627) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7627) spi_master: polling trans[0m
V (7627) cache: addr_end: 0x4ff3f880[0m
V (7627) cache: M2C DIR[0m
V (7627) spi_master: polling trans done[0m
V (7627) bus_lock: dev 5 released.[0m
D (7637) spi_master: Allocate RX buffer for DMA[0m
V (7637) cache: addr_end: 0x4ff3f880[0m
V (7637) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7637) spi_master: polling trans[0m
V (7637) cache: addr_end: 0x4ff3f880[0m
V (7637) cache: M2C DIR[0m
V (7637) spi_master: polling trans done[0m
V (7637) bus_lock: dev 5 released.[0m
D (7647) spi_master: Allocate RX buffer for DMA[0m
V (7647) cache: addr_end: 0x4ff3f880[0m
V (7647) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7647) spi_master: polling trans[0m
V (7647) cache: addr_end: 0x4ff3f880[0m
V (7647) cache: M2C DIR[0m
V (7647) spi_master: polling trans done[0m
V (7647) bus_lock: dev 5 released.[0m
D (7657) spi_master: Allocate RX buffer for DMA[0m
V (7657) cache: addr_end: 0x4ff3f880[0m
V (7657) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7657) spi_master: polling trans[0m
V (7657) cache: addr_end: 0x4ff3f880[0m
V (7657) cache: M2C DIR[0m
V (7657) spi_master: polling trans done[0m
V (7657) bus_lock: dev 5 released.[0m
D (7667) spi_master: Allocate RX buffer for DMA[0m
V (7667) cache: addr_end: 0x4ff3f880[0m
V (7667) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7667) spi_master: polling trans[0m
V (7667) cache: addr_end: 0x4ff3f880[0m
V (7667) cache: M2C DIR[0m
V (7667) spi_master: polling trans done[0m
V (7667) bus_lock: dev 5 released.[0m
D (7677) spi_master: Allocate RX buffer for DMA[0m
V (7677) cache: addr_end: 0x4ff3f880[0m
V (7677) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7677) spi_master: polling trans[0m
V (7677) cache: addr_end: 0x4ff3f880[0m
V (7677) cache: M2C DIR[0m
V (7677) spi_master: polling trans done[0m
V (7677) bus_lock: dev 5 released.[0m
D (7687) spi_master: Allocate RX buffer for DMA[0m
V (7687) cache: addr_end: 0x4ff3f880[0m
V (7687) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7687) spi_master: polling trans[0m
V (7687) cache: addr_end: 0x4ff3f880[0m
V (7687) cache: M2C DIR[0m
V (7687) spi_master: polling trans done[0m
V (7687) bus_lock: dev 5 released.[0m
D (7697) spi_master: Allocate RX buffer for DMA[0m
V (7697) cache: addr_end: 0x4ff3f880[0m
V (7697) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7697) spi_master: polling trans[0m
V (7697) cache: addr_end: 0x4ff3f880[0m
V (7697) cache: M2C DIR[0m
V (7697) spi_master: polling trans done[0m
V (7697) bus_lock: dev 5 released.[0m
D (7707) spi_master: Allocate RX buffer for DMA[0m
V (7707) cache: addr_end: 0x4ff3f880[0m
V (7707) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7707) spi_master: polling trans[0m
V (7707) cache: addr_end: 0x4ff3f880[0m
V (7707) cache: M2C DIR[0m
V (7707) spi_master: polling trans done[0m
V (7707) bus_lock: dev 5 released.[0m
D (7717) spi_master: Allocate RX buffer for DMA[0m
V (7717) cache: addr_end: 0x4ff3f880[0m
V (7717) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7717) spi_master: polling trans[0m
V (7717) cache: addr_end: 0x4ff3f880[0m
V (7717) cache: M2C DIR[0m
V (7717) spi_master: polling trans done[0m
V (7717) bus_lock: dev 5 released.[0m
D (7727) spi_master: Allocate RX buffer for DMA[0m
V (7727) cache: addr_end: 0x4ff3f880[0m
V (7727) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7727) spi_master: polling trans[0m
V (7727) cache: addr_end: 0x4ff3f880[0m
V (7727) cache: M2C DIR[0m
V (7727) spi_master: polling trans done[0m
V (7727) bus_lock: dev 5 released.[0m
D (7737) spi_master: Allocate RX buffer for DMA[0m
V (7737) cache: addr_end: 0x4ff3f880[0m
V (7737) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7737) spi_master: polling trans[0m
V (7737) cache: addr_end: 0x4ff3f880[0m
V (7737) cache: M2C DIR[0m
V (7737) spi_master: polling trans done[0m
V (7737) bus_lock: dev 5 released.[0m
D (7747) spi_master: Allocate RX buffer for DMA[0m
V (7747) cache: addr_end: 0x4ff3f880[0m
V (7747) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7747) spi_master: polling trans[0m
V (7747) cache: addr_end: 0x4ff3f880[0m
V (7747) cache: M2C DIR[0m
V (7747) spi_master: polling trans done[0m
V (7747) bus_lock: dev 5 released.[0m
D (7757) spi_master: Allocate RX buffer for DMA[0m
V (7757) cache: addr_end: 0x4ff3f880[0m
V (7757) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7757) spi_master: polling trans[0m
V (7757) cache: addr_end: 0x4ff3f880[0m
V (7757) cache: M2C DIR[0m
V (7757) spi_master: polling trans done[0m
V (7757) bus_lock: dev 5 released.[0m
D (7767) spi_master: Allocate RX buffer for DMA[0m
V (7767) cache: addr_end: 0x4ff3f880[0m
V (7767) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7767) spi_master: polling trans[0m
V (7767) cache: addr_end: 0x4ff3f880[0m
V (7767) cache: M2C DIR[0m
V (7767) spi_master: polling trans done[0m
V (7767) bus_lock: dev 5 released.[0m
D (7777) spi_master: Allocate RX buffer for DMA[0m
V (7777) cache: addr_end: 0x4ff3f880[0m
V (7777) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7777) spi_master: polling trans[0m
V (7777) cache: addr_end: 0x4ff3f880[0m
V (7777) cache: M2C DIR[0m
V (7777) spi_master: polling trans done[0m
V (7777) bus_lock: dev 5 released.[0m
D (7787) spi_master: Allocate RX buffer for DMA[0m
V (7787) cache: addr_end: 0x4ff3f880[0m
V (7787) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7787) spi_master: polling trans[0m
V (7787) cache: addr_end: 0x4ff3f880[0m
V (7787) cache: M2C DIR[0m
V (7787) spi_master: polling trans done[0m
V (7787) bus_lock: dev 5 released.[0m
D (7797) spi_master: Allocate RX buffer for DMA[0m
V (7797) cache: addr_end: 0x4ff3f880[0m
V (7797) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7797) spi_master: polling trans[0m
V (7797) cache: addr_end: 0x4ff3f880[0m
V (7797) cache: M2C DIR[0m
V (7797) spi_master: polling trans done[0m
V (7797) bus_lock: dev 5 released.[0m
D (7807) spi_master: Allocate RX buffer for DMA[0m
V (7807) cache: addr_end: 0x4ff3f880[0m
V (7807) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7807) spi_master: polling trans[0m
V (7807) cache: addr_end: 0x4ff3f880[0m
V (7807) cache: M2C DIR[0m
V (7807) spi_master: polling trans done[0m
V (7807) bus_lock: dev 5 released.[0m
D (7817) spi_master: Allocate RX buffer for DMA[0m
V (7817) cache: addr_end: 0x4ff3f880[0m
V (7817) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7817) spi_master: polling trans[0m
V (7817) cache: addr_end: 0x4ff3f880[0m
V (7817) cache: M2C DIR[0m
V (7817) spi_master: polling trans done[0m
V (7817) bus_lock: dev 5 released.[0m
D (7827) spi_master: Allocate RX buffer for DMA[0m
V (7827) cache: addr_end: 0x4ff3f880[0m
V (7827) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7827) spi_master: polling trans[0m
V (7827) cache: addr_end: 0x4ff3f880[0m
V (7827) cache: M2C DIR[0m
V (7827) spi_master: polling trans done[0m
V (7827) bus_lock: dev 5 released.[0m
D (7837) spi_master: Allocate RX buffer for DMA[0m
V (7837) cache: addr_end: 0x4ff3f880[0m
V (7837) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7837) spi_master: polling trans[0m
V (7837) cache: addr_end: 0x4ff3f880[0m
V (7837) cache: M2C DIR[0m
V (7837) spi_master: polling trans done[0m
V (7837) bus_lock: dev 5 released.[0m
D (7947) spi_master: Allocate TX buffer for DMA[0m
V (7947) cache: addr_end: 0x4ff3f880[0m
V (7947) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (7947) spi_master: polling trans[0m
V (7947) spi_master: polling trans done[0m
V (7947) bus_lock: dev 5 released.[0m
D (7947) spi_master: Allocate RX buffer for DMA[0m
V (7947) cache: addr_end: 0x4ff3f880[0m
V (7947) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7947) spi_master: polling trans[0m
V (7947) cache: addr_end: 0x4ff3f880[0m
V (7947) cache: M2C DIR[0m
V (7947) spi_master: polling trans done[0m
V (7947) bus_lock: dev 5 released.[0m
D (7947) spi_master: Allocate RX buffer for DMA[0m
V (7947) cache: addr_end: 0x4ff3f880[0m
V (7947) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7947) spi_master: polling trans[0m
V (7947) cache: addr_end: 0x4ff3f880[0m
V (7947) cache: M2C DIR[0m
V (7947) spi_master: polling trans done[0m
V (7947) bus_lock: dev 5 released.[0m
D (7947) spi_master: Allocate RX buffer for DMA[0m
V (7947) cache: addr_end: 0x4ff3f880[0m
V (7947) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7947) spi_master: polling trans[0m
V (7947) cache: addr_end: 0x4ff3f880[0m
V (7947) cache: M2C DIR[0m
V (7947) spi_master: polling trans done[0m
V (7947) bus_lock: dev 5 released.[0m
D (7947) spi_master: Allocate RX buffer for DMA[0m
V (7947) cache: addr_end: 0x4ff3f880[0m
V (7947) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7947) spi_master: polling trans[0m
V (7947) cache: addr_end: 0x4ff3f880[0m
V (7947) cache: M2C DIR[0m
V (7947) spi_master: polling trans done[0m
V (7947) bus_lock: dev 5 released.[0m
D (7957) spi_master: Allocate RX buffer for DMA[0m
V (7957) cache: addr_end: 0x4ff3f880[0m
V (7957) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7957) spi_master: polling trans[0m
V (7957) cache: addr_end: 0x4ff3f880[0m
V (7957) cache: M2C DIR[0m
V (7957) spi_master: polling trans done[0m
V (7957) bus_lock: dev 5 released.[0m
D (7967) spi_master: Allocate RX buffer for DMA[0m
V (7967) cache: addr_end: 0x4ff3f880[0m
V (7967) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7967) spi_master: polling trans[0m
V (7967) cache: addr_end: 0x4ff3f880[0m
V (7967) cache: M2C DIR[0m
V (7967) spi_master: polling trans done[0m
V (7967) bus_lock: dev 5 released.[0m
D (7977) spi_master: Allocate RX buffer for DMA[0m
V (7977) cache: addr_end: 0x4ff3f880[0m
V (7977) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7977) spi_master: polling trans[0m
V (7977) cache: addr_end: 0x4ff3f880[0m
V (7977) cache: M2C DIR[0m
V (7977) spi_master: polling trans done[0m
V (7977) bus_lock: dev 5 released.[0m
D (7987) spi_master: Allocate RX buffer for DMA[0m
V (7987) cache: addr_end: 0x4ff3f880[0m
V (7987) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7987) spi_master: polling trans[0m
V (7987) cache: addr_end: 0x4ff3f880[0m
V (7987) cache: M2C DIR[0m
V (7987) spi_master: polling trans done[0m
V (7987) bus_lock: dev 5 released.[0m
D (7997) spi_master: Allocate RX buffer for DMA[0m
V (7997) cache: addr_end: 0x4ff3f880[0m
V (7997) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (7997) spi_master: polling trans[0m
V (7997) cache: addr_end: 0x4ff3f880[0m
V (7997) cache: M2C DIR[0m
V (7997) spi_master: polling trans done[0m
V (7997) bus_lock: dev 5 released.[0m
D (8007) spi_master: Allocate RX buffer for DMA[0m
V (8007) cache: addr_end: 0x4ff3f880[0m
V (8007) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8007) spi_master: polling trans[0m
V (8007) cache: addr_end: 0x4ff3f880[0m
V (8007) cache: M2C DIR[0m
V (8007) spi_master: polling trans done[0m
V (8007) bus_lock: dev 5 released.[0m
D (8017) spi_master: Allocate RX buffer for DMA[0m
V (8017) cache: addr_end: 0x4ff3f880[0m
V (8017) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8017) spi_master: polling trans[0m
V (8017) cache: addr_end: 0x4ff3f880[0m
V (8017) cache: M2C DIR[0m
V (8017) spi_master: polling trans done[0m
V (8017) bus_lock: dev 5 released.[0m
D (8027) spi_master: Allocate RX buffer for DMA[0m
V (8027) cache: addr_end: 0x4ff3f880[0m
V (8027) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8027) spi_master: polling trans[0m
V (8027) cache: addr_end: 0x4ff3f880[0m
V (8027) cache: M2C DIR[0m
V (8027) spi_master: polling trans done[0m
V (8027) bus_lock: dev 5 released.[0m
D (8037) spi_master: Allocate RX buffer for DMA[0m
V (8037) cache: addr_end: 0x4ff3f880[0m
V (8037) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8037) spi_master: polling trans[0m
V (8037) cache: addr_end: 0x4ff3f880[0m
V (8037) cache: M2C DIR[0m
V (8037) spi_master: polling trans done[0m
V (8037) bus_lock: dev 5 released.[0m
D (8047) spi_master: Allocate RX buffer for DMA[0m
V (8047) cache: addr_end: 0x4ff344c0[0m
V (8047) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8047) spi_master: polling trans[0m
V (8047) cache: addr_end: 0x4ff344c0[0m
V (8047) cache: M2C DIR[0m
V (8047) spi_master: polling trans done[0m
V (8047) bus_lock: dev 5 released.[0m
D (8057) spi_master: Allocate RX buffer for DMA[0m
V (8057) cache: addr_end: 0x4ff344c0[0m
V (8057) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8057) spi_master: polling trans[0m
V (8057) cache: addr_end: 0x4ff344c0[0m
V (8057) cache: M2C DIR[0m
V (8057) spi_master: polling trans done[0m
V (8057) bus_lock: dev 5 released.[0m
D (8067) spi_master: Allocate RX buffer for DMA[0m
V (8067) cache: addr_end: 0x4ff344c0[0m
V (8067) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8067) spi_master: polling trans[0m
V (8067) cache: addr_end: 0x4ff344c0[0m
V (8067) cache: M2C DIR[0m
V (8067) spi_master: polling trans done[0m
V (8067) bus_lock: dev 5 released.[0m
D (8077) spi_master: Allocate RX buffer for DMA[0m
V (8077) cache: addr_end: 0x4ff344c0[0m
V (8077) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8077) spi_master: polling trans[0m
V (8077) cache: addr_end: 0x4ff344c0[0m
V (8077) cache: M2C DIR[0m
V (8077) spi_master: polling trans done[0m
V (8077) bus_lock: dev 5 released.[0m
D (8087) spi_master: Allocate RX buffer for DMA[0m
V (8087) cache: addr_end: 0x4ff344c0[0m
V (8087) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8087) spi_master: polling trans[0m
V (8087) cache: addr_end: 0x4ff344c0[0m
V (8087) cache: M2C DIR[0m
V (8087) spi_master: polling trans done[0m
V (8087) bus_lock: dev 5 released.[0m
D (8097) spi_master: Allocate RX buffer for DMA[0m
V (8097) cache: addr_end: 0x4ff344c0[0m
V (8097) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8097) spi_master: polling trans[0m
V (8097) cache: addr_end: 0x4ff344c0[0m
V (8097) cache: M2C DIR[0m
V (8097) spi_master: polling trans done[0m
V (8097) bus_lock: dev 5 released.[0m
D (8107) spi_master: Allocate RX buffer for DMA[0m
V (8107) cache: addr_end: 0x4ff344c0[0m
V (8107) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8107) spi_master: polling trans[0m
V (8107) cache: addr_end: 0x4ff344c0[0m
V (8107) cache: M2C DIR[0m
V (8107) spi_master: polling trans done[0m
V (8107) bus_lock: dev 5 released.[0m
D (8117) spi_master: Allocate RX buffer for DMA[0m
V (8117) cache: addr_end: 0x4ff344c0[0m
V (8117) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8117) spi_master: polling trans[0m
V (8117) cache: addr_end: 0x4ff344c0[0m
V (8117) cache: M2C DIR[0m
V (8117) spi_master: polling trans done[0m
V (8117) bus_lock: dev 5 released.[0m
D (8127) spi_master: Allocate RX buffer for DMA[0m
V (8127) cache: addr_end: 0x4ff344c0[0m
V (8127) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8127) spi_master: polling trans[0m
V (8127) cache: addr_end: 0x4ff344c0[0m
V (8127) cache: M2C DIR[0m
V (8127) spi_master: polling trans done[0m
V (8127) bus_lock: dev 5 released.[0m
D (8137) spi_master: Allocate RX buffer for DMA[0m
V (8137) cache: addr_end: 0x4ff344c0[0m
V (8137) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8137) spi_master: polling trans[0m
V (8137) cache: addr_end: 0x4ff344c0[0m
V (8137) cache: M2C DIR[0m
V (8137) spi_master: polling trans done[0m
V (8137) bus_lock: dev 5 released.[0m
D (8147) spi_master: Allocate RX buffer for DMA[0m
V (8147) cache: addr_end: 0x4ff344c0[0m
V (8147) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8147) spi_master: polling trans[0m
V (8147) cache: addr_end: 0x4ff344c0[0m
V (8147) cache: M2C DIR[0m
V (8147) spi_master: polling trans done[0m
V (8147) bus_lock: dev 5 released.[0m
D (8157) spi_master: Allocate RX buffer for DMA[0m
V (8157) cache: addr_end: 0x4ff344c0[0m
V (8157) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8157) spi_master: polling trans[0m
V (8157) cache: addr_end: 0x4ff344c0[0m
V (8157) cache: M2C DIR[0m
V (8157) spi_master: polling trans done[0m
V (8157) bus_lock: dev 5 released.[0m
D (8167) spi_master: Allocate RX buffer for DMA[0m
V (8167) cache: addr_end: 0x4ff344c0[0m
V (8167) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8167) spi_master: polling trans[0m
V (8167) cache: addr_end: 0x4ff344c0[0m
V (8167) cache: M2C DIR[0m
V (8167) spi_master: polling trans done[0m
V (8167) bus_lock: dev 5 released.[0m
D (8177) spi_master: Allocate RX buffer for DMA[0m
V (8177) cache: addr_end: 0x4ff344c0[0m
V (8177) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8177) spi_master: polling trans[0m
V (8177) cache: addr_end: 0x4ff344c0[0m
V (8177) cache: M2C DIR[0m
V (8177) spi_master: polling trans done[0m
V (8177) bus_lock: dev 5 released.[0m
D (8187) spi_master: Allocate RX buffer for DMA[0m
V (8187) cache: addr_end: 0x4ff344c0[0m
V (8187) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8187) spi_master: polling trans[0m
V (8187) cache: addr_end: 0x4ff344c0[0m
V (8187) cache: M2C DIR[0m
V (8187) spi_master: polling trans done[0m
V (8187) bus_lock: dev 5 released.[0m
D (8197) spi_master: Allocate RX buffer for DMA[0m
V (8197) cache: addr_end: 0x4ff344c0[0m
V (8197) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8197) spi_master: polling trans[0m
V (8197) cache: addr_end: 0x4ff344c0[0m
V (8197) cache: M2C DIR[0m
V (8197) spi_master: polling trans done[0m
V (8197) bus_lock: dev 5 released.[0m
D (8207) spi_master: Allocate RX buffer for DMA[0m
V (8207) cache: addr_end: 0x4ff344c0[0m
V (8207) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8207) spi_master: polling trans[0m
V (8207) cache: addr_end: 0x4ff344c0[0m
V (8207) cache: M2C DIR[0m
V (8207) spi_master: polling trans done[0m
V (8207) bus_lock: dev 5 released.[0m
D (8217) spi_master: Allocate RX buffer for DMA[0m
V (8217) cache: addr_end: 0x4ff344c0[0m
V (8217) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8217) spi_master: polling trans[0m
V (8217) cache: addr_end: 0x4ff344c0[0m
V (8217) cache: M2C DIR[0m
V (8217) spi_master: polling trans done[0m
V (8217) bus_lock: dev 5 released.[0m
D (8227) spi_master: Allocate RX buffer for DMA[0m
V (8227) cache: addr_end: 0x4ff344c0[0m
V (8227) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8227) spi_master: polling trans[0m
V (8227) cache: addr_end: 0x4ff344c0[0m
V (8227) cache: M2C DIR[0m
V (8227) spi_master: polling trans done[0m
V (8227) bus_lock: dev 5 released.[0m
D (8237) spi_master: Allocate RX buffer for DMA[0m
V (8237) cache: addr_end: 0x4ff344c0[0m
V (8237) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8237) spi_master: polling trans[0m
V (8237) cache: addr_end: 0x4ff344c0[0m
V (8237) cache: M2C DIR[0m
V (8237) spi_master: polling trans done[0m
V (8237) bus_lock: dev 5 released.[0m
D (8247) spi_master: Allocate RX buffer for DMA[0m
V (8247) cache: addr_end: 0x4ff344c0[0m
V (8247) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8247) spi_master: polling trans[0m
V (8247) cache: addr_end: 0x4ff344c0[0m
V (8247) cache: M2C DIR[0m
V (8247) spi_master: polling trans done[0m
V (8247) bus_lock: dev 5 released.[0m
D (8257) spi_master: Allocate RX buffer for DMA[0m
V (8257) cache: addr_end: 0x4ff344c0[0m
V (8257) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8257) spi_master: polling trans[0m
V (8257) cache: addr_end: 0x4ff344c0[0m
V (8257) cache: M2C DIR[0m
V (8257) spi_master: polling trans done[0m
V (8257) bus_lock: dev 5 released.[0m
D (8267) spi_master: Allocate RX buffer for DMA[0m
V (8267) cache: addr_end: 0x4ff344c0[0m
V (8267) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8267) spi_master: polling trans[0m
V (8267) cache: addr_end: 0x4ff344c0[0m
V (8267) cache: M2C DIR[0m
V (8267) spi_master: polling trans done[0m
V (8267) bus_lock: dev 5 released.[0m
D (8277) spi_master: Allocate RX buffer for DMA[0m
V (8277) cache: addr_end: 0x4ff344c0[0m
V (8277) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8277) spi_master: polling trans[0m
V (8277) cache: addr_end: 0x4ff344c0[0m
V (8277) cache: M2C DIR[0m
V (8277) spi_master: polling trans done[0m
V (8277) bus_lock: dev 5 released.[0m
D (8287) spi_master: Allocate RX buffer for DMA[0m
V (8287) cache: addr_end: 0x4ff344c0[0m
V (8287) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8287) spi_master: polling trans[0m
V (8287) cache: addr_end: 0x4ff344c0[0m
V (8287) cache: M2C DIR[0m
V (8287) spi_master: polling trans done[0m
V (8287) bus_lock: dev 5 released.[0m
D (8297) spi_master: Allocate RX buffer for DMA[0m
V (8297) cache: addr_end: 0x4ff344c0[0m
V (8297) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8297) spi_master: polling trans[0m
V (8297) cache: addr_end: 0x4ff344c0[0m
V (8297) cache: M2C DIR[0m
V (8297) spi_master: polling trans done[0m
V (8297) bus_lock: dev 5 released.[0m
D (8307) spi_master: Allocate RX buffer for DMA[0m
V (8307) cache: addr_end: 0x4ff344c0[0m
V (8307) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8307) spi_master: polling trans[0m
V (8307) cache: addr_end: 0x4ff344c0[0m
V (8307) cache: M2C DIR[0m
V (8307) spi_master: polling trans done[0m
V (8307) bus_lock: dev 5 released.[0m
D (8317) spi_master: Allocate RX buffer for DMA[0m
V (8317) cache: addr_end: 0x4ff344c0[0m
V (8317) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8317) spi_master: polling trans[0m
V (8317) cache: addr_end: 0x4ff344c0[0m
V (8317) cache: M2C DIR[0m
V (8317) spi_master: polling trans done[0m
V (8317) bus_lock: dev 5 released.[0m
D (8327) spi_master: Allocate RX buffer for DMA[0m
V (8327) cache: addr_end: 0x4ff344c0[0m
V (8327) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8327) spi_master: polling trans[0m
V (8327) cache: addr_end: 0x4ff344c0[0m
V (8327) cache: M2C DIR[0m
V (8327) spi_master: polling trans done[0m
V (8327) bus_lock: dev 5 released.[0m
D (8337) spi_master: Allocate RX buffer for DMA[0m
V (8337) cache: addr_end: 0x4ff344c0[0m
V (8337) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8337) spi_master: polling trans[0m
V (8337) cache: addr_end: 0x4ff344c0[0m
V (8337) cache: M2C DIR[0m
V (8337) spi_master: polling trans done[0m
V (8337) bus_lock: dev 5 released.[0m
D (8347) spi_master: Allocate RX buffer for DMA[0m
V (8347) cache: addr_end: 0x4ff344c0[0m
V (8347) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8347) spi_master: polling trans[0m
V (8347) cache: addr_end: 0x4ff344c0[0m
V (8347) cache: M2C DIR[0m
V (8347) spi_master: polling trans done[0m
V (8347) bus_lock: dev 5 released.[0m
D (8357) spi_master: Allocate RX buffer for DMA[0m
V (8357) cache: addr_end: 0x4ff344c0[0m
V (8357) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8357) spi_master: polling trans[0m
V (8357) cache: addr_end: 0x4ff344c0[0m
V (8357) cache: M2C DIR[0m
V (8357) spi_master: polling trans done[0m
V (8357) bus_lock: dev 5 released.[0m
D (8367) spi_master: Allocate RX buffer for DMA[0m
V (8367) cache: addr_end: 0x4ff344c0[0m
V (8367) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8367) spi_master: polling trans[0m
V (8367) cache: addr_end: 0x4ff344c0[0m
V (8367) cache: M2C DIR[0m
V (8367) spi_master: polling trans done[0m
V (8367) bus_lock: dev 5 released.[0m
D (8377) spi_master: Allocate RX buffer for DMA[0m
V (8377) cache: addr_end: 0x4ff344c0[0m
V (8377) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8377) spi_master: polling trans[0m
V (8377) cache: addr_end: 0x4ff344c0[0m
V (8377) cache: M2C DIR[0m
V (8377) spi_master: polling trans done[0m
V (8377) bus_lock: dev 5 released.[0m
D (8387) spi_master: Allocate RX buffer for DMA[0m
V (8387) cache: addr_end: 0x4ff344c0[0m
V (8387) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8387) spi_master: polling trans[0m
V (8387) cache: addr_end: 0x4ff344c0[0m
V (8387) cache: M2C DIR[0m
V (8387) spi_master: polling trans done[0m
V (8387) bus_lock: dev 5 released.[0m
D (8397) spi_master: Allocate RX buffer for DMA[0m
V (8397) cache: addr_end: 0x4ff344c0[0m
V (8397) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8397) spi_master: polling trans[0m
V (8397) cache: addr_end: 0x4ff344c0[0m
V (8397) cache: M2C DIR[0m
V (8397) spi_master: polling trans done[0m
V (8397) bus_lock: dev 5 released.[0m
D (8407) spi_master: Allocate RX buffer for DMA[0m
V (8407) cache: addr_end: 0x4ff344c0[0m
V (8407) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8407) spi_master: polling trans[0m
V (8407) cache: addr_end: 0x4ff344c0[0m
V (8407) cache: M2C DIR[0m
V (8407) spi_master: polling trans done[0m
V (8407) bus_lock: dev 5 released.[0m
D (8417) spi_master: Allocate RX buffer for DMA[0m
V (8417) cache: addr_end: 0x4ff344c0[0m
V (8417) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8417) spi_master: polling trans[0m
V (8417) cache: addr_end: 0x4ff344c0[0m
V (8417) cache: M2C DIR[0m
V (8417) spi_master: polling trans done[0m
V (8417) bus_lock: dev 5 released.[0m
D (8427) spi_master: Allocate RX buffer for DMA[0m
V (8427) cache: addr_end: 0x4ff344c0[0m
V (8427) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8427) spi_master: polling trans[0m
V (8427) cache: addr_end: 0x4ff344c0[0m
V (8427) cache: M2C DIR[0m
V (8427) spi_master: polling trans done[0m
V (8427) bus_lock: dev 5 released.[0m
D (8437) spi_master: Allocate RX buffer for DMA[0m
V (8437) cache: addr_end: 0x4ff344c0[0m
V (8437) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8437) spi_master: polling trans[0m
V (8437) cache: addr_end: 0x4ff344c0[0m
V (8437) cache: M2C DIR[0m
V (8437) spi_master: polling trans done[0m
V (8437) bus_lock: dev 5 released.[0m
D (8447) spi_master: Allocate RX buffer for DMA[0m
V (8447) cache: addr_end: 0x4ff344c0[0m
V (8447) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8447) spi_master: polling trans[0m
V (8447) cache: addr_end: 0x4ff344c0[0m
V (8447) cache: M2C DIR[0m
V (8447) spi_master: polling trans done[0m
V (8447) bus_lock: dev 5 released.[0m
D (8457) spi_master: Allocate RX buffer for DMA[0m
V (8457) cache: addr_end: 0x4ff344c0[0m
V (8457) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8457) spi_master: polling trans[0m
V (8457) cache: addr_end: 0x4ff344c0[0m
V (8457) cache: M2C DIR[0m
V (8457) spi_master: polling trans done[0m
V (8457) bus_lock: dev 5 released.[0m
D (8467) spi_master: Allocate RX buffer for DMA[0m
V (8467) cache: addr_end: 0x4ff344c0[0m
V (8467) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8467) spi_master: polling trans[0m
V (8467) cache: addr_end: 0x4ff344c0[0m
V (8467) cache: M2C DIR[0m
V (8467) spi_master: polling trans done[0m
V (8467) bus_lock: dev 5 released.[0m
D (8477) spi_master: Allocate RX buffer for DMA[0m
V (8477) cache: addr_end: 0x4ff344c0[0m
V (8477) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8477) spi_master: polling trans[0m
V (8477) cache: addr_end: 0x4ff344c0[0m
V (8477) cache: M2C DIR[0m
V (8477) spi_master: polling trans done[0m
V (8477) bus_lock: dev 5 released.[0m
D (8487) spi_master: Allocate RX buffer for DMA[0m
V (8487) cache: addr_end: 0x4ff344c0[0m
V (8487) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8487) spi_master: polling trans[0m
V (8487) cache: addr_end: 0x4ff344c0[0m
V (8487) cache: M2C DIR[0m
V (8487) spi_master: polling trans done[0m
V (8487) bus_lock: dev 5 released.[0m
D (8497) spi_master: Allocate RX buffer for DMA[0m
V (8497) cache: addr_end: 0x4ff344c0[0m
V (8497) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8497) spi_master: polling trans[0m
V (8497) cache: addr_end: 0x4ff344c0[0m
V (8497) cache: M2C DIR[0m
V (8497) spi_master: polling trans done[0m
V (8497) bus_lock: dev 5 released.[0m
D (8507) spi_master: Allocate RX buffer for DMA[0m
V (8507) cache: addr_end: 0x4ff344c0[0m
V (8507) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8507) spi_master: polling trans[0m
V (8507) cache: addr_end: 0x4ff344c0[0m
V (8507) cache: M2C DIR[0m
V (8507) spi_master: polling trans done[0m
V (8507) bus_lock: dev 5 released.[0m
D (8517) spi_master: Allocate RX buffer for DMA[0m
V (8517) cache: addr_end: 0x4ff344c0[0m
V (8517) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8517) spi_master: polling trans[0m
V (8517) cache: addr_end: 0x4ff344c0[0m
V (8517) cache: M2C DIR[0m
V (8517) spi_master: polling trans done[0m
V (8517) bus_lock: dev 5 released.[0m
D (8527) spi_master: Allocate RX buffer for DMA[0m
V (8527) cache: addr_end: 0x4ff344c0[0m
V (8527) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8527) spi_master: polling trans[0m
V (8527) cache: addr_end: 0x4ff344c0[0m
V (8527) cache: M2C DIR[0m
V (8527) spi_master: polling trans done[0m
V (8527) bus_lock: dev 5 released.[0m
D (8537) spi_master: Allocate RX buffer for DMA[0m
V (8537) cache: addr_end: 0x4ff344c0[0m
V (8537) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8537) spi_master: polling trans[0m
V (8537) cache: addr_end: 0x4ff344c0[0m
V (8537) cache: M2C DIR[0m
V (8537) spi_master: polling trans done[0m
V (8537) bus_lock: dev 5 released.[0m
D (8547) spi_master: Allocate RX buffer for DMA[0m
V (8547) cache: addr_end: 0x4ff344c0[0m
V (8547) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8547) spi_master: polling trans[0m
V (8547) cache: addr_end: 0x4ff344c0[0m
V (8547) cache: M2C DIR[0m
V (8547) spi_master: polling trans done[0m
V (8547) bus_lock: dev 5 released.[0m
D (8557) spi_master: Allocate RX buffer for DMA[0m
V (8557) cache: addr_end: 0x4ff344c0[0m
V (8557) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8557) spi_master: polling trans[0m
V (8557) cache: addr_end: 0x4ff344c0[0m
V (8557) cache: M2C DIR[0m
V (8557) spi_master: polling trans done[0m
V (8557) bus_lock: dev 5 released.[0m
D (8567) spi_master: Allocate RX buffer for DMA[0m
V (8567) cache: addr_end: 0x4ff344c0[0m
V (8567) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8567) spi_master: polling trans[0m
V (8567) cache: addr_end: 0x4ff344c0[0m
V (8567) cache: M2C DIR[0m
V (8567) spi_master: polling trans done[0m
V (8567) bus_lock: dev 5 released.[0m
D (8577) spi_master: Allocate RX buffer for DMA[0m
V (8577) cache: addr_end: 0x4ff344c0[0m
V (8577) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8577) spi_master: polling trans[0m
V (8577) cache: addr_end: 0x4ff344c0[0m
V (8577) cache: M2C DIR[0m
V (8577) spi_master: polling trans done[0m
V (8577) bus_lock: dev 5 released.[0m
D (8587) spi_master: Allocate RX buffer for DMA[0m
V (8587) cache: addr_end: 0x4ff344c0[0m
V (8587) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8587) spi_master: polling trans[0m
V (8587) cache: addr_end: 0x4ff344c0[0m
V (8587) cache: M2C DIR[0m
V (8587) spi_master: polling trans done[0m
V (8587) bus_lock: dev 5 released.[0m
D (8597) spi_master: Allocate RX buffer for DMA[0m
V (8597) cache: addr_end: 0x4ff344c0[0m
V (8597) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8597) spi_master: polling trans[0m
V (8597) cache: addr_end: 0x4ff344c0[0m
V (8597) cache: M2C DIR[0m
V (8597) spi_master: polling trans done[0m
V (8597) bus_lock: dev 5 released.[0m
D (8607) spi_master: Allocate RX buffer for DMA[0m
V (8607) cache: addr_end: 0x4ff344c0[0m
V (8607) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8607) spi_master: polling trans[0m
V (8607) cache: addr_end: 0x4ff344c0[0m
V (8607) cache: M2C DIR[0m
V (8607) spi_master: polling trans done[0m
V (8607) bus_lock: dev 5 released.[0m
D (8617) spi_master: Allocate RX buffer for DMA[0m
V (8617) cache: addr_end: 0x4ff344c0[0m
V (8617) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8617) spi_master: polling trans[0m
V (8617) cache: addr_end: 0x4ff344c0[0m
V (8617) cache: M2C DIR[0m
V (8617) spi_master: polling trans done[0m
V (8617) bus_lock: dev 5 released.[0m
D (8627) spi_master: Allocate RX buffer for DMA[0m
V (8627) cache: addr_end: 0x4ff344c0[0m
V (8627) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8627) spi_master: polling trans[0m
V (8627) cache: addr_end: 0x4ff344c0[0m
V (8627) cache: M2C DIR[0m
V (8627) spi_master: polling trans done[0m
V (8627) bus_lock: dev 5 released.[0m
D (8637) spi_master: Allocate RX buffer for DMA[0m
V (8637) cache: addr_end: 0x4ff344c0[0m
V (8637) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8637) spi_master: polling trans[0m
V (8637) cache: addr_end: 0x4ff344c0[0m
V (8637) cache: M2C DIR[0m
V (8637) spi_master: polling trans done[0m
V (8637) bus_lock: dev 5 released.[0m
D (8647) spi_master: Allocate RX buffer for DMA[0m
V (8647) cache: addr_end: 0x4ff344c0[0m
V (8647) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8647) spi_master: polling trans[0m
V (8647) cache: addr_end: 0x4ff344c0[0m
V (8647) cache: M2C DIR[0m
V (8647) spi_master: polling trans done[0m
V (8647) bus_lock: dev 5 released.[0m
D (8657) spi_master: Allocate RX buffer for DMA[0m
V (8657) cache: addr_end: 0x4ff344c0[0m
V (8657) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8657) spi_master: polling trans[0m
V (8657) cache: addr_end: 0x4ff344c0[0m
V (8657) cache: M2C DIR[0m
V (8657) spi_master: polling trans done[0m
V (8657) bus_lock: dev 5 released.[0m
D (8667) spi_master: Allocate RX buffer for DMA[0m
V (8667) cache: addr_end: 0x4ff344c0[0m
V (8667) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8667) spi_master: polling trans[0m
V (8667) cache: addr_end: 0x4ff344c0[0m
V (8667) cache: M2C DIR[0m
V (8667) spi_master: polling trans done[0m
V (8667) bus_lock: dev 5 released.[0m
D (8677) spi_master: Allocate RX buffer for DMA[0m
V (8677) cache: addr_end: 0x4ff344c0[0m
V (8677) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8677) spi_master: polling trans[0m
V (8677) cache: addr_end: 0x4ff344c0[0m
V (8677) cache: M2C DIR[0m
V (8677) spi_master: polling trans done[0m
V (8677) bus_lock: dev 5 released.[0m
D (8687) spi_master: Allocate RX buffer for DMA[0m
V (8687) cache: addr_end: 0x4ff344c0[0m
V (8687) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8687) spi_master: polling trans[0m
V (8687) cache: addr_end: 0x4ff344c0[0m
V (8687) cache: M2C DIR[0m
V (8687) spi_master: polling trans done[0m
V (8687) bus_lock: dev 5 released.[0m
D (8697) spi_master: Allocate RX buffer for DMA[0m
V (8697) cache: addr_end: 0x4ff344c0[0m
V (8697) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8697) spi_master: polling trans[0m
V (8697) cache: addr_end: 0x4ff344c0[0m
V (8697) cache: M2C DIR[0m
V (8697) spi_master: polling trans done[0m
V (8697) bus_lock: dev 5 released.[0m
D (8707) spi_master: Allocate RX buffer for DMA[0m
V (8707) cache: addr_end: 0x4ff344c0[0m
V (8707) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8707) spi_master: polling trans[0m
V (8707) cache: addr_end: 0x4ff344c0[0m
V (8707) cache: M2C DIR[0m
V (8707) spi_master: polling trans done[0m
V (8707) bus_lock: dev 5 released.[0m
D (8717) spi_master: Allocate RX buffer for DMA[0m
V (8717) cache: addr_end: 0x4ff344c0[0m
V (8717) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8717) spi_master: polling trans[0m
V (8717) cache: addr_end: 0x4ff344c0[0m
V (8717) cache: M2C DIR[0m
V (8717) spi_master: polling trans done[0m
V (8717) bus_lock: dev 5 released.[0m
D (8727) spi_master: Allocate RX buffer for DMA[0m
V (8727) cache: addr_end: 0x4ff344c0[0m
V (8727) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8727) spi_master: polling trans[0m
V (8727) cache: addr_end: 0x4ff344c0[0m
V (8727) cache: M2C DIR[0m
V (8727) spi_master: polling trans done[0m
V (8727) bus_lock: dev 5 released.[0m
D (8737) spi_master: Allocate RX buffer for DMA[0m
V (8737) cache: addr_end: 0x4ff344c0[0m
V (8737) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8737) spi_master: polling trans[0m
V (8737) cache: addr_end: 0x4ff344c0[0m
V (8737) cache: M2C DIR[0m
V (8737) spi_master: polling trans done[0m
V (8737) bus_lock: dev 5 released.[0m
D (8747) spi_master: Allocate RX buffer for DMA[0m
V (8747) cache: addr_end: 0x4ff344c0[0m
V (8747) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8747) spi_master: polling trans[0m
V (8747) cache: addr_end: 0x4ff344c0[0m
V (8747) cache: M2C DIR[0m
V (8747) spi_master: polling trans done[0m
V (8747) bus_lock: dev 5 released.[0m
D (8757) spi_master: Allocate RX buffer for DMA[0m
V (8757) cache: addr_end: 0x4ff344c0[0m
V (8757) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8757) spi_master: polling trans[0m
V (8757) cache: addr_end: 0x4ff344c0[0m
V (8757) cache: M2C DIR[0m
V (8757) spi_master: polling trans done[0m
V (8757) bus_lock: dev 5 released.[0m
D (8767) spi_master: Allocate RX buffer for DMA[0m
V (8767) cache: addr_end: 0x4ff344c0[0m
V (8767) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8767) spi_master: polling trans[0m
V (8767) cache: addr_end: 0x4ff344c0[0m
V (8767) cache: M2C DIR[0m
V (8767) spi_master: polling trans done[0m
V (8767) bus_lock: dev 5 released.[0m
D (8777) spi_master: Allocate RX buffer for DMA[0m
V (8777) cache: addr_end: 0x4ff344c0[0m
V (8777) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8777) spi_master: polling trans[0m
V (8777) cache: addr_end: 0x4ff344c0[0m
V (8777) cache: M2C DIR[0m
V (8777) spi_master: polling trans done[0m
V (8777) bus_lock: dev 5 released.[0m
D (8787) spi_master: Allocate RX buffer for DMA[0m
V (8787) cache: addr_end: 0x4ff344c0[0m
V (8787) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8787) spi_master: polling trans[0m
V (8787) cache: addr_end: 0x4ff344c0[0m
V (8787) cache: M2C DIR[0m
V (8787) spi_master: polling trans done[0m
V (8787) bus_lock: dev 5 released.[0m
D (8797) spi_master: Allocate RX buffer for DMA[0m
V (8797) cache: addr_end: 0x4ff344c0[0m
V (8797) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8797) spi_master: polling trans[0m
V (8797) cache: addr_end: 0x4ff344c0[0m
V (8797) cache: M2C DIR[0m
V (8797) spi_master: polling trans done[0m
V (8797) bus_lock: dev 5 released.[0m
D (8807) spi_master: Allocate RX buffer for DMA[0m
V (8807) cache: addr_end: 0x4ff344c0[0m
V (8807) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8807) spi_master: polling trans[0m
V (8807) cache: addr_end: 0x4ff344c0[0m
V (8807) cache: M2C DIR[0m
V (8807) spi_master: polling trans done[0m
V (8807) bus_lock: dev 5 released.[0m
D (8817) spi_master: Allocate RX buffer for DMA[0m
V (8817) cache: addr_end: 0x4ff344c0[0m
V (8817) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8817) spi_master: polling trans[0m
V (8817) cache: addr_end: 0x4ff344c0[0m
V (8817) cache: M2C DIR[0m
V (8817) spi_master: polling trans done[0m
V (8817) bus_lock: dev 5 released.[0m
D (8827) spi_master: Allocate RX buffer for DMA[0m
V (8827) cache: addr_end: 0x4ff344c0[0m
V (8827) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8827) spi_master: polling trans[0m
V (8827) cache: addr_end: 0x4ff344c0[0m
V (8827) cache: M2C DIR[0m
V (8827) spi_master: polling trans done[0m
V (8827) bus_lock: dev 5 released.[0m
D (8837) spi_master: Allocate RX buffer for DMA[0m
V (8837) cache: addr_end: 0x4ff344c0[0m
V (8837) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8837) spi_master: polling trans[0m
V (8837) cache: addr_end: 0x4ff344c0[0m
V (8837) cache: M2C DIR[0m
V (8837) spi_master: polling trans done[0m
V (8837) bus_lock: dev 5 released.[0m
D (8847) spi_master: Allocate RX buffer for DMA[0m
V (8847) cache: addr_end: 0x4ff344c0[0m
V (8847) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8847) spi_master: polling trans[0m
V (8847) cache: addr_end: 0x4ff344c0[0m
V (8847) cache: M2C DIR[0m
V (8847) spi_master: polling trans done[0m
V (8847) bus_lock: dev 5 released.[0m
D (8857) spi_master: Allocate RX buffer for DMA[0m
V (8857) cache: addr_end: 0x4ff344c0[0m
V (8857) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8857) spi_master: polling trans[0m
V (8857) cache: addr_end: 0x4ff344c0[0m
V (8857) cache: M2C DIR[0m
V (8857) spi_master: polling trans done[0m
V (8857) bus_lock: dev 5 released.[0m
D (8867) spi_master: Allocate RX buffer for DMA[0m
V (8867) cache: addr_end: 0x4ff344c0[0m
V (8867) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8867) spi_master: polling trans[0m
V (8867) cache: addr_end: 0x4ff344c0[0m
V (8867) cache: M2C DIR[0m
V (8867) spi_master: polling trans done[0m
V (8867) bus_lock: dev 5 released.[0m
D (8877) spi_master: Allocate RX buffer for DMA[0m
V (8877) cache: addr_end: 0x4ff344c0[0m
V (8877) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8877) spi_master: polling trans[0m
V (8877) cache: addr_end: 0x4ff344c0[0m
V (8877) cache: M2C DIR[0m
V (8877) spi_master: polling trans done[0m
V (8877) bus_lock: dev 5 released.[0m
D (8887) spi_master: Allocate RX buffer for DMA[0m
V (8887) cache: addr_end: 0x4ff344c0[0m
V (8887) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8887) spi_master: polling trans[0m
V (8887) cache: addr_end: 0x4ff344c0[0m
V (8887) cache: M2C DIR[0m
V (8887) spi_master: polling trans done[0m
V (8887) bus_lock: dev 5 released.[0m
D (8897) spi_master: Allocate RX buffer for DMA[0m
V (8897) cache: addr_end: 0x4ff344c0[0m
V (8897) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8897) spi_master: polling trans[0m
V (8897) cache: addr_end: 0x4ff344c0[0m
V (8897) cache: M2C DIR[0m
V (8897) spi_master: polling trans done[0m
V (8897) bus_lock: dev 5 released.[0m
D (8907) spi_master: Allocate RX buffer for DMA[0m
V (8907) cache: addr_end: 0x4ff344c0[0m
V (8907) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8907) spi_master: polling trans[0m
V (8907) cache: addr_end: 0x4ff344c0[0m
V (8907) cache: M2C DIR[0m
V (8907) spi_master: polling trans done[0m
V (8907) bus_lock: dev 5 released.[0m
D (8917) spi_master: Allocate RX buffer for DMA[0m
V (8917) cache: addr_end: 0x4ff344c0[0m
V (8917) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8917) spi_master: polling trans[0m
V (8917) cache: addr_end: 0x4ff344c0[0m
V (8917) cache: M2C DIR[0m
V (8917) spi_master: polling trans done[0m
V (8917) bus_lock: dev 5 released.[0m
D (8927) spi_master: Allocate RX buffer for DMA[0m
V (8927) cache: addr_end: 0x4ff344c0[0m
V (8927) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8927) spi_master: polling trans[0m
V (8927) cache: addr_end: 0x4ff344c0[0m
V (8927) cache: M2C DIR[0m
V (8927) spi_master: polling trans done[0m
V (8927) bus_lock: dev 5 released.[0m
D (8937) spi_master: Allocate RX buffer for DMA[0m
V (8937) cache: addr_end: 0x4ff344c0[0m
V (8937) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8937) spi_master: polling trans[0m
V (8937) cache: addr_end: 0x4ff344c0[0m
V (8937) cache: M2C DIR[0m
V (8937) spi_master: polling trans done[0m
V (8937) bus_lock: dev 5 released.[0m
D (8947) spi_master: Allocate RX buffer for DMA[0m
V (8947) cache: addr_end: 0x4ff344c0[0m
V (8947) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (8947) spi_master: polling trans[0m
V (8947) cache: addr_end: 0x4ff344c0[0m
V (8947) cache: M2C DIR[0m
V (8947) spi_master: polling trans done[0m
V (8947) bus_lock: dev 5 released.[0m
D (9057) spi_master: Allocate TX buffer for DMA[0m
V (9057) cache: addr_end: 0x4ff3f880[0m
V (9057) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (9057) spi_master: polling trans[0m
V (9057) spi_master: polling trans done[0m
V (9057) bus_lock: dev 5 released.[0m
D (9057) spi_master: Allocate RX buffer for DMA[0m
V (9057) cache: addr_end: 0x4ff3f880[0m
V (9057) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9057) spi_master: polling trans[0m
V (9057) cache: addr_end: 0x4ff3f880[0m
V (9057) cache: M2C DIR[0m
V (9057) spi_master: polling trans done[0m
V (9057) bus_lock: dev 5 released.[0m
D (9057) spi_master: Allocate RX buffer for DMA[0m
V (9057) cache: addr_end: 0x4ff3f880[0m
V (9057) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9057) spi_master: polling trans[0m
V (9057) cache: addr_end: 0x4ff3f880[0m
V (9057) cache: M2C DIR[0m
V (9057) spi_master: polling trans done[0m
V (9057) bus_lock: dev 5 released.[0m
D (9057) spi_master: Allocate RX buffer for DMA[0m
V (9057) cache: addr_end: 0x4ff3f880[0m
V (9057) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9057) spi_master: polling trans[0m
V (9057) cache: addr_end: 0x4ff3f880[0m
V (9057) cache: M2C DIR[0m
V (9057) spi_master: polling trans done[0m
V (9057) bus_lock: dev 5 released.[0m
D (9057) spi_master: Allocate RX buffer for DMA[0m
V (9057) cache: addr_end: 0x4ff3f880[0m
V (9057) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9057) spi_master: polling trans[0m
V (9057) cache: addr_end: 0x4ff3f880[0m
V (9057) cache: M2C DIR[0m
V (9057) spi_master: polling trans done[0m
V (9057) bus_lock: dev 5 released.[0m
D (9067) spi_master: Allocate RX buffer for DMA[0m
V (9067) cache: addr_end: 0x4ff3f880[0m
V (9067) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9067) spi_master: polling trans[0m
V (9067) cache: addr_end: 0x4ff3f880[0m
V (9067) cache: M2C DIR[0m
V (9067) spi_master: polling trans done[0m
V (9067) bus_lock: dev 5 released.[0m
D (9077) spi_master: Allocate RX buffer for DMA[0m
V (9077) cache: addr_end: 0x4ff3f880[0m
V (9077) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9077) spi_master: polling trans[0m
V (9077) cache: addr_end: 0x4ff3f880[0m
V (9077) cache: M2C DIR[0m
V (9077) spi_master: polling trans done[0m
V (9077) bus_lock: dev 5 released.[0m
D (9087) spi_master: Allocate RX buffer for DMA[0m
V (9087) cache: addr_end: 0x4ff3f880[0m
V (9087) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9087) spi_master: polling trans[0m
V (9087) cache: addr_end: 0x4ff3f880[0m
V (9087) cache: M2C DIR[0m
V (9087) spi_master: polling trans done[0m
V (9087) bus_lock: dev 5 released.[0m
D (9097) spi_master: Allocate RX buffer for DMA[0m
V (9097) cache: addr_end: 0x4ff3f880[0m
V (9097) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9097) spi_master: polling trans[0m
V (9097) cache: addr_end: 0x4ff3f880[0m
V (9097) cache: M2C DIR[0m
V (9097) spi_master: polling trans done[0m
V (9097) bus_lock: dev 5 released.[0m
D (9107) spi_master: Allocate RX buffer for DMA[0m
V (9107) cache: addr_end: 0x4ff3f880[0m
V (9107) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9107) spi_master: polling trans[0m
V (9107) cache: addr_end: 0x4ff3f880[0m
V (9107) cache: M2C DIR[0m
V (9107) spi_master: polling trans done[0m
V (9107) bus_lock: dev 5 released.[0m
D (9117) spi_master: Allocate RX buffer for DMA[0m
V (9117) cache: addr_end: 0x4ff3f880[0m
V (9117) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9117) spi_master: polling trans[0m
V (9117) cache: addr_end: 0x4ff3f880[0m
V (9117) cache: M2C DIR[0m
V (9117) spi_master: polling trans done[0m
V (9117) bus_lock: dev 5 released.[0m
D (9127) spi_master: Allocate RX buffer for DMA[0m
V (9127) cache: addr_end: 0x4ff3f880[0m
V (9127) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9127) spi_master: polling trans[0m
V (9127) cache: addr_end: 0x4ff3f880[0m
V (9127) cache: M2C DIR[0m
V (9127) spi_master: polling trans done[0m
V (9127) bus_lock: dev 5 released.[0m
D (9137) spi_master: Allocate RX buffer for DMA[0m
V (9137) cache: addr_end: 0x4ff3f880[0m
V (9137) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9137) spi_master: polling trans[0m
V (9137) cache: addr_end: 0x4ff3f880[0m
V (9137) cache: M2C DIR[0m
V (9137) spi_master: polling trans done[0m
V (9137) bus_lock: dev 5 released.[0m
D (9147) spi_master: Allocate RX buffer for DMA[0m
V (9147) cache: addr_end: 0x4ff3f880[0m
V (9147) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9147) spi_master: polling trans[0m
V (9147) cache: addr_end: 0x4ff3f880[0m
V (9147) cache: M2C DIR[0m
V (9147) spi_master: polling trans done[0m
V (9147) bus_lock: dev 5 released.[0m
D (9157) spi_master: Allocate RX buffer for DMA[0m
V (9157) cache: addr_end: 0x4ff3f880[0m
V (9157) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9157) spi_master: polling trans[0m
V (9157) cache: addr_end: 0x4ff3f880[0m
V (9157) cache: M2C DIR[0m
V (9157) spi_master: polling trans done[0m
V (9157) bus_lock: dev 5 released.[0m
D (9167) spi_master: Allocate RX buffer for DMA[0m
V (9167) cache: addr_end: 0x4ff3f880[0m
V (9167) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9167) spi_master: polling trans[0m
V (9167) cache: addr_end: 0x4ff3f880[0m
V (9167) cache: M2C DIR[0m
V (9167) spi_master: polling trans done[0m
V (9167) bus_lock: dev 5 released.[0m
D (9177) spi_master: Allocate RX buffer for DMA[0m
V (9177) cache: addr_end: 0x4ff3f880[0m
V (9177) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9177) spi_master: polling trans[0m
V (9177) cache: addr_end: 0x4ff3f880[0m
V (9177) cache: M2C DIR[0m
V (9177) spi_master: polling trans done[0m
V (9177) bus_lock: dev 5 released.[0m
D (9187) spi_master: Allocate RX buffer for DMA[0m
V (9187) cache: addr_end: 0x4ff3f880[0m
V (9187) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9187) spi_master: polling trans[0m
V (9187) cache: addr_end: 0x4ff3f880[0m
V (9187) cache: M2C DIR[0m
V (9187) spi_master: polling trans done[0m
V (9187) bus_lock: dev 5 released.[0m
D (9197) spi_master: Allocate RX buffer for DMA[0m
V (9197) cache: addr_end: 0x4ff3f880[0m
V (9197) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9197) spi_master: polling trans[0m
V (9197) cache: addr_end: 0x4ff3f880[0m
V (9197) cache: M2C DIR[0m
V (9197) spi_master: polling trans done[0m
V (9197) bus_lock: dev 5 released.[0m
D (9207) spi_master: Allocate RX buffer for DMA[0m
V (9207) cache: addr_end: 0x4ff3f880[0m
V (9207) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9207) spi_master: polling trans[0m
V (9207) cache: addr_end: 0x4ff3f880[0m
V (9207) cache: M2C DIR[0m
V (9207) spi_master: polling trans done[0m
V (9207) bus_lock: dev 5 released.[0m
D (9217) spi_master: Allocate RX buffer for DMA[0m
V (9217) cache: addr_end: 0x4ff3f880[0m
V (9217) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9217) spi_master: polling trans[0m
V (9217) cache: addr_end: 0x4ff3f880[0m
V (9217) cache: M2C DIR[0m
V (9217) spi_master: polling trans done[0m
V (9217) bus_lock: dev 5 released.[0m
D (9227) spi_master: Allocate RX buffer for DMA[0m
V (9227) cache: addr_end: 0x4ff3f880[0m
V (9227) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9227) spi_master: polling trans[0m
V (9227) cache: addr_end: 0x4ff3f880[0m
V (9227) cache: M2C DIR[0m
V (9227) spi_master: polling trans done[0m
V (9227) bus_lock: dev 5 released.[0m
D (9237) spi_master: Allocate RX buffer for DMA[0m
V (9237) cache: addr_end: 0x4ff3f880[0m
V (9237) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9237) spi_master: polling trans[0m
V (9237) cache: addr_end: 0x4ff3f880[0m
V (9237) cache: M2C DIR[0m
V (9237) spi_master: polling trans done[0m
V (9237) bus_lock: dev 5 released.[0m
D (9247) spi_master: Allocate RX buffer for DMA[0m
V (9247) cache: addr_end: 0x4ff3f880[0m
V (9247) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9247) spi_master: polling trans[0m
V (9247) cache: addr_end: 0x4ff3f880[0m
V (9247) cache: M2C DIR[0m
V (9247) spi_master: polling trans done[0m
V (9247) bus_lock: dev 5 released.[0m
D (9257) spi_master: Allocate RX buffer for DMA[0m
V (9257) cache: addr_end: 0x4ff3f880[0m
V (9257) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9257) spi_master: polling trans[0m
V (9257) cache: addr_end: 0x4ff3f880[0m
V (9257) cache: M2C DIR[0m
V (9257) spi_master: polling trans done[0m
V (9257) bus_lock: dev 5 released.[0m
D (9267) spi_master: Allocate RX buffer for DMA[0m
V (9267) cache: addr_end: 0x4ff3f880[0m
V (9267) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9267) spi_master: polling trans[0m
V (9267) cache: addr_end: 0x4ff3f880[0m
V (9267) cache: M2C DIR[0m
V (9267) spi_master: polling trans done[0m
V (9267) bus_lock: dev 5 released.[0m
D (9277) spi_master: Allocate RX buffer for DMA[0m
V (9277) cache: addr_end: 0x4ff3f880[0m
V (9277) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9277) spi_master: polling trans[0m
V (9277) cache: addr_end: 0x4ff3f880[0m
V (9277) cache: M2C DIR[0m
V (9277) spi_master: polling trans done[0m
V (9277) bus_lock: dev 5 released.[0m
D (9287) spi_master: Allocate RX buffer for DMA[0m
V (9287) cache: addr_end: 0x4ff3f880[0m
V (9287) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9287) spi_master: polling trans[0m
V (9287) cache: addr_end: 0x4ff3f880[0m
V (9287) cache: M2C DIR[0m
V (9287) spi_master: polling trans done[0m
V (9287) bus_lock: dev 5 released.[0m
D (9297) spi_master: Allocate RX buffer for DMA[0m
V (9297) cache: addr_end: 0x4ff3f880[0m
V (9297) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9297) spi_master: polling trans[0m
V (9297) cache: addr_end: 0x4ff3f880[0m
V (9297) cache: M2C DIR[0m
V (9297) spi_master: polling trans done[0m
V (9297) bus_lock: dev 5 released.[0m
D (9307) spi_master: Allocate RX buffer for DMA[0m
V (9307) cache: addr_end: 0x4ff3f880[0m
V (9307) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9307) spi_master: polling trans[0m
V (9307) cache: addr_end: 0x4ff3f880[0m
V (9307) cache: M2C DIR[0m
V (9307) spi_master: polling trans done[0m
V (9307) bus_lock: dev 5 released.[0m
D (9317) spi_master: Allocate RX buffer for DMA[0m
V (9317) cache: addr_end: 0x4ff3f880[0m
V (9317) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9317) spi_master: polling trans[0m
V (9317) cache: addr_end: 0x4ff3f880[0m
V (9317) cache: M2C DIR[0m
V (9317) spi_master: polling trans done[0m
V (9317) bus_lock: dev 5 released.[0m
D (9327) spi_master: Allocate RX buffer for DMA[0m
V (9327) cache: addr_end: 0x4ff3f880[0m
V (9327) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9327) spi_master: polling trans[0m
V (9327) cache: addr_end: 0x4ff3f880[0m
V (9327) cache: M2C DIR[0m
V (9327) spi_master: polling trans done[0m
V (9327) bus_lock: dev 5 released.[0m
D (9337) spi_master: Allocate RX buffer for DMA[0m
V (9337) cache: addr_end: 0x4ff3f880[0m
V (9337) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9337) spi_master: polling trans[0m
V (9337) cache: addr_end: 0x4ff3f880[0m
V (9337) cache: M2C DIR[0m
V (9337) spi_master: polling trans done[0m
V (9337) bus_lock: dev 5 released.[0m
D (9347) spi_master: Allocate RX buffer for DMA[0m
V (9347) cache: addr_end: 0x4ff3f880[0m
V (9347) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9347) spi_master: polling trans[0m
V (9347) cache: addr_end: 0x4ff3f880[0m
V (9347) cache: M2C DIR[0m
V (9347) spi_master: polling trans done[0m
V (9347) bus_lock: dev 5 released.[0m
D (9357) spi_master: Allocate RX buffer for DMA[0m
V (9357) cache: addr_end: 0x4ff3f880[0m
V (9357) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9357) spi_master: polling trans[0m
V (9357) cache: addr_end: 0x4ff3f880[0m
V (9357) cache: M2C DIR[0m
V (9357) spi_master: polling trans done[0m
V (9357) bus_lock: dev 5 released.[0m
D (9367) spi_master: Allocate RX buffer for DMA[0m
V (9367) cache: addr_end: 0x4ff3f880[0m
V (9367) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9367) spi_master: polling trans[0m
V (9367) cache: addr_end: 0x4ff3f880[0m
V (9367) cache: M2C DIR[0m
V (9367) spi_master: polling trans done[0m
V (9367) bus_lock: dev 5 released.[0m
D (9377) spi_master: Allocate RX buffer for DMA[0m
V (9377) cache: addr_end: 0x4ff3f880[0m
V (9377) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9377) spi_master: polling trans[0m
V (9377) cache: addr_end: 0x4ff3f880[0m
V (9377) cache: M2C DIR[0m
V (9377) spi_master: polling trans done[0m
V (9377) bus_lock: dev 5 released.[0m
D (9387) spi_master: Allocate RX buffer for DMA[0m
V (9387) cache: addr_end: 0x4ff3f880[0m
V (9387) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9387) spi_master: polling trans[0m
V (9387) cache: addr_end: 0x4ff3f880[0m
V (9387) cache: M2C DIR[0m
V (9387) spi_master: polling trans done[0m
V (9387) bus_lock: dev 5 released.[0m
D (9397) spi_master: Allocate RX buffer for DMA[0m
V (9397) cache: addr_end: 0x4ff3f880[0m
V (9397) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9397) spi_master: polling trans[0m
V (9397) cache: addr_end: 0x4ff3f880[0m
V (9397) cache: M2C DIR[0m
V (9397) spi_master: polling trans done[0m
V (9397) bus_lock: dev 5 released.[0m
D (9407) spi_master: Allocate RX buffer for DMA[0m
V (9407) cache: addr_end: 0x4ff3f880[0m
V (9407) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9407) spi_master: polling trans[0m
V (9407) cache: addr_end: 0x4ff3f880[0m
V (9407) cache: M2C DIR[0m
V (9407) spi_master: polling trans done[0m
V (9407) bus_lock: dev 5 released.[0m
D (9417) spi_master: Allocate RX buffer for DMA[0m
V (9417) cache: addr_end: 0x4ff3f880[0m
V (9417) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9417) spi_master: polling trans[0m
V (9417) cache: addr_end: 0x4ff3f880[0m
V (9417) cache: M2C DIR[0m
V (9417) spi_master: polling trans done[0m
V (9417) bus_lock: dev 5 released.[0m
D (9427) spi_master: Allocate RX buffer for DMA[0m
V (9427) cache: addr_end: 0x4ff3f880[0m
V (9427) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9427) spi_master: polling trans[0m
V (9427) cache: addr_end: 0x4ff3f880[0m
V (9427) cache: M2C DIR[0m
V (9427) spi_master: polling trans done[0m
V (9427) bus_lock: dev 5 released.[0m
D (9437) spi_master: Allocate RX buffer for DMA[0m
V (9437) cache: addr_end: 0x4ff3f880[0m
V (9437) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9437) spi_master: polling trans[0m
V (9437) cache: addr_end: 0x4ff3f880[0m
V (9437) cache: M2C DIR[0m
V (9437) spi_master: polling trans done[0m
V (9437) bus_lock: dev 5 released.[0m
D (9447) spi_master: Allocate RX buffer for DMA[0m
V (9447) cache: addr_end: 0x4ff3f880[0m
V (9447) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9447) spi_master: polling trans[0m
V (9447) cache: addr_end: 0x4ff3f880[0m
V (9447) cache: M2C DIR[0m
V (9447) spi_master: polling trans done[0m
V (9447) bus_lock: dev 5 released.[0m
D (9457) spi_master: Allocate RX buffer for DMA[0m
V (9457) cache: addr_end: 0x4ff3f880[0m
V (9457) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9457) spi_master: polling trans[0m
V (9457) cache: addr_end: 0x4ff3f880[0m
V (9457) cache: M2C DIR[0m
V (9457) spi_master: polling trans done[0m
V (9457) bus_lock: dev 5 released.[0m
D (9467) spi_master: Allocate RX buffer for DMA[0m
V (9467) cache: addr_end: 0x4ff3f880[0m
V (9467) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9467) spi_master: polling trans[0m
V (9467) cache: addr_end: 0x4ff3f880[0m
V (9467) cache: M2C DIR[0m
V (9467) spi_master: polling trans done[0m
V (9467) bus_lock: dev 5 released.[0m
D (9477) spi_master: Allocate RX buffer for DMA[0m
V (9477) cache: addr_end: 0x4ff3f880[0m
V (9477) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9477) spi_master: polling trans[0m
V (9477) cache: addr_end: 0x4ff3f880[0m
V (9477) cache: M2C DIR[0m
V (9477) spi_master: polling trans done[0m
V (9477) bus_lock: dev 5 released.[0m
D (9487) spi_master: Allocate RX buffer for DMA[0m
V (9487) cache: addr_end: 0x4ff3f880[0m
V (9487) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9487) spi_master: polling trans[0m
V (9487) cache: addr_end: 0x4ff3f880[0m
V (9487) cache: M2C DIR[0m
V (9487) spi_master: polling trans done[0m
V (9487) bus_lock: dev 5 released.[0m
D (9497) spi_master: Allocate RX buffer for DMA[0m
V (9497) cache: addr_end: 0x4ff3f880[0m
V (9497) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9497) spi_master: polling trans[0m
V (9497) cache: addr_end: 0x4ff3f880[0m
V (9497) cache: M2C DIR[0m
V (9497) spi_master: polling trans done[0m
V (9497) bus_lock: dev 5 released.[0m
D (9507) spi_master: Allocate RX buffer for DMA[0m
V (9507) cache: addr_end: 0x4ff3f880[0m
V (9507) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9507) spi_master: polling trans[0m
V (9507) cache: addr_end: 0x4ff3f880[0m
V (9507) cache: M2C DIR[0m
V (9507) spi_master: polling trans done[0m
V (9507) bus_lock: dev 5 released.[0m
D (9517) spi_master: Allocate RX buffer for DMA[0m
V (9517) cache: addr_end: 0x4ff3f880[0m
V (9517) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9517) spi_master: polling trans[0m
V (9517) cache: addr_end: 0x4ff3f880[0m
V (9517) cache: M2C DIR[0m
V (9517) spi_master: polling trans done[0m
V (9517) bus_lock: dev 5 released.[0m
D (9527) spi_master: Allocate RX buffer for DMA[0m
V (9527) cache: addr_end: 0x4ff3f880[0m
V (9527) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9527) spi_master: polling trans[0m
V (9527) cache: addr_end: 0x4ff3f880[0m
V (9527) cache: M2C DIR[0m
V (9527) spi_master: polling trans done[0m
V (9527) bus_lock: dev 5 released.[0m
D (9537) spi_master: Allocate RX buffer for DMA[0m
V (9537) cache: addr_end: 0x4ff3f880[0m
V (9537) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9537) spi_master: polling trans[0m
V (9537) cache: addr_end: 0x4ff3f880[0m
V (9537) cache: M2C DIR[0m
V (9537) spi_master: polling trans done[0m
V (9537) bus_lock: dev 5 released.[0m
D (9547) spi_master: Allocate RX buffer for DMA[0m
V (9547) cache: addr_end: 0x4ff3f880[0m
V (9547) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9547) spi_master: polling trans[0m
V (9547) cache: addr_end: 0x4ff3f880[0m
V (9547) cache: M2C DIR[0m
V (9547) spi_master: polling trans done[0m
V (9547) bus_lock: dev 5 released.[0m
D (9557) spi_master: Allocate RX buffer for DMA[0m
V (9557) cache: addr_end: 0x4ff3f880[0m
V (9557) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9557) spi_master: polling trans[0m
V (9557) cache: addr_end: 0x4ff3f880[0m
V (9557) cache: M2C DIR[0m
V (9557) spi_master: polling trans done[0m
V (9557) bus_lock: dev 5 released.[0m
D (9567) spi_master: Allocate RX buffer for DMA[0m
V (9567) cache: addr_end: 0x4ff3f880[0m
V (9567) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9567) spi_master: polling trans[0m
V (9567) cache: addr_end: 0x4ff3f880[0m
V (9567) cache: M2C DIR[0m
V (9567) spi_master: polling trans done[0m
V (9567) bus_lock: dev 5 released.[0m
D (9577) spi_master: Allocate RX buffer for DMA[0m
V (9577) cache: addr_end: 0x4ff3f880[0m
V (9577) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9577) spi_master: polling trans[0m
V (9577) cache: addr_end: 0x4ff3f880[0m
V (9577) cache: M2C DIR[0m
V (9577) spi_master: polling trans done[0m
V (9577) bus_lock: dev 5 released.[0m
D (9587) spi_master: Allocate RX buffer for DMA[0m
V (9587) cache: addr_end: 0x4ff3f880[0m
V (9587) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9587) spi_master: polling trans[0m
V (9587) cache: addr_end: 0x4ff3f880[0m
V (9587) cache: M2C DIR[0m
V (9587) spi_master: polling trans done[0m
V (9587) bus_lock: dev 5 released.[0m
D (9597) spi_master: Allocate RX buffer for DMA[0m
V (9597) cache: addr_end: 0x4ff3f880[0m
V (9597) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9597) spi_master: polling trans[0m
V (9597) cache: addr_end: 0x4ff3f880[0m
V (9597) cache: M2C DIR[0m
V (9597) spi_master: polling trans done[0m
V (9597) bus_lock: dev 5 released.[0m
D (9607) spi_master: Allocate RX buffer for DMA[0m
V (9607) cache: addr_end: 0x4ff3f880[0m
V (9607) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9607) spi_master: polling trans[0m
V (9607) cache: addr_end: 0x4ff3f880[0m
V (9607) cache: M2C DIR[0m
V (9607) spi_master: polling trans done[0m
V (9607) bus_lock: dev 5 released.[0m
D (9617) spi_master: Allocate RX buffer for DMA[0m
V (9617) cache: addr_end: 0x4ff3f880[0m
V (9617) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9617) spi_master: polling trans[0m
V (9617) cache: addr_end: 0x4ff3f880[0m
V (9617) cache: M2C DIR[0m
V (9617) spi_master: polling trans done[0m
V (9617) bus_lock: dev 5 released.[0m
D (9627) spi_master: Allocate RX buffer for DMA[0m
V (9627) cache: addr_end: 0x4ff3f880[0m
V (9627) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9627) spi_master: polling trans[0m
V (9627) cache: addr_end: 0x4ff3f880[0m
V (9627) cache: M2C DIR[0m
V (9627) spi_master: polling trans done[0m
V (9627) bus_lock: dev 5 released.[0m
D (9637) spi_master: Allocate RX buffer for DMA[0m
V (9637) cache: addr_end: 0x4ff3f880[0m
V (9637) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9637) spi_master: polling trans[0m
V (9637) cache: addr_end: 0x4ff3f880[0m
V (9637) cache: M2C DIR[0m
V (9637) spi_master: polling trans done[0m
V (9637) bus_lock: dev 5 released.[0m
D (9647) spi_master: Allocate RX buffer for DMA[0m
V (9647) cache: addr_end: 0x4ff3f880[0m
V (9647) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9647) spi_master: polling trans[0m
V (9647) cache: addr_end: 0x4ff3f880[0m
V (9647) cache: M2C DIR[0m
V (9647) spi_master: polling trans done[0m
V (9647) bus_lock: dev 5 released.[0m
D (9657) spi_master: Allocate RX buffer for DMA[0m
V (9657) cache: addr_end: 0x4ff3f880[0m
V (9657) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9657) spi_master: polling trans[0m
V (9657) cache: addr_end: 0x4ff3f880[0m
V (9657) cache: M2C DIR[0m
V (9657) spi_master: polling trans done[0m
V (9657) bus_lock: dev 5 released.[0m
D (9667) spi_master: Allocate RX buffer for DMA[0m
V (9667) cache: addr_end: 0x4ff3f880[0m
V (9667) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9667) spi_master: polling trans[0m
V (9667) cache: addr_end: 0x4ff3f880[0m
V (9667) cache: M2C DIR[0m
V (9667) spi_master: polling trans done[0m
V (9667) bus_lock: dev 5 released.[0m
D (9677) spi_master: Allocate RX buffer for DMA[0m
V (9677) cache: addr_end: 0x4ff3f880[0m
V (9677) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9677) spi_master: polling trans[0m
V (9677) cache: addr_end: 0x4ff3f880[0m
V (9677) cache: M2C DIR[0m
V (9677) spi_master: polling trans done[0m
V (9677) bus_lock: dev 5 released.[0m
D (9687) spi_master: Allocate RX buffer for DMA[0m
V (9687) cache: addr_end: 0x4ff3f880[0m
V (9687) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9687) spi_master: polling trans[0m
V (9687) cache: addr_end: 0x4ff3f880[0m
V (9687) cache: M2C DIR[0m
V (9687) spi_master: polling trans done[0m
V (9687) bus_lock: dev 5 released.[0m
D (9697) spi_master: Allocate RX buffer for DMA[0m
V (9697) cache: addr_end: 0x4ff3f880[0m
V (9697) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9697) spi_master: polling trans[0m
V (9697) cache: addr_end: 0x4ff3f880[0m
V (9697) cache: M2C DIR[0m
V (9697) spi_master: polling trans done[0m
V (9697) bus_lock: dev 5 released.[0m
D (9707) spi_master: Allocate RX buffer for DMA[0m
V (9707) cache: addr_end: 0x4ff3f880[0m
V (9707) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9707) spi_master: polling trans[0m
V (9707) cache: addr_end: 0x4ff3f880[0m
V (9707) cache: M2C DIR[0m
V (9707) spi_master: polling trans done[0m
V (9707) bus_lock: dev 5 released.[0m
D (9717) spi_master: Allocate RX buffer for DMA[0m
V (9717) cache: addr_end: 0x4ff3f880[0m
V (9717) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9717) spi_master: polling trans[0m
V (9717) cache: addr_end: 0x4ff3f880[0m
V (9717) cache: M2C DIR[0m
V (9717) spi_master: polling trans done[0m
V (9717) bus_lock: dev 5 released.[0m
D (9727) spi_master: Allocate RX buffer for DMA[0m
V (9727) cache: addr_end: 0x4ff3f880[0m
V (9727) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9727) spi_master: polling trans[0m
V (9727) cache: addr_end: 0x4ff3f880[0m
V (9727) cache: M2C DIR[0m
V (9727) spi_master: polling trans done[0m
V (9727) bus_lock: dev 5 released.[0m
D (9737) spi_master: Allocate RX buffer for DMA[0m
V (9737) cache: addr_end: 0x4ff3f880[0m
V (9737) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9737) spi_master: polling trans[0m
V (9737) cache: addr_end: 0x4ff3f880[0m
V (9737) cache: M2C DIR[0m
V (9737) spi_master: polling trans done[0m
V (9737) bus_lock: dev 5 released.[0m
D (9747) spi_master: Allocate RX buffer for DMA[0m
V (9747) cache: addr_end: 0x4ff3f880[0m
V (9747) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9747) spi_master: polling trans[0m
V (9747) cache: addr_end: 0x4ff3f880[0m
V (9747) cache: M2C DIR[0m
V (9747) spi_master: polling trans done[0m
V (9747) bus_lock: dev 5 released.[0m
D (9757) spi_master: Allocate RX buffer for DMA[0m
V (9757) cache: addr_end: 0x4ff3f880[0m
V (9757) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9757) spi_master: polling trans[0m
V (9757) cache: addr_end: 0x4ff3f880[0m
V (9757) cache: M2C DIR[0m
V (9757) spi_master: polling trans done[0m
V (9757) bus_lock: dev 5 released.[0m
D (9767) spi_master: Allocate RX buffer for DMA[0m
V (9767) cache: addr_end: 0x4ff3f880[0m
V (9767) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9767) spi_master: polling trans[0m
V (9767) cache: addr_end: 0x4ff3f880[0m
V (9767) cache: M2C DIR[0m
V (9767) spi_master: polling trans done[0m
V (9767) bus_lock: dev 5 released.[0m
D (9777) spi_master: Allocate RX buffer for DMA[0m
V (9777) cache: addr_end: 0x4ff3f880[0m
V (9777) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9777) spi_master: polling trans[0m
V (9777) cache: addr_end: 0x4ff3f880[0m
V (9777) cache: M2C DIR[0m
V (9777) spi_master: polling trans done[0m
V (9777) bus_lock: dev 5 released.[0m
D (9787) spi_master: Allocate RX buffer for DMA[0m
V (9787) cache: addr_end: 0x4ff3f880[0m
V (9787) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9787) spi_master: polling trans[0m
V (9787) cache: addr_end: 0x4ff3f880[0m
V (9787) cache: M2C DIR[0m
V (9787) spi_master: polling trans done[0m
V (9787) bus_lock: dev 5 released.[0m
D (9797) spi_master: Allocate RX buffer for DMA[0m
V (9797) cache: addr_end: 0x4ff3f880[0m
V (9797) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9797) spi_master: polling trans[0m
V (9797) cache: addr_end: 0x4ff3f880[0m
V (9797) cache: M2C DIR[0m
V (9797) spi_master: polling trans done[0m
V (9797) bus_lock: dev 5 released.[0m
D (9807) spi_master: Allocate RX buffer for DMA[0m
V (9807) cache: addr_end: 0x4ff3f880[0m
V (9807) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9807) spi_master: polling trans[0m
V (9807) cache: addr_end: 0x4ff3f880[0m
V (9807) cache: M2C DIR[0m
V (9807) spi_master: polling trans done[0m
V (9807) bus_lock: dev 5 released.[0m
D (9817) spi_master: Allocate RX buffer for DMA[0m
V (9817) cache: addr_end: 0x4ff3f880[0m
V (9817) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9817) spi_master: polling trans[0m
V (9817) cache: addr_end: 0x4ff3f880[0m
V (9817) cache: M2C DIR[0m
V (9817) spi_master: polling trans done[0m
V (9817) bus_lock: dev 5 released.[0m
D (9827) spi_master: Allocate RX buffer for DMA[0m
V (9827) cache: addr_end: 0x4ff3f880[0m
V (9827) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9827) spi_master: polling trans[0m
V (9827) cache: addr_end: 0x4ff3f880[0m
V (9827) cache: M2C DIR[0m
V (9827) spi_master: polling trans done[0m
V (9827) bus_lock: dev 5 released.[0m
D (9837) spi_master: Allocate RX buffer for DMA[0m
V (9837) cache: addr_end: 0x4ff3f880[0m
V (9837) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9837) spi_master: polling trans[0m
V (9837) cache: addr_end: 0x4ff3f880[0m
V (9837) cache: M2C DIR[0m
V (9837) spi_master: polling trans done[0m
V (9837) bus_lock: dev 5 released.[0m
D (9847) spi_master: Allocate RX buffer for DMA[0m
V (9847) cache: addr_end: 0x4ff3f880[0m
V (9847) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9847) spi_master: polling trans[0m
V (9847) cache: addr_end: 0x4ff3f880[0m
V (9847) cache: M2C DIR[0m
V (9847) spi_master: polling trans done[0m
V (9847) bus_lock: dev 5 released.[0m
D (9857) spi_master: Allocate RX buffer for DMA[0m
V (9857) cache: addr_end: 0x4ff3f880[0m
V (9857) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9857) spi_master: polling trans[0m
V (9857) cache: addr_end: 0x4ff3f880[0m
V (9857) cache: M2C DIR[0m
V (9857) spi_master: polling trans done[0m
V (9857) bus_lock: dev 5 released.[0m
D (9867) spi_master: Allocate RX buffer for DMA[0m
V (9867) cache: addr_end: 0x4ff3f880[0m
V (9867) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9867) spi_master: polling trans[0m
V (9867) cache: addr_end: 0x4ff3f880[0m
V (9867) cache: M2C DIR[0m
V (9867) spi_master: polling trans done[0m
V (9867) bus_lock: dev 5 released.[0m
D (9877) spi_master: Allocate RX buffer for DMA[0m
V (9877) cache: addr_end: 0x4ff3f880[0m
V (9877) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9877) spi_master: polling trans[0m
V (9877) cache: addr_end: 0x4ff3f880[0m
V (9877) cache: M2C DIR[0m
V (9877) spi_master: polling trans done[0m
V (9877) bus_lock: dev 5 released.[0m
D (9887) spi_master: Allocate RX buffer for DMA[0m
V (9887) cache: addr_end: 0x4ff3f880[0m
V (9887) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9887) spi_master: polling trans[0m
V (9887) cache: addr_end: 0x4ff3f880[0m
V (9887) cache: M2C DIR[0m
V (9887) spi_master: polling trans done[0m
V (9887) bus_lock: dev 5 released.[0m
D (9897) spi_master: Allocate RX buffer for DMA[0m
V (9897) cache: addr_end: 0x4ff3f880[0m
V (9897) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9897) spi_master: polling trans[0m
V (9897) cache: addr_end: 0x4ff3f880[0m
V (9897) cache: M2C DIR[0m
V (9897) spi_master: polling trans done[0m
V (9897) bus_lock: dev 5 released.[0m
D (9907) spi_master: Allocate RX buffer for DMA[0m
V (9907) cache: addr_end: 0x4ff3f880[0m
V (9907) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9907) spi_master: polling trans[0m
V (9907) cache: addr_end: 0x4ff3f880[0m
V (9907) cache: M2C DIR[0m
V (9907) spi_master: polling trans done[0m
V (9907) bus_lock: dev 5 released.[0m
D (9917) spi_master: Allocate RX buffer for DMA[0m
V (9917) cache: addr_end: 0x4ff3f880[0m
V (9917) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9917) spi_master: polling trans[0m
V (9917) cache: addr_end: 0x4ff3f880[0m
V (9917) cache: M2C DIR[0m
V (9917) spi_master: polling trans done[0m
V (9917) bus_lock: dev 5 released.[0m
D (9927) spi_master: Allocate RX buffer for DMA[0m
V (9927) cache: addr_end: 0x4ff3f880[0m
V (9927) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9927) spi_master: polling trans[0m
V (9927) cache: addr_end: 0x4ff3f880[0m
V (9927) cache: M2C DIR[0m
V (9927) spi_master: polling trans done[0m
V (9927) bus_lock: dev 5 released.[0m
D (9937) spi_master: Allocate RX buffer for DMA[0m
V (9937) cache: addr_end: 0x4ff3f880[0m
V (9937) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9937) spi_master: polling trans[0m
V (9937) cache: addr_end: 0x4ff3f880[0m
V (9937) cache: M2C DIR[0m
V (9937) spi_master: polling trans done[0m
V (9937) bus_lock: dev 5 released.[0m
D (9947) spi_master: Allocate RX buffer for DMA[0m
V (9947) cache: addr_end: 0x4ff3f880[0m
V (9947) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9947) spi_master: polling trans[0m
V (9947) cache: addr_end: 0x4ff3f880[0m
V (9947) cache: M2C DIR[0m
V (9947) spi_master: polling trans done[0m
V (9947) bus_lock: dev 5 released.[0m
D (9957) spi_master: Allocate RX buffer for DMA[0m
V (9957) cache: addr_end: 0x4ff3f880[0m
V (9957) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9957) spi_master: polling trans[0m
V (9957) cache: addr_end: 0x4ff3f880[0m
V (9957) cache: M2C DIR[0m
V (9957) spi_master: polling trans done[0m
V (9957) bus_lock: dev 5 released.[0m
D (9967) spi_master: Allocate RX buffer for DMA[0m
V (9967) cache: addr_end: 0x4ff3f880[0m
V (9967) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9967) spi_master: polling trans[0m
V (9967) cache: addr_end: 0x4ff3f880[0m
V (9967) cache: M2C DIR[0m
V (9967) spi_master: polling trans done[0m
V (9967) bus_lock: dev 5 released.[0m
D (9977) spi_master: Allocate RX buffer for DMA[0m
V (9977) cache: addr_end: 0x4ff3f880[0m
V (9977) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9977) spi_master: polling trans[0m
V (9977) cache: addr_end: 0x4ff3f880[0m
V (9977) cache: M2C DIR[0m
V (9977) spi_master: polling trans done[0m
V (9977) bus_lock: dev 5 released.[0m
D (9987) spi_master: Allocate RX buffer for DMA[0m
V (9987) cache: addr_end: 0x4ff3f880[0m
V (9987) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9987) spi_master: polling trans[0m
V (9987) cache: addr_end: 0x4ff3f880[0m
V (9987) cache: M2C DIR[0m
V (9987) spi_master: polling trans done[0m
V (9987) bus_lock: dev 5 released.[0m
D (9997) spi_master: Allocate RX buffer for DMA[0m
V (9997) cache: addr_end: 0x4ff3f880[0m
V (9997) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (9997) spi_master: polling trans[0m
V (9997) cache: addr_end: 0x4ff3f880[0m
V (9997) cache: M2C DIR[0m
V (9997) spi_master: polling trans done[0m
V (9997) bus_lock: dev 5 released.[0m
D (10007) spi_master: Allocate RX buffer for DMA[0m
V (10007) cache: addr_end: 0x4ff3f880[0m
V (10007) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10007) spi_master: polling trans[0m
V (10007) cache: addr_end: 0x4ff3f880[0m
V (10007) cache: M2C DIR[0m
V (10007) spi_master: polling trans done[0m
V (10007) bus_lock: dev 5 released.[0m
D (10017) spi_master: Allocate RX buffer for DMA[0m
V (10017) cache: addr_end: 0x4ff3f880[0m
V (10017) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10017) spi_master: polling trans[0m
V (10017) cache: addr_end: 0x4ff3f880[0m
V (10017) cache: M2C DIR[0m
V (10017) spi_master: polling trans done[0m
V (10017) bus_lock: dev 5 released.[0m
D (10027) spi_master: Allocate RX buffer for DMA[0m
V (10027) cache: addr_end: 0x4ff3f880[0m
V (10027) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10027) spi_master: polling trans[0m
V (10027) cache: addr_end: 0x4ff3f880[0m
V (10027) cache: M2C DIR[0m
V (10027) spi_master: polling trans done[0m
V (10027) bus_lock: dev 5 released.[0m
D (10037) spi_master: Allocate RX buffer for DMA[0m
V (10037) cache: addr_end: 0x4ff3f880[0m
V (10037) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10037) spi_master: polling trans[0m
V (10037) cache: addr_end: 0x4ff3f880[0m
V (10037) cache: M2C DIR[0m
V (10037) spi_master: polling trans done[0m
V (10037) bus_lock: dev 5 released.[0m
D (10047) spi_master: Allocate RX buffer for DMA[0m
V (10047) cache: addr_end: 0x4ff3f880[0m
V (10047) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10047) spi_master: polling trans[0m
V (10047) cache: addr_end: 0x4ff3f880[0m
V (10047) cache: M2C DIR[0m
V (10047) spi_master: polling trans done[0m
V (10047) bus_lock: dev 5 released.[0m
D (10057) spi_master: Allocate RX buffer for DMA[0m
V (10057) cache: addr_end: 0x4ff3f880[0m
V (10057) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10057) spi_master: polling trans[0m
V (10057) cache: addr_end: 0x4ff3f880[0m
V (10057) cache: M2C DIR[0m
V (10057) spi_master: polling trans done[0m
V (10057) bus_lock: dev 5 released.[0m
D (10167) spi_master: Allocate TX buffer for DMA[0m
V (10167) cache: addr_end: 0x4ff3f880[0m
V (10167) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (10167) spi_master: polling trans[0m
V (10167) spi_master: polling trans done[0m
V (10167) bus_lock: dev 5 released.[0m
D (10167) spi_master: Allocate RX buffer for DMA[0m
V (10167) cache: addr_end: 0x4ff3f880[0m
V (10167) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10167) spi_master: polling trans[0m
V (10167) cache: addr_end: 0x4ff3f880[0m
V (10167) cache: M2C DIR[0m
V (10167) spi_master: polling trans done[0m
V (10167) bus_lock: dev 5 released.[0m
D (10167) spi_master: Allocate RX buffer for DMA[0m
V (10167) cache: addr_end: 0x4ff3f880[0m
V (10167) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10167) spi_master: polling trans[0m
V (10167) cache: addr_end: 0x4ff3f880[0m
V (10167) cache: M2C DIR[0m
V (10167) spi_master: polling trans done[0m
V (10167) bus_lock: dev 5 released.[0m
D (10167) spi_master: Allocate RX buffer for DMA[0m
V (10167) cache: addr_end: 0x4ff3f880[0m
V (10167) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10167) spi_master: polling trans[0m
V (10167) cache: addr_end: 0x4ff3f880[0m
V (10167) cache: M2C DIR[0m
V (10167) spi_master: polling trans done[0m
V (10167) bus_lock: dev 5 released.[0m
D (10167) spi_master: Allocate RX buffer for DMA[0m
V (10167) cache: addr_end: 0x4ff3f880[0m
V (10167) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10167) spi_master: polling trans[0m
V (10167) cache: addr_end: 0x4ff3f880[0m
V (10167) cache: M2C DIR[0m
V (10167) spi_master: polling trans done[0m
V (10167) bus_lock: dev 5 released.[0m
D (10177) spi_master: Allocate RX buffer for DMA[0m
V (10177) cache: addr_end: 0x4ff3f880[0m
V (10177) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10177) spi_master: polling trans[0m
V (10177) cache: addr_end: 0x4ff3f880[0m
V (10177) cache: M2C DIR[0m
V (10177) spi_master: polling trans done[0m
V (10177) bus_lock: dev 5 released.[0m
D (10187) spi_master: Allocate RX buffer for DMA[0m
V (10187) cache: addr_end: 0x4ff3f880[0m
V (10187) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10187) spi_master: polling trans[0m
V (10187) cache: addr_end: 0x4ff3f880[0m
V (10187) cache: M2C DIR[0m
V (10187) spi_master: polling trans done[0m
V (10187) bus_lock: dev 5 released.[0m
D (10197) spi_master: Allocate RX buffer for DMA[0m
V (10197) cache: addr_end: 0x4ff3f880[0m
V (10197) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10197) spi_master: polling trans[0m
V (10197) cache: addr_end: 0x4ff3f880[0m
V (10197) cache: M2C DIR[0m
V (10197) spi_master: polling trans done[0m
V (10197) bus_lock: dev 5 released.[0m
D (10207) spi_master: Allocate RX buffer for DMA[0m
V (10207) cache: addr_end: 0x4ff3f880[0m
V (10207) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10207) spi_master: polling trans[0m
V (10207) cache: addr_end: 0x4ff3f880[0m
V (10207) cache: M2C DIR[0m
V (10207) spi_master: polling trans done[0m
V (10207) bus_lock: dev 5 released.[0m
D (10217) spi_master: Allocate RX buffer for DMA[0m
V (10217) cache: addr_end: 0x4ff3f880[0m
V (10217) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10217) spi_master: polling trans[0m
V (10217) cache: addr_end: 0x4ff3f880[0m
V (10217) cache: M2C DIR[0m
V (10217) spi_master: polling trans done[0m
V (10217) bus_lock: dev 5 released.[0m
D (10227) spi_master: Allocate RX buffer for DMA[0m
V (10227) cache: addr_end: 0x4ff3f880[0m
V (10227) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10227) spi_master: polling trans[0m
V (10227) cache: addr_end: 0x4ff3f880[0m
V (10227) cache: M2C DIR[0m
V (10227) spi_master: polling trans done[0m
V (10227) bus_lock: dev 5 released.[0m
D (10237) spi_master: Allocate RX buffer for DMA[0m
V (10237) cache: addr_end: 0x4ff3f880[0m
V (10237) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10237) spi_master: polling trans[0m
V (10237) cache: addr_end: 0x4ff3f880[0m
V (10237) cache: M2C DIR[0m
V (10237) spi_master: polling trans done[0m
V (10237) bus_lock: dev 5 released.[0m
D (10247) spi_master: Allocate RX buffer for DMA[0m
V (10247) cache: addr_end: 0x4ff3f880[0m
V (10247) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10247) spi_master: polling trans[0m
V (10247) cache: addr_end: 0x4ff3f880[0m
V (10247) cache: M2C DIR[0m
V (10247) spi_master: polling trans done[0m
V (10247) bus_lock: dev 5 released.[0m
D (10257) spi_master: Allocate RX buffer for DMA[0m
V (10257) cache: addr_end: 0x4ff3f880[0m
V (10257) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10257) spi_master: polling trans[0m
V (10257) cache: addr_end: 0x4ff3f880[0m
V (10257) cache: M2C DIR[0m
V (10257) spi_master: polling trans done[0m
V (10257) bus_lock: dev 5 released.[0m
D (10267) spi_master: Allocate RX buffer for DMA[0m
V (10267) cache: addr_end: 0x4ff3f880[0m
V (10267) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10267) spi_master: polling trans[0m
V (10267) cache: addr_end: 0x4ff3f880[0m
V (10267) cache: M2C DIR[0m
V (10267) spi_master: polling trans done[0m
V (10267) bus_lock: dev 5 released.[0m
D (10277) spi_master: Allocate RX buffer for DMA[0m
V (10277) cache: addr_end: 0x4ff3f880[0m
V (10277) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10277) spi_master: polling trans[0m
V (10277) cache: addr_end: 0x4ff3f880[0m
V (10277) cache: M2C DIR[0m
V (10277) spi_master: polling trans done[0m
V (10277) bus_lock: dev 5 released.[0m
D (10287) spi_master: Allocate RX buffer for DMA[0m
V (10287) cache: addr_end: 0x4ff3f880[0m
V (10287) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10287) spi_master: polling trans[0m
V (10287) cache: addr_end: 0x4ff3f880[0m
V (10287) cache: M2C DIR[0m
V (10287) spi_master: polling trans done[0m
V (10287) bus_lock: dev 5 released.[0m
D (10297) spi_master: Allocate RX buffer for DMA[0m
V (10297) cache: addr_end: 0x4ff3f880[0m
V (10297) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10297) spi_master: polling trans[0m
V (10297) cache: addr_end: 0x4ff3f880[0m
V (10297) cache: M2C DIR[0m
V (10297) spi_master: polling trans done[0m
V (10297) bus_lock: dev 5 released.[0m
D (10307) spi_master: Allocate RX buffer for DMA[0m
V (10307) cache: addr_end: 0x4ff3f880[0m
V (10307) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10307) spi_master: polling trans[0m
V (10307) cache: addr_end: 0x4ff3f880[0m
V (10307) cache: M2C DIR[0m
V (10307) spi_master: polling trans done[0m
V (10307) bus_lock: dev 5 released.[0m
D (10317) spi_master: Allocate RX buffer for DMA[0m
V (10317) cache: addr_end: 0x4ff3f880[0m
V (10317) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10317) spi_master: polling trans[0m
V (10317) cache: addr_end: 0x4ff3f880[0m
V (10317) cache: M2C DIR[0m
V (10317) spi_master: polling trans done[0m
V (10317) bus_lock: dev 5 released.[0m
D (10327) spi_master: Allocate RX buffer for DMA[0m
V (10327) cache: addr_end: 0x4ff3f880[0m
V (10327) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10327) spi_master: polling trans[0m
V (10327) cache: addr_end: 0x4ff3f880[0m
V (10327) cache: M2C DIR[0m
V (10327) spi_master: polling trans done[0m
V (10327) bus_lock: dev 5 released.[0m
D (10337) spi_master: Allocate RX buffer for DMA[0m
V (10337) cache: addr_end: 0x4ff3f880[0m
V (10337) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10337) spi_master: polling trans[0m
V (10337) cache: addr_end: 0x4ff3f880[0m
V (10337) cache: M2C DIR[0m
V (10337) spi_master: polling trans done[0m
V (10337) bus_lock: dev 5 released.[0m
D (10347) spi_master: Allocate RX buffer for DMA[0m
V (10347) cache: addr_end: 0x4ff3f880[0m
V (10347) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10347) spi_master: polling trans[0m
V (10347) cache: addr_end: 0x4ff3f880[0m
V (10347) cache: M2C DIR[0m
V (10347) spi_master: polling trans done[0m
V (10347) bus_lock: dev 5 released.[0m
D (10357) spi_master: Allocate RX buffer for DMA[0m
V (10357) cache: addr_end: 0x4ff3f880[0m
V (10357) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10357) spi_master: polling trans[0m
V (10357) cache: addr_end: 0x4ff3f880[0m
V (10357) cache: M2C DIR[0m
V (10357) spi_master: polling trans done[0m
V (10357) bus_lock: dev 5 released.[0m
D (10367) spi_master: Allocate RX buffer for DMA[0m
V (10367) cache: addr_end: 0x4ff3f880[0m
V (10367) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10367) spi_master: polling trans[0m
V (10367) cache: addr_end: 0x4ff3f880[0m
V (10367) cache: M2C DIR[0m
V (10367) spi_master: polling trans done[0m
V (10367) bus_lock: dev 5 released.[0m
D (10377) spi_master: Allocate RX buffer for DMA[0m
V (10377) cache: addr_end: 0x4ff3f880[0m
V (10377) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10377) spi_master: polling trans[0m
V (10377) cache: addr_end: 0x4ff3f880[0m
V (10377) cache: M2C DIR[0m
V (10377) spi_master: polling trans done[0m
V (10377) bus_lock: dev 5 released.[0m
D (10387) spi_master: Allocate RX buffer for DMA[0m
V (10387) cache: addr_end: 0x4ff3f880[0m
V (10387) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10387) spi_master: polling trans[0m
V (10387) cache: addr_end: 0x4ff3f880[0m
V (10387) cache: M2C DIR[0m
V (10387) spi_master: polling trans done[0m
V (10387) bus_lock: dev 5 released.[0m
D (10397) spi_master: Allocate RX buffer for DMA[0m
V (10397) cache: addr_end: 0x4ff3f880[0m
V (10397) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10397) spi_master: polling trans[0m
V (10397) cache: addr_end: 0x4ff3f880[0m
V (10397) cache: M2C DIR[0m
V (10397) spi_master: polling trans done[0m
V (10397) bus_lock: dev 5 released.[0m
D (10407) spi_master: Allocate RX buffer for DMA[0m
V (10407) cache: addr_end: 0x4ff3f880[0m
V (10407) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10407) spi_master: polling trans[0m
V (10407) cache: addr_end: 0x4ff3f880[0m
V (10407) cache: M2C DIR[0m
V (10407) spi_master: polling trans done[0m
V (10407) bus_lock: dev 5 released.[0m
D (10417) spi_master: Allocate RX buffer for DMA[0m
V (10417) cache: addr_end: 0x4ff3f880[0m
V (10417) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10417) spi_master: polling trans[0m
V (10417) cache: addr_end: 0x4ff3f880[0m
V (10417) cache: M2C DIR[0m
V (10417) spi_master: polling trans done[0m
V (10417) bus_lock: dev 5 released.[0m
D (10427) spi_master: Allocate RX buffer for DMA[0m
V (10427) cache: addr_end: 0x4ff3f880[0m
V (10427) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10427) spi_master: polling trans[0m
V (10427) cache: addr_end: 0x4ff3f880[0m
V (10427) cache: M2C DIR[0m
V (10427) spi_master: polling trans done[0m
V (10427) bus_lock: dev 5 released.[0m
D (10437) spi_master: Allocate RX buffer for DMA[0m
V (10437) cache: addr_end: 0x4ff3f880[0m
V (10437) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10437) spi_master: polling trans[0m
V (10437) cache: addr_end: 0x4ff3f880[0m
V (10437) cache: M2C DIR[0m
V (10437) spi_master: polling trans done[0m
V (10437) bus_lock: dev 5 released.[0m
D (10447) spi_master: Allocate RX buffer for DMA[0m
V (10447) cache: addr_end: 0x4ff3f880[0m
V (10447) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10447) spi_master: polling trans[0m
V (10447) cache: addr_end: 0x4ff3f880[0m
V (10447) cache: M2C DIR[0m
V (10447) spi_master: polling trans done[0m
V (10447) bus_lock: dev 5 released.[0m
D (10457) spi_master: Allocate RX buffer for DMA[0m
V (10457) cache: addr_end: 0x4ff3f880[0m
V (10457) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10457) spi_master: polling trans[0m
V (10457) cache: addr_end: 0x4ff3f880[0m
V (10457) cache: M2C DIR[0m
V (10457) spi_master: polling trans done[0m
V (10457) bus_lock: dev 5 released.[0m
D (10467) spi_master: Allocate RX buffer for DMA[0m
V (10467) cache: addr_end: 0x4ff3f880[0m
V (10467) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10467) spi_master: polling trans[0m
V (10467) cache: addr_end: 0x4ff3f880[0m
V (10467) cache: M2C DIR[0m
V (10467) spi_master: polling trans done[0m
V (10467) bus_lock: dev 5 released.[0m
D (10477) spi_master: Allocate RX buffer for DMA[0m
V (10477) cache: addr_end: 0x4ff3f880[0m
V (10477) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10477) spi_master: polling trans[0m
V (10477) cache: addr_end: 0x4ff3f880[0m
V (10477) cache: M2C DIR[0m
V (10477) spi_master: polling trans done[0m
V (10477) bus_lock: dev 5 released.[0m
D (10487) spi_master: Allocate RX buffer for DMA[0m
V (10487) cache: addr_end: 0x4ff3f880[0m
V (10487) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10487) spi_master: polling trans[0m
V (10487) cache: addr_end: 0x4ff3f880[0m
V (10487) cache: M2C DIR[0m
V (10487) spi_master: polling trans done[0m
V (10487) bus_lock: dev 5 released.[0m
D (10497) spi_master: Allocate RX buffer for DMA[0m
V (10497) cache: addr_end: 0x4ff3f880[0m
V (10497) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10497) spi_master: polling trans[0m
V (10497) cache: addr_end: 0x4ff3f880[0m
V (10497) cache: M2C DIR[0m
V (10497) spi_master: polling trans done[0m
V (10497) bus_lock: dev 5 released.[0m
D (10507) spi_master: Allocate RX buffer for DMA[0m
V (10507) cache: addr_end: 0x4ff3f880[0m
V (10507) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10507) spi_master: polling trans[0m
V (10507) cache: addr_end: 0x4ff3f880[0m
V (10507) cache: M2C DIR[0m
V (10507) spi_master: polling trans done[0m
V (10507) bus_lock: dev 5 released.[0m
D (10517) spi_master: Allocate RX buffer for DMA[0m
V (10517) cache: addr_end: 0x4ff3f880[0m
V (10517) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10517) spi_master: polling trans[0m
V (10517) cache: addr_end: 0x4ff3f880[0m
V (10517) cache: M2C DIR[0m
V (10517) spi_master: polling trans done[0m
V (10517) bus_lock: dev 5 released.[0m
D (10527) spi_master: Allocate RX buffer for DMA[0m
V (10527) cache: addr_end: 0x4ff3f880[0m
V (10527) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10527) spi_master: polling trans[0m
V (10527) cache: addr_end: 0x4ff3f880[0m
V (10527) cache: M2C DIR[0m
V (10527) spi_master: polling trans done[0m
V (10527) bus_lock: dev 5 released.[0m
D (10537) spi_master: Allocate RX buffer for DMA[0m
V (10537) cache: addr_end: 0x4ff3f880[0m
V (10537) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10537) spi_master: polling trans[0m
V (10537) cache: addr_end: 0x4ff3f880[0m
V (10537) cache: M2C DIR[0m
V (10537) spi_master: polling trans done[0m
V (10537) bus_lock: dev 5 released.[0m
D (10547) spi_master: Allocate RX buffer for DMA[0m
V (10547) cache: addr_end: 0x4ff3f880[0m
V (10547) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10547) spi_master: polling trans[0m
V (10547) cache: addr_end: 0x4ff3f880[0m
V (10547) cache: M2C DIR[0m
V (10547) spi_master: polling trans done[0m
V (10547) bus_lock: dev 5 released.[0m
D (10557) spi_master: Allocate RX buffer for DMA[0m
V (10557) cache: addr_end: 0x4ff3f880[0m
V (10557) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10557) spi_master: polling trans[0m
V (10557) cache: addr_end: 0x4ff3f880[0m
V (10557) cache: M2C DIR[0m
V (10557) spi_master: polling trans done[0m
V (10557) bus_lock: dev 5 released.[0m
D (10567) spi_master: Allocate RX buffer for DMA[0m
V (10567) cache: addr_end: 0x4ff3f880[0m
V (10567) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10567) spi_master: polling trans[0m
V (10567) cache: addr_end: 0x4ff3f880[0m
V (10567) cache: M2C DIR[0m
V (10567) spi_master: polling trans done[0m
V (10567) bus_lock: dev 5 released.[0m
D (10577) spi_master: Allocate RX buffer for DMA[0m
V (10577) cache: addr_end: 0x4ff3f880[0m
V (10577) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10577) spi_master: polling trans[0m
V (10577) cache: addr_end: 0x4ff3f880[0m
V (10577) cache: M2C DIR[0m
V (10577) spi_master: polling trans done[0m
V (10577) bus_lock: dev 5 released.[0m
D (10587) spi_master: Allocate RX buffer for DMA[0m
V (10587) cache: addr_end: 0x4ff3f880[0m
V (10587) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10587) spi_master: polling trans[0m
V (10587) cache: addr_end: 0x4ff3f880[0m
V (10587) cache: M2C DIR[0m
V (10587) spi_master: polling trans done[0m
V (10587) bus_lock: dev 5 released.[0m
D (10597) spi_master: Allocate RX buffer for DMA[0m
V (10597) cache: addr_end: 0x4ff3f880[0m
V (10597) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10597) spi_master: polling trans[0m
V (10597) cache: addr_end: 0x4ff3f880[0m
V (10597) cache: M2C DIR[0m
V (10597) spi_master: polling trans done[0m
V (10597) bus_lock: dev 5 released.[0m
D (10607) spi_master: Allocate RX buffer for DMA[0m
V (10607) cache: addr_end: 0x4ff3f880[0m
V (10607) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10607) spi_master: polling trans[0m
V (10607) cache: addr_end: 0x4ff3f880[0m
V (10607) cache: M2C DIR[0m
V (10607) spi_master: polling trans done[0m
V (10607) bus_lock: dev 5 released.[0m
D (10617) spi_master: Allocate RX buffer for DMA[0m
V (10617) cache: addr_end: 0x4ff3f880[0m
V (10617) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10617) spi_master: polling trans[0m
V (10617) cache: addr_end: 0x4ff3f880[0m
V (10617) cache: M2C DIR[0m
V (10617) spi_master: polling trans done[0m
V (10617) bus_lock: dev 5 released.[0m
D (10627) spi_master: Allocate RX buffer for DMA[0m
V (10627) cache: addr_end: 0x4ff3f880[0m
V (10627) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10627) spi_master: polling trans[0m
V (10627) cache: addr_end: 0x4ff3f880[0m
V (10627) cache: M2C DIR[0m
V (10627) spi_master: polling trans done[0m
V (10627) bus_lock: dev 5 released.[0m
D (10637) spi_master: Allocate RX buffer for DMA[0m
V (10637) cache: addr_end: 0x4ff3f880[0m
V (10637) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10637) spi_master: polling trans[0m
V (10637) cache: addr_end: 0x4ff3f880[0m
V (10637) cache: M2C DIR[0m
V (10637) spi_master: polling trans done[0m
V (10637) bus_lock: dev 5 released.[0m
D (10647) spi_master: Allocate RX buffer for DMA[0m
V (10647) cache: addr_end: 0x4ff3f880[0m
V (10647) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10647) spi_master: polling trans[0m
V (10647) cache: addr_end: 0x4ff3f880[0m
V (10647) cache: M2C DIR[0m
V (10647) spi_master: polling trans done[0m
V (10647) bus_lock: dev 5 released.[0m
D (10657) spi_master: Allocate RX buffer for DMA[0m
V (10657) cache: addr_end: 0x4ff3f880[0m
V (10657) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10657) spi_master: polling trans[0m
V (10657) cache: addr_end: 0x4ff3f880[0m
V (10657) cache: M2C DIR[0m
V (10657) spi_master: polling trans done[0m
V (10657) bus_lock: dev 5 released.[0m
D (10667) spi_master: Allocate RX buffer for DMA[0m
V (10667) cache: addr_end: 0x4ff3f880[0m
V (10667) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10667) spi_master: polling trans[0m
V (10667) cache: addr_end: 0x4ff3f880[0m
V (10667) cache: M2C DIR[0m
V (10667) spi_master: polling trans done[0m
V (10667) bus_lock: dev 5 released.[0m
D (10677) spi_master: Allocate RX buffer for DMA[0m
V (10677) cache: addr_end: 0x4ff3f880[0m
V (10677) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10677) spi_master: polling trans[0m
V (10677) cache: addr_end: 0x4ff3f880[0m
V (10677) cache: M2C DIR[0m
V (10677) spi_master: polling trans done[0m
V (10677) bus_lock: dev 5 released.[0m
D (10687) spi_master: Allocate RX buffer for DMA[0m
V (10687) cache: addr_end: 0x4ff3f880[0m
V (10687) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10687) spi_master: polling trans[0m
V (10687) cache: addr_end: 0x4ff3f880[0m
V (10687) cache: M2C DIR[0m
V (10687) spi_master: polling trans done[0m
V (10687) bus_lock: dev 5 released.[0m
D (10697) spi_master: Allocate RX buffer for DMA[0m
V (10697) cache: addr_end: 0x4ff3f880[0m
V (10697) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10697) spi_master: polling trans[0m
V (10697) cache: addr_end: 0x4ff3f880[0m
V (10697) cache: M2C DIR[0m
V (10697) spi_master: polling trans done[0m
V (10697) bus_lock: dev 5 released.[0m
D (10707) spi_master: Allocate RX buffer for DMA[0m
V (10707) cache: addr_end: 0x4ff3f880[0m
V (10707) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10707) spi_master: polling trans[0m
V (10707) cache: addr_end: 0x4ff3f880[0m
V (10707) cache: M2C DIR[0m
V (10707) spi_master: polling trans done[0m
V (10707) bus_lock: dev 5 released.[0m
D (10717) spi_master: Allocate RX buffer for DMA[0m
V (10717) cache: addr_end: 0x4ff3f880[0m
V (10717) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10717) spi_master: polling trans[0m
V (10717) cache: addr_end: 0x4ff3f880[0m
V (10717) cache: M2C DIR[0m
V (10717) spi_master: polling trans done[0m
V (10717) bus_lock: dev 5 released.[0m
D (10727) spi_master: Allocate RX buffer for DMA[0m
V (10727) cache: addr_end: 0x4ff3f880[0m
V (10727) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10727) spi_master: polling trans[0m
V (10727) cache: addr_end: 0x4ff3f880[0m
V (10727) cache: M2C DIR[0m
V (10727) spi_master: polling trans done[0m
V (10727) bus_lock: dev 5 released.[0m
D (10737) spi_master: Allocate RX buffer for DMA[0m
V (10737) cache: addr_end: 0x4ff3f880[0m
V (10737) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10737) spi_master: polling trans[0m
V (10737) cache: addr_end: 0x4ff3f880[0m
V (10737) cache: M2C DIR[0m
V (10737) spi_master: polling trans done[0m
V (10737) bus_lock: dev 5 released.[0m
D (10747) spi_master: Allocate RX buffer for DMA[0m
V (10747) cache: addr_end: 0x4ff3f880[0m
V (10747) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10747) spi_master: polling trans[0m
V (10747) cache: addr_end: 0x4ff3f880[0m
V (10747) cache: M2C DIR[0m
V (10747) spi_master: polling trans done[0m
V (10747) bus_lock: dev 5 released.[0m
D (10757) spi_master: Allocate RX buffer for DMA[0m
V (10757) cache: addr_end: 0x4ff3f880[0m
V (10757) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10757) spi_master: polling trans[0m
V (10757) cache: addr_end: 0x4ff3f880[0m
V (10757) cache: M2C DIR[0m
V (10757) spi_master: polling trans done[0m
V (10757) bus_lock: dev 5 released.[0m
D (10767) spi_master: Allocate RX buffer for DMA[0m
V (10767) cache: addr_end: 0x4ff3f880[0m
V (10767) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10767) spi_master: polling trans[0m
V (10767) cache: addr_end: 0x4ff3f880[0m
V (10767) cache: M2C DIR[0m
V (10767) spi_master: polling trans done[0m
V (10767) bus_lock: dev 5 released.[0m
D (10777) spi_master: Allocate RX buffer for DMA[0m
V (10777) cache: addr_end: 0x4ff3f880[0m
V (10777) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10777) spi_master: polling trans[0m
V (10777) cache: addr_end: 0x4ff3f880[0m
V (10777) cache: M2C DIR[0m
V (10777) spi_master: polling trans done[0m
V (10777) bus_lock: dev 5 released.[0m
D (10787) spi_master: Allocate RX buffer for DMA[0m
V (10787) cache: addr_end: 0x4ff3f880[0m
V (10787) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10787) spi_master: polling trans[0m
V (10787) cache: addr_end: 0x4ff3f880[0m
V (10787) cache: M2C DIR[0m
V (10787) spi_master: polling trans done[0m
V (10787) bus_lock: dev 5 released.[0m
D (10797) spi_master: Allocate RX buffer for DMA[0m
V (10797) cache: addr_end: 0x4ff3f880[0m
V (10797) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10797) spi_master: polling trans[0m
V (10797) cache: addr_end: 0x4ff3f880[0m
V (10797) cache: M2C DIR[0m
V (10797) spi_master: polling trans done[0m
V (10797) bus_lock: dev 5 released.[0m
D (10807) spi_master: Allocate RX buffer for DMA[0m
V (10807) cache: addr_end: 0x4ff3f880[0m
V (10807) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10807) spi_master: polling trans[0m
V (10807) cache: addr_end: 0x4ff3f880[0m
V (10807) cache: M2C DIR[0m
V (10807) spi_master: polling trans done[0m
V (10807) bus_lock: dev 5 released.[0m
D (10817) spi_master: Allocate RX buffer for DMA[0m
V (10817) cache: addr_end: 0x4ff3f880[0m
V (10817) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10817) spi_master: polling trans[0m
V (10817) cache: addr_end: 0x4ff3f880[0m
V (10817) cache: M2C DIR[0m
V (10817) spi_master: polling trans done[0m
V (10817) bus_lock: dev 5 released.[0m
D (10827) spi_master: Allocate RX buffer for DMA[0m
V (10827) cache: addr_end: 0x4ff3f880[0m
V (10827) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10827) spi_master: polling trans[0m
V (10827) cache: addr_end: 0x4ff3f880[0m
V (10827) cache: M2C DIR[0m
V (10827) spi_master: polling trans done[0m
V (10827) bus_lock: dev 5 released.[0m
D (10837) spi_master: Allocate RX buffer for DMA[0m
V (10837) cache: addr_end: 0x4ff3f880[0m
V (10837) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10837) spi_master: polling trans[0m
V (10837) cache: addr_end: 0x4ff3f880[0m
V (10837) cache: M2C DIR[0m
V (10837) spi_master: polling trans done[0m
V (10837) bus_lock: dev 5 released.[0m
D (10847) spi_master: Allocate RX buffer for DMA[0m
V (10847) cache: addr_end: 0x4ff3f880[0m
V (10847) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10847) spi_master: polling trans[0m
V (10847) cache: addr_end: 0x4ff3f880[0m
V (10847) cache: M2C DIR[0m
V (10847) spi_master: polling trans done[0m
V (10847) bus_lock: dev 5 released.[0m
D (10857) spi_master: Allocate RX buffer for DMA[0m
V (10857) cache: addr_end: 0x4ff3f880[0m
V (10857) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10857) spi_master: polling trans[0m
V (10857) cache: addr_end: 0x4ff3f880[0m
V (10857) cache: M2C DIR[0m
V (10857) spi_master: polling trans done[0m
V (10857) bus_lock: dev 5 released.[0m
D (10867) spi_master: Allocate RX buffer for DMA[0m
V (10867) cache: addr_end: 0x4ff3f880[0m
V (10867) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10867) spi_master: polling trans[0m
V (10867) cache: addr_end: 0x4ff3f880[0m
V (10867) cache: M2C DIR[0m
V (10867) spi_master: polling trans done[0m
V (10867) bus_lock: dev 5 released.[0m
D (10877) spi_master: Allocate RX buffer for DMA[0m
V (10877) cache: addr_end: 0x4ff3f880[0m
V (10877) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10877) spi_master: polling trans[0m
V (10877) cache: addr_end: 0x4ff3f880[0m
V (10877) cache: M2C DIR[0m
V (10877) spi_master: polling trans done[0m
V (10877) bus_lock: dev 5 released.[0m
D (10887) spi_master: Allocate RX buffer for DMA[0m
V (10887) cache: addr_end: 0x4ff3f880[0m
V (10887) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10887) spi_master: polling trans[0m
V (10887) cache: addr_end: 0x4ff3f880[0m
V (10887) cache: M2C DIR[0m
V (10887) spi_master: polling trans done[0m
V (10887) bus_lock: dev 5 released.[0m
D (10897) spi_master: Allocate RX buffer for DMA[0m
V (10897) cache: addr_end: 0x4ff3f880[0m
V (10897) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10897) spi_master: polling trans[0m
V (10897) cache: addr_end: 0x4ff3f880[0m
V (10897) cache: M2C DIR[0m
V (10897) spi_master: polling trans done[0m
V (10897) bus_lock: dev 5 released.[0m
D (10907) spi_master: Allocate RX buffer for DMA[0m
V (10907) cache: addr_end: 0x4ff3f880[0m
V (10907) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10907) spi_master: polling trans[0m
V (10907) cache: addr_end: 0x4ff3f880[0m
V (10907) cache: M2C DIR[0m
V (10907) spi_master: polling trans done[0m
V (10907) bus_lock: dev 5 released.[0m
D (10917) spi_master: Allocate RX buffer for DMA[0m
V (10917) cache: addr_end: 0x4ff3f880[0m
V (10917) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10917) spi_master: polling trans[0m
V (10917) cache: addr_end: 0x4ff3f880[0m
V (10917) cache: M2C DIR[0m
V (10917) spi_master: polling trans done[0m
V (10917) bus_lock: dev 5 released.[0m
D (10927) spi_master: Allocate RX buffer for DMA[0m
V (10927) cache: addr_end: 0x4ff3f880[0m
V (10927) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10927) spi_master: polling trans[0m
V (10927) cache: addr_end: 0x4ff3f880[0m
V (10927) cache: M2C DIR[0m
V (10927) spi_master: polling trans done[0m
V (10927) bus_lock: dev 5 released.[0m
D (10937) spi_master: Allocate RX buffer for DMA[0m
V (10937) cache: addr_end: 0x4ff3f880[0m
V (10937) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10937) spi_master: polling trans[0m
V (10937) cache: addr_end: 0x4ff3f880[0m
V (10937) cache: M2C DIR[0m
V (10937) spi_master: polling trans done[0m
V (10937) bus_lock: dev 5 released.[0m
D (10947) spi_master: Allocate RX buffer for DMA[0m
V (10947) cache: addr_end: 0x4ff3f880[0m
V (10947) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10947) spi_master: polling trans[0m
V (10947) cache: addr_end: 0x4ff3f880[0m
V (10947) cache: M2C DIR[0m
V (10947) spi_master: polling trans done[0m
V (10947) bus_lock: dev 5 released.[0m
D (10957) spi_master: Allocate RX buffer for DMA[0m
V (10957) cache: addr_end: 0x4ff3f880[0m
V (10957) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10957) spi_master: polling trans[0m
V (10957) cache: addr_end: 0x4ff3f880[0m
V (10957) cache: M2C DIR[0m
V (10957) spi_master: polling trans done[0m
V (10957) bus_lock: dev 5 released.[0m
D (10967) spi_master: Allocate RX buffer for DMA[0m
V (10967) cache: addr_end: 0x4ff3f880[0m
V (10967) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10967) spi_master: polling trans[0m
V (10967) cache: addr_end: 0x4ff3f880[0m
V (10967) cache: M2C DIR[0m
V (10967) spi_master: polling trans done[0m
V (10967) bus_lock: dev 5 released.[0m
D (10977) spi_master: Allocate RX buffer for DMA[0m
V (10977) cache: addr_end: 0x4ff3f880[0m
V (10977) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10977) spi_master: polling trans[0m
V (10977) cache: addr_end: 0x4ff3f880[0m
V (10977) cache: M2C DIR[0m
V (10977) spi_master: polling trans done[0m
V (10977) bus_lock: dev 5 released.[0m
D (10987) spi_master: Allocate RX buffer for DMA[0m
V (10987) cache: addr_end: 0x4ff3f880[0m
V (10987) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10987) spi_master: polling trans[0m
V (10987) cache: addr_end: 0x4ff3f880[0m
V (10987) cache: M2C DIR[0m
V (10987) spi_master: polling trans done[0m
V (10987) bus_lock: dev 5 released.[0m
D (10997) spi_master: Allocate RX buffer for DMA[0m
V (10997) cache: addr_end: 0x4ff3f880[0m
V (10997) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (10997) spi_master: polling trans[0m
V (10997) cache: addr_end: 0x4ff3f880[0m
V (10997) cache: M2C DIR[0m
V (10997) spi_master: polling trans done[0m
V (10997) bus_lock: dev 5 released.[0m
D (11007) spi_master: Allocate RX buffer for DMA[0m
V (11007) cache: addr_end: 0x4ff3f880[0m
V (11007) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11007) spi_master: polling trans[0m
V (11007) cache: addr_end: 0x4ff3f880[0m
V (11007) cache: M2C DIR[0m
V (11007) spi_master: polling trans done[0m
V (11007) bus_lock: dev 5 released.[0m
D (11017) spi_master: Allocate RX buffer for DMA[0m
V (11017) cache: addr_end: 0x4ff3f880[0m
V (11017) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11017) spi_master: polling trans[0m
V (11017) cache: addr_end: 0x4ff3f880[0m
V (11017) cache: M2C DIR[0m
V (11017) spi_master: polling trans done[0m
V (11017) bus_lock: dev 5 released.[0m
D (11027) spi_master: Allocate RX buffer for DMA[0m
V (11027) cache: addr_end: 0x4ff3f880[0m
V (11027) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11027) spi_master: polling trans[0m
V (11027) cache: addr_end: 0x4ff3f880[0m
V (11027) cache: M2C DIR[0m
V (11027) spi_master: polling trans done[0m
V (11027) bus_lock: dev 5 released.[0m
D (11037) spi_master: Allocate RX buffer for DMA[0m
V (11037) cache: addr_end: 0x4ff3f880[0m
V (11037) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11037) spi_master: polling trans[0m
V (11037) cache: addr_end: 0x4ff3f880[0m
V (11037) cache: M2C DIR[0m
V (11037) spi_master: polling trans done[0m
V (11037) bus_lock: dev 5 released.[0m
D (11047) spi_master: Allocate RX buffer for DMA[0m
V (11047) cache: addr_end: 0x4ff3f880[0m
V (11047) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11047) spi_master: polling trans[0m
V (11047) cache: addr_end: 0x4ff3f880[0m
V (11047) cache: M2C DIR[0m
V (11047) spi_master: polling trans done[0m
V (11047) bus_lock: dev 5 released.[0m
D (11057) spi_master: Allocate RX buffer for DMA[0m
V (11057) cache: addr_end: 0x4ff3f880[0m
V (11057) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11057) spi_master: polling trans[0m
V (11057) cache: addr_end: 0x4ff3f880[0m
V (11057) cache: M2C DIR[0m
V (11057) spi_master: polling trans done[0m
V (11057) bus_lock: dev 5 released.[0m
D (11067) spi_master: Allocate RX buffer for DMA[0m
V (11067) cache: addr_end: 0x4ff3f880[0m
V (11067) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11067) spi_master: polling trans[0m
V (11067) cache: addr_end: 0x4ff3f880[0m
V (11067) cache: M2C DIR[0m
V (11067) spi_master: polling trans done[0m
V (11067) bus_lock: dev 5 released.[0m
D (11077) spi_master: Allocate RX buffer for DMA[0m
V (11077) cache: addr_end: 0x4ff3f880[0m
V (11077) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11077) spi_master: polling trans[0m
V (11077) cache: addr_end: 0x4ff3f880[0m
V (11077) cache: M2C DIR[0m
V (11077) spi_master: polling trans done[0m
V (11077) bus_lock: dev 5 released.[0m
D (11087) spi_master: Allocate RX buffer for DMA[0m
V (11087) cache: addr_end: 0x4ff3f880[0m
V (11087) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11087) spi_master: polling trans[0m
V (11087) cache: addr_end: 0x4ff3f880[0m
V (11087) cache: M2C DIR[0m
V (11087) spi_master: polling trans done[0m
V (11087) bus_lock: dev 5 released.[0m
D (11097) spi_master: Allocate RX buffer for DMA[0m
V (11097) cache: addr_end: 0x4ff3f880[0m
V (11097) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11097) spi_master: polling trans[0m
V (11097) cache: addr_end: 0x4ff3f880[0m
V (11097) cache: M2C DIR[0m
V (11097) spi_master: polling trans done[0m
V (11097) bus_lock: dev 5 released.[0m
D (11107) spi_master: Allocate RX buffer for DMA[0m
V (11107) cache: addr_end: 0x4ff3f880[0m
V (11107) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11107) spi_master: polling trans[0m
V (11107) cache: addr_end: 0x4ff3f880[0m
V (11107) cache: M2C DIR[0m
V (11107) spi_master: polling trans done[0m
V (11107) bus_lock: dev 5 released.[0m
D (11117) spi_master: Allocate RX buffer for DMA[0m
V (11117) cache: addr_end: 0x4ff3f880[0m
V (11117) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11117) spi_master: polling trans[0m
V (11117) cache: addr_end: 0x4ff3f880[0m
V (11117) cache: M2C DIR[0m
V (11117) spi_master: polling trans done[0m
V (11117) bus_lock: dev 5 released.[0m
D (11127) spi_master: Allocate RX buffer for DMA[0m
V (11127) cache: addr_end: 0x4ff3f880[0m
V (11127) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11127) spi_master: polling trans[0m
V (11127) cache: addr_end: 0x4ff3f880[0m
V (11127) cache: M2C DIR[0m
V (11127) spi_master: polling trans done[0m
V (11127) bus_lock: dev 5 released.[0m
D (11137) spi_master: Allocate RX buffer for DMA[0m
V (11137) cache: addr_end: 0x4ff3f880[0m
V (11137) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11137) spi_master: polling trans[0m
V (11137) cache: addr_end: 0x4ff3f880[0m
V (11137) cache: M2C DIR[0m
V (11137) spi_master: polling trans done[0m
V (11137) bus_lock: dev 5 released.[0m
D (11147) spi_master: Allocate RX buffer for DMA[0m
V (11147) cache: addr_end: 0x4ff3f880[0m
V (11147) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11147) spi_master: polling trans[0m
V (11147) cache: addr_end: 0x4ff3f880[0m
V (11147) cache: M2C DIR[0m
V (11147) spi_master: polling trans done[0m
V (11147) bus_lock: dev 5 released.[0m
D (11157) spi_master: Allocate RX buffer for DMA[0m
V (11157) cache: addr_end: 0x4ff3f880[0m
V (11157) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11157) spi_master: polling trans[0m
V (11157) cache: addr_end: 0x4ff3f880[0m
V (11157) cache: M2C DIR[0m
V (11157) spi_master: polling trans done[0m
V (11157) bus_lock: dev 5 released.[0m
D (11167) spi_master: Allocate RX buffer for DMA[0m
V (11167) cache: addr_end: 0x4ff3f880[0m
V (11167) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11167) spi_master: polling trans[0m
V (11167) cache: addr_end: 0x4ff3f880[0m
V (11167) cache: M2C DIR[0m
V (11167) spi_master: polling trans done[0m
V (11167) bus_lock: dev 5 released.[0m
D (11277) spi_master: Allocate TX buffer for DMA[0m
V (11277) cache: addr_end: 0x4ff3f880[0m
V (11277) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (11277) spi_master: polling trans[0m
V (11277) spi_master: polling trans done[0m
V (11277) bus_lock: dev 5 released.[0m
D (11277) spi_master: Allocate RX buffer for DMA[0m
V (11277) cache: addr_end: 0x4ff3f880[0m
V (11277) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11277) spi_master: polling trans[0m
V (11277) cache: addr_end: 0x4ff3f880[0m
V (11277) cache: M2C DIR[0m
V (11277) spi_master: polling trans done[0m
V (11277) bus_lock: dev 5 released.[0m
D (11277) spi_master: Allocate RX buffer for DMA[0m
V (11277) cache: addr_end: 0x4ff3f880[0m
V (11277) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11277) spi_master: polling trans[0m
V (11277) cache: addr_end: 0x4ff3f880[0m
V (11277) cache: M2C DIR[0m
V (11277) spi_master: polling trans done[0m
V (11277) bus_lock: dev 5 released.[0m
D (11277) spi_master: Allocate RX buffer for DMA[0m
V (11277) cache: addr_end: 0x4ff3f880[0m
V (11277) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11277) spi_master: polling trans[0m
V (11277) cache: addr_end: 0x4ff3f880[0m
V (11277) cache: M2C DIR[0m
V (11277) spi_master: polling trans done[0m
V (11277) bus_lock: dev 5 released.[0m
D (11277) spi_master: Allocate RX buffer for DMA[0m
V (11277) cache: addr_end: 0x4ff3f880[0m
V (11277) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11277) spi_master: polling trans[0m
V (11277) cache: addr_end: 0x4ff3f880[0m
V (11277) cache: M2C DIR[0m
V (11277) spi_master: polling trans done[0m
V (11277) bus_lock: dev 5 released.[0m
D (11287) spi_master: Allocate RX buffer for DMA[0m
V (11287) cache: addr_end: 0x4ff3f880[0m
V (11287) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11287) spi_master: polling trans[0m
V (11287) cache: addr_end: 0x4ff3f880[0m
V (11287) cache: M2C DIR[0m
V (11287) spi_master: polling trans done[0m
V (11287) bus_lock: dev 5 released.[0m
D (11297) spi_master: Allocate RX buffer for DMA[0m
V (11297) cache: addr_end: 0x4ff3f880[0m
V (11297) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11297) spi_master: polling trans[0m
V (11297) cache: addr_end: 0x4ff3f880[0m
V (11297) cache: M2C DIR[0m
V (11297) spi_master: polling trans done[0m
V (11297) bus_lock: dev 5 released.[0m
D (11307) spi_master: Allocate RX buffer for DMA[0m
V (11307) cache: addr_end: 0x4ff3f880[0m
V (11307) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11307) spi_master: polling trans[0m
V (11307) cache: addr_end: 0x4ff3f880[0m
V (11307) cache: M2C DIR[0m
V (11307) spi_master: polling trans done[0m
V (11307) bus_lock: dev 5 released.[0m
D (11317) spi_master: Allocate RX buffer for DMA[0m
V (11317) cache: addr_end: 0x4ff3f880[0m
V (11317) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11317) spi_master: polling trans[0m
V (11317) cache: addr_end: 0x4ff3f880[0m
V (11317) cache: M2C DIR[0m
V (11317) spi_master: polling trans done[0m
V (11317) bus_lock: dev 5 released.[0m
D (11327) spi_master: Allocate RX buffer for DMA[0m
V (11327) cache: addr_end: 0x4ff3f880[0m
V (11327) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11327) spi_master: polling trans[0m
V (11327) cache: addr_end: 0x4ff3f880[0m
V (11327) cache: M2C DIR[0m
V (11327) spi_master: polling trans done[0m
V (11327) bus_lock: dev 5 released.[0m
D (11337) spi_master: Allocate RX buffer for DMA[0m
V (11337) cache: addr_end: 0x4ff3f880[0m
V (11337) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11337) spi_master: polling trans[0m
V (11337) cache: addr_end: 0x4ff3f880[0m
V (11337) cache: M2C DIR[0m
V (11337) spi_master: polling trans done[0m
V (11337) bus_lock: dev 5 released.[0m
D (11347) spi_master: Allocate RX buffer for DMA[0m
V (11347) cache: addr_end: 0x4ff3f880[0m
V (11347) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11347) spi_master: polling trans[0m
V (11347) cache: addr_end: 0x4ff3f880[0m
V (11347) cache: M2C DIR[0m
V (11347) spi_master: polling trans done[0m
V (11347) bus_lock: dev 5 released.[0m
D (11357) spi_master: Allocate RX buffer for DMA[0m
V (11357) cache: addr_end: 0x4ff3f880[0m
V (11357) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11357) spi_master: polling trans[0m
V (11357) cache: addr_end: 0x4ff3f880[0m
V (11357) cache: M2C DIR[0m
V (11357) spi_master: polling trans done[0m
V (11357) bus_lock: dev 5 released.[0m
D (11367) spi_master: Allocate RX buffer for DMA[0m
V (11367) cache: addr_end: 0x4ff3f880[0m
V (11367) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11367) spi_master: polling trans[0m
V (11367) cache: addr_end: 0x4ff3f880[0m
V (11367) cache: M2C DIR[0m
V (11367) spi_master: polling trans done[0m
V (11367) bus_lock: dev 5 released.[0m
D (11377) spi_master: Allocate RX buffer for DMA[0m
V (11377) cache: addr_end: 0x4ff3f880[0m
V (11377) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11377) spi_master: polling trans[0m
V (11377) cache: addr_end: 0x4ff3f880[0m
V (11377) cache: M2C DIR[0m
V (11377) spi_master: polling trans done[0m
V (11377) bus_lock: dev 5 released.[0m
D (11387) spi_master: Allocate RX buffer for DMA[0m
V (11387) cache: addr_end: 0x4ff3f880[0m
V (11387) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11387) spi_master: polling trans[0m
V (11387) cache: addr_end: 0x4ff3f880[0m
V (11387) cache: M2C DIR[0m
V (11387) spi_master: polling trans done[0m
V (11387) bus_lock: dev 5 released.[0m
D (11397) spi_master: Allocate RX buffer for DMA[0m
V (11397) cache: addr_end: 0x4ff3f880[0m
V (11397) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11397) spi_master: polling trans[0m
V (11397) cache: addr_end: 0x4ff3f880[0m
V (11397) cache: M2C DIR[0m
V (11397) spi_master: polling trans done[0m
V (11397) bus_lock: dev 5 released.[0m
D (11407) spi_master: Allocate RX buffer for DMA[0m
V (11407) cache: addr_end: 0x4ff3f880[0m
V (11407) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11407) spi_master: polling trans[0m
V (11407) cache: addr_end: 0x4ff3f880[0m
V (11407) cache: M2C DIR[0m
V (11407) spi_master: polling trans done[0m
V (11407) bus_lock: dev 5 released.[0m
D (11417) spi_master: Allocate RX buffer for DMA[0m
V (11417) cache: addr_end: 0x4ff3f880[0m
V (11417) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11417) spi_master: polling trans[0m
V (11417) cache: addr_end: 0x4ff3f880[0m
V (11417) cache: M2C DIR[0m
V (11417) spi_master: polling trans done[0m
V (11417) bus_lock: dev 5 released.[0m
D (11427) spi_master: Allocate RX buffer for DMA[0m
V (11427) cache: addr_end: 0x4ff3f880[0m
V (11427) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11427) spi_master: polling trans[0m
V (11427) cache: addr_end: 0x4ff3f880[0m
V (11427) cache: M2C DIR[0m
V (11427) spi_master: polling trans done[0m
V (11427) bus_lock: dev 5 released.[0m
D (11437) spi_master: Allocate RX buffer for DMA[0m
V (11437) cache: addr_end: 0x4ff3f880[0m
V (11437) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11437) spi_master: polling trans[0m
V (11437) cache: addr_end: 0x4ff3f880[0m
V (11437) cache: M2C DIR[0m
V (11437) spi_master: polling trans done[0m
V (11437) bus_lock: dev 5 released.[0m
D (11447) spi_master: Allocate RX buffer for DMA[0m
V (11447) cache: addr_end: 0x4ff3f880[0m
V (11447) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11447) spi_master: polling trans[0m
V (11447) cache: addr_end: 0x4ff3f880[0m
V (11447) cache: M2C DIR[0m
V (11447) spi_master: polling trans done[0m
V (11447) bus_lock: dev 5 released.[0m
D (11457) spi_master: Allocate RX buffer for DMA[0m
V (11457) cache: addr_end: 0x4ff3f880[0m
V (11457) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11457) spi_master: polling trans[0m
V (11457) cache: addr_end: 0x4ff3f880[0m
V (11457) cache: M2C DIR[0m
V (11457) spi_master: polling trans done[0m
V (11457) bus_lock: dev 5 released.[0m
D (11467) spi_master: Allocate RX buffer for DMA[0m
V (11467) cache: addr_end: 0x4ff3f880[0m
V (11467) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11467) spi_master: polling trans[0m
V (11467) cache: addr_end: 0x4ff3f880[0m
V (11467) cache: M2C DIR[0m
V (11467) spi_master: polling trans done[0m
V (11467) bus_lock: dev 5 released.[0m
D (11477) spi_master: Allocate RX buffer for DMA[0m
V (11477) cache: addr_end: 0x4ff3f880[0m
V (11477) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11477) spi_master: polling trans[0m
V (11477) cache: addr_end: 0x4ff3f880[0m
V (11477) cache: M2C DIR[0m
V (11477) spi_master: polling trans done[0m
V (11477) bus_lock: dev 5 released.[0m
D (11487) spi_master: Allocate RX buffer for DMA[0m
V (11487) cache: addr_end: 0x4ff3f880[0m
V (11487) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11487) spi_master: polling trans[0m
V (11487) cache: addr_end: 0x4ff3f880[0m
V (11487) cache: M2C DIR[0m
V (11487) spi_master: polling trans done[0m
V (11487) bus_lock: dev 5 released.[0m
D (11497) spi_master: Allocate RX buffer for DMA[0m
V (11497) cache: addr_end: 0x4ff3f880[0m
V (11497) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11497) spi_master: polling trans[0m
V (11497) cache: addr_end: 0x4ff3f880[0m
V (11497) cache: M2C DIR[0m
V (11497) spi_master: polling trans done[0m
V (11497) bus_lock: dev 5 released.[0m
D (11507) spi_master: Allocate RX buffer for DMA[0m
V (11507) cache: addr_end: 0x4ff3f880[0m
V (11507) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11507) spi_master: polling trans[0m
V (11507) cache: addr_end: 0x4ff3f880[0m
V (11507) cache: M2C DIR[0m
V (11507) spi_master: polling trans done[0m
V (11507) bus_lock: dev 5 released.[0m
D (11517) spi_master: Allocate RX buffer for DMA[0m
V (11517) cache: addr_end: 0x4ff3f880[0m
V (11517) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11517) spi_master: polling trans[0m
V (11517) cache: addr_end: 0x4ff3f880[0m
V (11517) cache: M2C DIR[0m
V (11517) spi_master: polling trans done[0m
V (11517) bus_lock: dev 5 released.[0m
D (11527) spi_master: Allocate RX buffer for DMA[0m
V (11527) cache: addr_end: 0x4ff3f880[0m
V (11527) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11527) spi_master: polling trans[0m
V (11527) cache: addr_end: 0x4ff3f880[0m
V (11527) cache: M2C DIR[0m
V (11527) spi_master: polling trans done[0m
V (11527) bus_lock: dev 5 released.[0m
D (11537) spi_master: Allocate RX buffer for DMA[0m
V (11537) cache: addr_end: 0x4ff3f880[0m
V (11537) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11537) spi_master: polling trans[0m
V (11537) cache: addr_end: 0x4ff3f880[0m
V (11537) cache: M2C DIR[0m
V (11537) spi_master: polling trans done[0m
V (11537) bus_lock: dev 5 released.[0m
D (11547) spi_master: Allocate RX buffer for DMA[0m
V (11547) cache: addr_end: 0x4ff3f880[0m
V (11547) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11547) spi_master: polling trans[0m
V (11547) cache: addr_end: 0x4ff3f880[0m
V (11547) cache: M2C DIR[0m
V (11547) spi_master: polling trans done[0m
V (11547) bus_lock: dev 5 released.[0m
D (11557) spi_master: Allocate RX buffer for DMA[0m
V (11557) cache: addr_end: 0x4ff3f880[0m
V (11557) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11557) spi_master: polling trans[0m
V (11557) cache: addr_end: 0x4ff3f880[0m
V (11557) cache: M2C DIR[0m
V (11557) spi_master: polling trans done[0m
V (11557) bus_lock: dev 5 released.[0m
D (11567) spi_master: Allocate RX buffer for DMA[0m
V (11567) cache: addr_end: 0x4ff3f880[0m
V (11567) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11567) spi_master: polling trans[0m
V (11567) cache: addr_end: 0x4ff3f880[0m
V (11567) cache: M2C DIR[0m
V (11567) spi_master: polling trans done[0m
V (11567) bus_lock: dev 5 released.[0m
D (11577) spi_master: Allocate RX buffer for DMA[0m
V (11577) cache: addr_end: 0x4ff3f880[0m
V (11577) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11577) spi_master: polling trans[0m
V (11577) cache: addr_end: 0x4ff3f880[0m
V (11577) cache: M2C DIR[0m
V (11577) spi_master: polling trans done[0m
V (11577) bus_lock: dev 5 released.[0m
D (11587) spi_master: Allocate RX buffer for DMA[0m
V (11587) cache: addr_end: 0x4ff3f880[0m
V (11587) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11587) spi_master: polling trans[0m
V (11587) cache: addr_end: 0x4ff3f880[0m
V (11587) cache: M2C DIR[0m
V (11587) spi_master: polling trans done[0m
V (11587) bus_lock: dev 5 released.[0m
D (11597) spi_master: Allocate RX buffer for DMA[0m
V (11597) cache: addr_end: 0x4ff3f880[0m
V (11597) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11597) spi_master: polling trans[0m
V (11597) cache: addr_end: 0x4ff3f880[0m
V (11597) cache: M2C DIR[0m
V (11597) spi_master: polling trans done[0m
V (11597) bus_lock: dev 5 released.[0m
D (11607) spi_master: Allocate RX buffer for DMA[0m
V (11607) cache: addr_end: 0x4ff3f880[0m
V (11607) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11607) spi_master: polling trans[0m
V (11607) cache: addr_end: 0x4ff3f880[0m
V (11607) cache: M2C DIR[0m
V (11607) spi_master: polling trans done[0m
V (11607) bus_lock: dev 5 released.[0m
D (11617) spi_master: Allocate RX buffer for DMA[0m
V (11617) cache: addr_end: 0x4ff3f880[0m
V (11617) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11617) spi_master: polling trans[0m
V (11617) cache: addr_end: 0x4ff3f880[0m
V (11617) cache: M2C DIR[0m
V (11617) spi_master: polling trans done[0m
V (11617) bus_lock: dev 5 released.[0m
D (11627) spi_master: Allocate RX buffer for DMA[0m
V (11627) cache: addr_end: 0x4ff3f880[0m
V (11627) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11627) spi_master: polling trans[0m
V (11627) cache: addr_end: 0x4ff3f880[0m
V (11627) cache: M2C DIR[0m
V (11627) spi_master: polling trans done[0m
V (11627) bus_lock: dev 5 released.[0m
D (11637) spi_master: Allocate RX buffer for DMA[0m
V (11637) cache: addr_end: 0x4ff3f880[0m
V (11637) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11637) spi_master: polling trans[0m
V (11637) cache: addr_end: 0x4ff3f880[0m
V (11637) cache: M2C DIR[0m
V (11637) spi_master: polling trans done[0m
V (11637) bus_lock: dev 5 released.[0m
D (11647) spi_master: Allocate RX buffer for DMA[0m
V (11647) cache: addr_end: 0x4ff3f880[0m
V (11647) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11647) spi_master: polling trans[0m
V (11647) cache: addr_end: 0x4ff3f880[0m
V (11647) cache: M2C DIR[0m
V (11647) spi_master: polling trans done[0m
V (11647) bus_lock: dev 5 released.[0m
D (11657) spi_master: Allocate RX buffer for DMA[0m
V (11657) cache: addr_end: 0x4ff3f880[0m
V (11657) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11657) spi_master: polling trans[0m
V (11657) cache: addr_end: 0x4ff3f880[0m
V (11657) cache: M2C DIR[0m
V (11657) spi_master: polling trans done[0m
V (11657) bus_lock: dev 5 released.[0m
D (11667) spi_master: Allocate RX buffer for DMA[0m
V (11667) cache: addr_end: 0x4ff3f880[0m
V (11667) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11667) spi_master: polling trans[0m
V (11667) cache: addr_end: 0x4ff3f880[0m
V (11667) cache: M2C DIR[0m
V (11667) spi_master: polling trans done[0m
V (11667) bus_lock: dev 5 released.[0m
D (11677) spi_master: Allocate RX buffer for DMA[0m
V (11677) cache: addr_end: 0x4ff3f880[0m
V (11677) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11677) spi_master: polling trans[0m
V (11677) cache: addr_end: 0x4ff3f880[0m
V (11677) cache: M2C DIR[0m
V (11677) spi_master: polling trans done[0m
V (11677) bus_lock: dev 5 released.[0m
D (11687) spi_master: Allocate RX buffer for DMA[0m
V (11687) cache: addr_end: 0x4ff3f880[0m
V (11687) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11687) spi_master: polling trans[0m
V (11687) cache: addr_end: 0x4ff3f880[0m
V (11687) cache: M2C DIR[0m
V (11687) spi_master: polling trans done[0m
V (11687) bus_lock: dev 5 released.[0m
D (11697) spi_master: Allocate RX buffer for DMA[0m
V (11697) cache: addr_end: 0x4ff3f880[0m
V (11697) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11697) spi_master: polling trans[0m
V (11697) cache: addr_end: 0x4ff3f880[0m
V (11697) cache: M2C DIR[0m
V (11697) spi_master: polling trans done[0m
V (11697) bus_lock: dev 5 released.[0m
D (11707) spi_master: Allocate RX buffer for DMA[0m
V (11707) cache: addr_end: 0x4ff3f880[0m
V (11707) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11707) spi_master: polling trans[0m
V (11707) cache: addr_end: 0x4ff3f880[0m
V (11707) cache: M2C DIR[0m
V (11707) spi_master: polling trans done[0m
V (11707) bus_lock: dev 5 released.[0m
D (11717) spi_master: Allocate RX buffer for DMA[0m
V (11717) cache: addr_end: 0x4ff3f880[0m
V (11717) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11717) spi_master: polling trans[0m
V (11717) cache: addr_end: 0x4ff3f880[0m
V (11717) cache: M2C DIR[0m
V (11717) spi_master: polling trans done[0m
V (11717) bus_lock: dev 5 released.[0m
D (11727) spi_master: Allocate RX buffer for DMA[0m
V (11727) cache: addr_end: 0x4ff3f880[0m
V (11727) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11727) spi_master: polling trans[0m
V (11727) cache: addr_end: 0x4ff3f880[0m
V (11727) cache: M2C DIR[0m
V (11727) spi_master: polling trans done[0m
V (11727) bus_lock: dev 5 released.[0m
D (11737) spi_master: Allocate RX buffer for DMA[0m
V (11737) cache: addr_end: 0x4ff3f880[0m
V (11737) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11737) spi_master: polling trans[0m
V (11737) cache: addr_end: 0x4ff3f880[0m
V (11737) cache: M2C DIR[0m
V (11737) spi_master: polling trans done[0m
V (11737) bus_lock: dev 5 released.[0m
D (11747) spi_master: Allocate RX buffer for DMA[0m
V (11747) cache: addr_end: 0x4ff3f880[0m
V (11747) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11747) spi_master: polling trans[0m
V (11747) cache: addr_end: 0x4ff3f880[0m
V (11747) cache: M2C DIR[0m
V (11747) spi_master: polling trans done[0m
V (11747) bus_lock: dev 5 released.[0m
D (11757) spi_master: Allocate RX buffer for DMA[0m
V (11757) cache: addr_end: 0x4ff3f880[0m
V (11757) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11757) spi_master: polling trans[0m
V (11757) cache: addr_end: 0x4ff3f880[0m
V (11757) cache: M2C DIR[0m
V (11757) spi_master: polling trans done[0m
V (11757) bus_lock: dev 5 released.[0m
D (11767) spi_master: Allocate RX buffer for DMA[0m
V (11767) cache: addr_end: 0x4ff3f880[0m
V (11767) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11767) spi_master: polling trans[0m
V (11767) cache: addr_end: 0x4ff3f880[0m
V (11767) cache: M2C DIR[0m
V (11767) spi_master: polling trans done[0m
V (11767) bus_lock: dev 5 released.[0m
D (11777) spi_master: Allocate RX buffer for DMA[0m
V (11777) cache: addr_end: 0x4ff3f880[0m
V (11777) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11777) spi_master: polling trans[0m
V (11777) cache: addr_end: 0x4ff3f880[0m
V (11777) cache: M2C DIR[0m
V (11777) spi_master: polling trans done[0m
V (11777) bus_lock: dev 5 released.[0m
D (11787) spi_master: Allocate RX buffer for DMA[0m
V (11787) cache: addr_end: 0x4ff3f880[0m
V (11787) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11787) spi_master: polling trans[0m
V (11787) cache: addr_end: 0x4ff3f880[0m
V (11787) cache: M2C DIR[0m
V (11787) spi_master: polling trans done[0m
V (11787) bus_lock: dev 5 released.[0m
D (11797) spi_master: Allocate RX buffer for DMA[0m
V (11797) cache: addr_end: 0x4ff3f880[0m
V (11797) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11797) spi_master: polling trans[0m
V (11797) cache: addr_end: 0x4ff3f880[0m
V (11797) cache: M2C DIR[0m
V (11797) spi_master: polling trans done[0m
V (11797) bus_lock: dev 5 released.[0m
D (11807) spi_master: Allocate RX buffer for DMA[0m
V (11807) cache: addr_end: 0x4ff3f880[0m
V (11807) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (11807) spi_master: polling trans[0m
V (11807) cache: addr_end: 0x4ff3f880[0m
V (11807) cache: M2C DIR[0m
V (11807) spi_master: polling trans done[0m
V (11807) bus_lock: dev 5 released.[0m
E BOD: Brownout detector was triggered
