title_sprite.v,verilog,xil_defaultlib,../../../../coursework.gen/sources_1/ip/title_sprite/sim/title_sprite.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
