Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct 24 17:56:33 2024
| Host         : ES2172 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AES_ECB_wrapper_timing_summary_routed.rpt -pb AES_ECB_wrapper_timing_summary_routed.pb -rpx AES_ECB_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_ECB_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.264        0.000                      0                 2924        0.050        0.000                      0                 2924        9.020        0.000                       0                  1346  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.264        0.000                      0                 2924        0.050        0.000                      0                 2924        9.020        0.000                       0                  1346  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.264ns  (required time - arrival time)
  Source:                 AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 2.702ns (35.026%)  route 5.012ns (64.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.704     3.012    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X1Y12         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.466 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/DOBDO[7]
                         net (fo=12, routed)          3.795     9.261    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/text_out_reg[103][7]
    SLICE_X10Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.385 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa30_reg_i_24/O
                         net (fo=1, routed)           0.466     9.851    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa30_next__7[0]
    SLICE_X10Y27         LUT4 (Prop_lut4_I2_O)        0.124     9.975 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa30_reg_i_8/O
                         net (fo=1, routed)           0.752    10.727    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0_n_135
    RAMB18_X0Y10         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.537    22.729    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg/CLKARDCLK
                         clock pessimism              0.130    22.859    
                         clock uncertainty           -0.302    22.557    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.991    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg
  -------------------------------------------------------------------
                         required time                         21.991    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                 11.264    

Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa02_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 2.702ns (35.242%)  route 4.965ns (64.758%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 22.727 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.723     3.031    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X0Y16         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa02_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.485 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa02_reg/DOADO[0]
                         net (fo=6, routed)           2.770     8.256    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/text_out_reg[63][0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.380 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa32_reg_i_24/O
                         net (fo=1, routed)           1.093     9.473    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa32_next__7[0]
    SLICE_X14Y28         LUT4 (Prop_lut4_I2_O)        0.124     9.597 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa32_reg_i_8/O
                         net (fo=1, routed)           1.102    10.698    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0_n_247
    RAMB18_X1Y12         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.535    22.727    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X1Y12         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKARDCLK
                         clock pessimism              0.130    22.857    
                         clock uncertainty           -0.302    22.555    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.989    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg
  -------------------------------------------------------------------
                         required time                         21.989    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.389ns  (required time - arrival time)
  Source:                 AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa20_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.702ns (35.617%)  route 4.884ns (64.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.704     3.012    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X1Y12         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.466 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/DOBDO[7]
                         net (fo=12, routed)          3.449     8.916    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/text_out_reg[103][7]
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.124     9.040 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa20_reg_i_21/O
                         net (fo=1, routed)           0.688     9.728    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa20_reg_i_21_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I4_O)        0.124     9.852 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa20_reg_i_5/O
                         net (fo=1, routed)           0.747    10.599    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0_n_196
    RAMB18_X0Y9          RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa20_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.534    22.726    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X0Y9          RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa20_reg/CLKARDCLK
                         clock pessimism              0.130    22.856    
                         clock uncertainty           -0.302    22.554    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.988    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa20_reg
  -------------------------------------------------------------------
                         required time                         21.988    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                 11.389    

Slack (MET) :             11.432ns  (required time - arrival time)
  Source:                 AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa12_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.554ns  (logic 2.702ns (35.768%)  route 4.852ns (64.232%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.707     3.015    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X1Y12         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     5.469 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/DOADO[7]
                         net (fo=12, routed)          3.386     8.855    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/DOADO[7]
    SLICE_X6Y35          LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa12_reg_i_25/O
                         net (fo=1, routed)           0.675     9.654    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa13_next__7[7]
    SLICE_X6Y35          LUT4 (Prop_lut4_I2_O)        0.124     9.778 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa12_reg_i_9/O
                         net (fo=1, routed)           0.791    10.570    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0_n_184
    RAMB18_X0Y17         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa12_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.548    22.740    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X0Y17         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa12_reg/CLKBWRCLK
                         clock pessimism              0.130    22.870    
                         clock uncertainty           -0.302    22.568    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    22.002    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa12_reg
  -------------------------------------------------------------------
                         required time                         22.002    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                 11.432    

Slack (MET) :             11.440ns  (required time - arrival time)
  Source:                 AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 2.702ns (35.843%)  route 4.836ns (64.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.704     3.012    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X1Y12         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.466 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/DOBDO[7]
                         net (fo=12, routed)          3.646     9.112    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa33_sub[7]
    SLICE_X10Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.236 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg_i_23/O
                         net (fo=1, routed)           0.547     9.783    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa30_reg_3
    SLICE_X13Y27         LUT5 (Prop_lut5_I3_O)        0.124     9.907 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa30_reg_i_7/O
                         net (fo=1, routed)           0.644    10.551    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0_n_134
    RAMB18_X0Y10         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.537    22.729    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg/CLKARDCLK
                         clock pessimism              0.130    22.859    
                         clock uncertainty           -0.302    22.557    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    21.991    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg
  -------------------------------------------------------------------
                         required time                         21.991    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                 11.440    

Slack (MET) :             11.462ns  (required time - arrival time)
  Source:                 AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa02_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 2.702ns (36.058%)  route 4.792ns (63.942%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 22.724 - 20.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.722     3.030    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X0Y16         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa02_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.484 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa02_reg/DOBDO[7]
                         net (fo=12, routed)          2.666     8.150    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa03_sub[7]
    SLICE_X11Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.274 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg_i_29/O
                         net (fo=1, routed)           0.818     9.092    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa32_reg_1
    SLICE_X12Y28         LUT5 (Prop_lut5_I3_O)        0.124     9.216 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa32_reg_i_13/O
                         net (fo=1, routed)           1.308    10.524    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0_n_180
    RAMB18_X1Y12         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.532    22.724    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X1Y12         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKBWRCLK
                         clock pessimism              0.130    22.854    
                         clock uncertainty           -0.302    22.552    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    21.986    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg
  -------------------------------------------------------------------
                         required time                         21.986    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                 11.462    

Slack (MET) :             11.589ns  (required time - arrival time)
  Source:                 AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 2.702ns (36.566%)  route 4.687ns (63.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.704     3.012    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X1Y12         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.466 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/DOBDO[7]
                         net (fo=12, routed)          3.444     8.911    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa33_sub[7]
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg_i_21/O
                         net (fo=1, routed)           0.402     9.437    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa30_reg_2
    SLICE_X9Y27          LUT5 (Prop_lut5_I3_O)        0.124     9.561 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0/sa30_reg_i_5/O
                         net (fo=1, routed)           0.841    10.402    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/u0_n_132
    RAMB18_X0Y10         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.537    22.729    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg/CLKARDCLK
                         clock pessimism              0.130    22.859    
                         clock uncertainty           -0.302    22.557    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.991    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa30_reg
  -------------------------------------------------------------------
                         required time                         21.991    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 11.589    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 AES_ECB_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/slv_reg1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 0.580ns (7.659%)  route 6.993ns (92.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.682     2.990    AES_ECB_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y48         FDRE                                         r  AES_ECB_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  AES_ECB_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.463     3.909    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/s00_axi_aresetn
    SLICE_X9Y47          LUT1 (Prop_lut1_I0_O)        0.124     4.033 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/axi_awready_i_1/O
                         net (fo=398, routed)         6.530    10.563    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/SR[0]
    SLICE_X19Y31         FDRE                                         r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/slv_reg1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.490    22.683    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y31         FDRE                                         r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                         clock pessimism              0.230    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X19Y31         FDRE (Setup_fdre_C_R)       -0.429    22.182    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         22.182    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 AES_ECB_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/slv_reg1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 0.580ns (7.659%)  route 6.993ns (92.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.682     2.990    AES_ECB_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y48         FDRE                                         r  AES_ECB_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  AES_ECB_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.463     3.909    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/s00_axi_aresetn
    SLICE_X9Y47          LUT1 (Prop_lut1_I0_O)        0.124     4.033 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/axi_awready_i_1/O
                         net (fo=398, routed)         6.530    10.563    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/SR[0]
    SLICE_X19Y31         FDRE                                         r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/slv_reg1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.490    22.683    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y31         FDRE                                         r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                         clock pessimism              0.230    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X19Y31         FDRE (Setup_fdre_C_R)       -0.429    22.182    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         22.182    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 AES_ECB_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/slv_reg1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 0.580ns (7.659%)  route 6.993ns (92.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.682     2.990    AES_ECB_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y48         FDRE                                         r  AES_ECB_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  AES_ECB_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.463     3.909    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/s00_axi_aresetn
    SLICE_X9Y47          LUT1 (Prop_lut1_I0_O)        0.124     4.033 r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/axi_awready_i_1/O
                         net (fo=398, routed)         6.530    10.563    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/SR[0]
    SLICE_X19Y31         FDRE                                         r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/slv_reg1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.490    22.683    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y31         FDRE                                         r  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                         clock pessimism              0.230    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X19Y31         FDRE (Setup_fdre_C_R)       -0.429    22.182    AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/slv_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         22.182    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                 11.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.584     0.925    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.218     1.284    AES_ECB_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  AES_ECB_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.893     1.263    AES_ECB_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_ECB_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    AES_ECB_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.070%)  route 0.191ns (59.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.584     0.925    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.191     1.244    AES_ECB_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  AES_ECB_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.893     1.263    AES_ECB_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_ECB_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    AES_ECB_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.836%)  route 0.252ns (64.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.584     0.925    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.252     1.318    AES_ECB_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  AES_ECB_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.893     1.263    AES_ECB_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_ECB_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    AES_ECB_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.469%)  route 0.243ns (65.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.586     0.927    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.243     1.298    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[21]
    SLICE_X3Y50          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.853     1.223    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.018     1.212    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.954%)  route 0.123ns (49.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.586     0.927    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y49          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.123     1.178    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y49          SRL16E                                       r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.852     1.222    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y49          SRL16E                                       r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.090    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.790%)  route 0.230ns (64.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.584     0.925    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.230     1.282    AES_ECB_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  AES_ECB_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.893     1.263    AES_ECB_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_ECB_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    AES_ECB_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.086%)  route 0.179ns (55.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.584     0.925    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y42          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.179     1.244    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y42          SRLC32E                                      r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.850     1.220    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.584     0.925    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.115     1.181    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y42          SRLC32E                                      r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.850     1.220    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.067    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.584     0.925    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.102     1.168    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y50          SRL16E                                       r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.853     1.223    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.049    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.585     0.926    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y46          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.059     1.125    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X2Y46          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.853     1.223    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y46          FDRE                                         r  AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.076     1.002    AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { AES_ECB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y12  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y12  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa32_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y16  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa02_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y16  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa02_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y9   AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa20_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y9   AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa20_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y15  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa10_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y15  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa10_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y11  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa22_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y11  AES_ECB_i/AES_ECB_ENCRYPT_2_0/inst/AES_ECB_ENCRYPT_2_v1_0_S00_AXI_inst/my_aes/sa22_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y45   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y45   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y45   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y42   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y45   AES_ECB_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK



