# TCL File Generated by Component Editor 20.1
# Sun May 25 01:43:22 BST 2025
# DO NOT MODIFY


# 
# groove_sample_timestamp "groove_sample_timestamp" v1.0
# Cameron Wade 2025.05.25.01:43:22
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module groove_sample_timestamp
# 
set_module_property DESCRIPTION ""
set_module_property NAME groove_sample_timestamp
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Cameron Wade"
set_module_property DISPLAY_NAME groove_sample_timestamp
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL groove_sample_timestamp
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file groove_sample_timestamp.v VERILOG PATH groove_sample_timestamp/groove_sample_timestamp.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point afl_ltr
# 
add_interface afl_ltr conduit end
set_interface_property afl_ltr associatedClock clock
set_interface_property afl_ltr associatedReset ""
set_interface_property afl_ltr ENABLED true
set_interface_property afl_ltr EXPORT_OF ""
set_interface_property afl_ltr PORT_NAME_MAP ""
set_interface_property afl_ltr CMSIS_SVD_VARIABLES ""
set_interface_property afl_ltr SVD_ADDRESS_GROUP ""

add_interface_port afl_ltr afll_ltr export Input 32


# 
# connection point dir
# 
add_interface dir conduit end
set_interface_property dir associatedClock clock
set_interface_property dir associatedReset ""
set_interface_property dir ENABLED true
set_interface_property dir EXPORT_OF ""
set_interface_property dir PORT_NAME_MAP ""
set_interface_property dir CMSIS_SVD_VARIABLES ""
set_interface_property dir SVD_ADDRESS_GROUP ""

add_interface_port dir dir export Input 1


# 
# connection point sample_out
# 
add_interface sample_out conduit end
set_interface_property sample_out associatedClock clock
set_interface_property sample_out associatedReset ""
set_interface_property sample_out ENABLED true
set_interface_property sample_out EXPORT_OF ""
set_interface_property sample_out PORT_NAME_MAP ""
set_interface_property sample_out CMSIS_SVD_VARIABLES ""
set_interface_property sample_out SVD_ADDRESS_GROUP ""

add_interface_port sample_out sample_out export Output 16


# 
# connection point sample_valid
# 
add_interface sample_valid conduit end
set_interface_property sample_valid associatedClock clock
set_interface_property sample_valid associatedReset ""
set_interface_property sample_valid ENABLED true
set_interface_property sample_valid EXPORT_OF ""
set_interface_property sample_valid PORT_NAME_MAP ""
set_interface_property sample_valid CMSIS_SVD_VARIABLES ""
set_interface_property sample_valid SVD_ADDRESS_GROUP ""

add_interface_port sample_valid sample_valid export Output 1


# 
# connection point sig_time
# 
add_interface sig_time conduit end
set_interface_property sig_time associatedClock clock
set_interface_property sig_time associatedReset ""
set_interface_property sig_time ENABLED true
set_interface_property sig_time EXPORT_OF ""
set_interface_property sig_time PORT_NAME_MAP ""
set_interface_property sig_time CMSIS_SVD_VARIABLES ""
set_interface_property sig_time SVD_ADDRESS_GROUP ""

add_interface_port sig_time sig_time export Input 32


# 
# connection point sig_start
# 
add_interface sig_start conduit end
set_interface_property sig_start associatedClock clock
set_interface_property sig_start associatedReset ""
set_interface_property sig_start ENABLED true
set_interface_property sig_start EXPORT_OF ""
set_interface_property sig_start PORT_NAME_MAP ""
set_interface_property sig_start CMSIS_SVD_VARIABLES ""
set_interface_property sig_start SVD_ADDRESS_GROUP ""

add_interface_port sig_start sync_start export Input 1


# 
# connection point afl_rtl
# 
add_interface afl_rtl conduit end
set_interface_property afl_rtl associatedClock clock
set_interface_property afl_rtl associatedReset ""
set_interface_property afl_rtl ENABLED true
set_interface_property afl_rtl EXPORT_OF ""
set_interface_property afl_rtl PORT_NAME_MAP ""
set_interface_property afl_rtl CMSIS_SVD_VARIABLES ""
set_interface_property afl_rtl SVD_ADDRESS_GROUP ""

add_interface_port afl_rtl afll_rtl export Input 32

