// Seed: 3672526667
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output tri id_1;
  assign id_1 = 1 ? -1 : 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd29,
    parameter id_4  = 32'd49
) (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wand _id_4,
    output tri id_5
    , _id_13,
    input wand id_6,
    input tri1 id_7
    , id_14,
    input supply1 id_8,
    output supply1 id_9,
    input wire id_10,
    input wand id_11
);
  logic [id_4 : 1] id_15[-1 'd0 : id_13];
  ;
  module_0 modCall_1 (
      id_15,
      id_14,
      id_15,
      id_14,
      id_15
  );
endmodule
