#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Sep 26 19:16:32 2022
# Process ID: 17232
# Current directory: D:/1111/DCCL/VIVADO/Lab1/LFSR23
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1480 D:\1111\DCCL\VIVADO\Lab1\LFSR23\project_1.xpr
# Log file: D:/1111/DCCL/VIVADO/Lab1/LFSR23/vivado.log
# Journal file: D:/1111/DCCL/VIVADO/Lab1/LFSR23\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1111/DCCL/VIVADO/Lab1/LFSR23/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/1111/DCCL/VIVADO/LFSR23' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 842.988 ; gain = 196.383
update_compile_order -fileset sources_1
close_project
create_project Gold_code D:/1111/DCCL/VIVADO/Lab1/Gold_code -part xc7a200tfbv676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
file mkdir D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new
close [ open D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/Gold_code.v w ]
add_files D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/Gold_code.v
update_compile_order -fileset sources_1
file mkdir D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/GD_code_tb.v w ]
add_files -fileset sim_1 D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/GD_code_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
[Mon Sep 26 19:30:06 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GD_code_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GD_code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/GD_code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GD_code_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xelab -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <LFSR_23> not found while processing module instance <uut1> [D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/GD_code_tb.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GD_code_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GD_code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/GD_code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GD_code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xelab -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <LFSR_23> not found while processing module instance <uut1> [D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/GD_code_tb.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GD_code_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GD_code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/Gold_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gold_code
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/Gold_code.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/GD_code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GD_code_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xelab -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Gold_code
Compiling module xil_defaultlib.GD_code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GD_code_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim/xsim.dir/GD_code_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim/xsim.dir/GD_code_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 26 19:32:12 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 26 19:32:12 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 889.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GD_code_tb_behav -key {Behavioral:sim_1:Functional:GD_code_tb} -tclbatch {GD_code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source GD_code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GD_code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 912.465 ; gain = 23.012
run all
$stop called at time : 40010 ns : File "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/GD_code_tb.v" Line 16
run all
run: Time (s): cpu = 00:00:57 ; elapsed = 00:00:48 . Memory (MB): peak = 915.078 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Sep 26 19:36:02 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 915.078 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GD_code_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GD_code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/Gold_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR103
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/Gold_code.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/GD_code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GD_code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xelab -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR103
Compiling module xil_defaultlib.GD_code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GD_code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GD_code_tb_behav -key {Behavioral:sim_1:Functional:GD_code_tb} -tclbatch {GD_code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source GD_code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GD_code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 915.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/Gold_code.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/LFSR103.v
export_ip_user_files -of_objects  [get_files D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/Gold_code.v] -no_script -reset -force -quiet
remove_files  D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/Gold_code.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GD_code_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GD_code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/LFSR103.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR103
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/LFSR103.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/GD_code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GD_code_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xelab -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR103
Compiling module xil_defaultlib.GD_code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GD_code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GD_code_tb_behav -key {Behavioral:sim_1:Functional:GD_code_tb} -tclbatch {GD_code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source GD_code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GD_code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 917.453 ; gain = 0.000
close [ open D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/LFSR_133.v w ]
add_files D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/LFSR_133.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/LFSR133_tb.v w ]
add_files -fileset sim_1 D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/LFSR133_tb.v
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GD_code_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GD_code_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xelab -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GD_code_tb_behav -key {Behavioral:sim_1:Functional:GD_code_tb} -tclbatch {GD_code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source GD_code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GD_code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 918.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GD_code_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GD_code_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xelab -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GD_code_tb_behav -key {Behavioral:sim_1:Functional:GD_code_tb} -tclbatch {GD_code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source GD_code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GD_code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 918.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GD_code_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GD_code_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xelab -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GD_code_tb_behav -key {Behavioral:sim_1:Functional:GD_code_tb} -tclbatch {GD_code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source GD_code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GD_code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 931.879 ; gain = 13.688
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GD_code_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GD_code_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xelab -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GD_code_tb_behav -key {Behavioral:sim_1:Functional:GD_code_tb} -tclbatch {GD_code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source GD_code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GD_code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 956.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GD_code_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GD_code_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xelab -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GD_code_tb_behav xil_defaultlib.GD_code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GD_code_tb_behav -key {Behavioral:sim_1:Functional:GD_code_tb} -tclbatch {GD_code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source GD_code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GD_code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 959.305 ; gain = 0.000
set_property top LFSR133_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property top LFSR133 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LFSR133_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LFSR133_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/LFSR_133.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR133
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/LFSR_133.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/LFSR133_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR133_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
"xelab -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LFSR133_tb_behav xil_defaultlib.LFSR133_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f8c20142567d4aebb2391d475de3db5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LFSR133_tb_behav xil_defaultlib.LFSR133_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR133
Compiling module xil_defaultlib.LFSR133_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LFSR133_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim/xsim.dir/LFSR133_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim/xsim.dir/LFSR133_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 26 19:56:51 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 26 19:56:51 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 968.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LFSR133_tb_behav -key {Behavioral:sim_1:Functional:LFSR133_tb} -tclbatch {LFSR133_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source LFSR133_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LFSR133_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 968.988 ; gain = 0.000
run all
$stop called at time : 40010 ns : File "D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sim_1/new/LFSR133_tb.v" Line 16
run all
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1063.773 ; gain = 52.035
close [ open D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/Gold_top.v w ]
add_files D:/1111/DCCL/VIVADO/Lab1/Gold_code/Gold_code.srcs/sources_1/new/Gold_top.v
update_compile_order -fileset sources_1
set_property top Gold_top [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {D:/1111/DCCL/VIVADO/Lab1/Gold_code/LFSR133_tb.wcfg}
add_files -fileset sim_1 -norecurse D:/1111/DCCL/VIVADO/Lab1/Gold_code/LFSR133_tb.wcfg
set_property xsim.view D:/1111/DCCL/VIVADO/Lab1/Gold_code/LFSR133_tb.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1625.855 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 26 20:12:33 2022...
