;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxSts__2__MASK EQU 0x04
UART_BUART_sRX_RxSts__2__POS EQU 2
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x3C
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x20
UART_RXInternalInterrupt__INTC_NUMBER EQU 5
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x80
UART_TXInternalInterrupt__INTC_NUMBER EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; DIP_0
DIP_0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
DIP_0__0__MASK EQU 0x01
DIP_0__0__PC EQU CYREG_PRT3_PC0
DIP_0__0__PORT EQU 3
DIP_0__0__SHIFT EQU 0
DIP_0__AG EQU CYREG_PRT3_AG
DIP_0__AMUX EQU CYREG_PRT3_AMUX
DIP_0__BIE EQU CYREG_PRT3_BIE
DIP_0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DIP_0__BYP EQU CYREG_PRT3_BYP
DIP_0__CTL EQU CYREG_PRT3_CTL
DIP_0__DM0 EQU CYREG_PRT3_DM0
DIP_0__DM1 EQU CYREG_PRT3_DM1
DIP_0__DM2 EQU CYREG_PRT3_DM2
DIP_0__DR EQU CYREG_PRT3_DR
DIP_0__INP_DIS EQU CYREG_PRT3_INP_DIS
DIP_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DIP_0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DIP_0__LCD_EN EQU CYREG_PRT3_LCD_EN
DIP_0__MASK EQU 0x01
DIP_0__PORT EQU 3
DIP_0__PRT EQU CYREG_PRT3_PRT
DIP_0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DIP_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DIP_0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DIP_0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DIP_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DIP_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DIP_0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DIP_0__PS EQU CYREG_PRT3_PS
DIP_0__SHIFT EQU 0
DIP_0__SLW EQU CYREG_PRT3_SLW

; DIP_1
DIP_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
DIP_1__0__MASK EQU 0x02
DIP_1__0__PC EQU CYREG_PRT3_PC1
DIP_1__0__PORT EQU 3
DIP_1__0__SHIFT EQU 1
DIP_1__AG EQU CYREG_PRT3_AG
DIP_1__AMUX EQU CYREG_PRT3_AMUX
DIP_1__BIE EQU CYREG_PRT3_BIE
DIP_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DIP_1__BYP EQU CYREG_PRT3_BYP
DIP_1__CTL EQU CYREG_PRT3_CTL
DIP_1__DM0 EQU CYREG_PRT3_DM0
DIP_1__DM1 EQU CYREG_PRT3_DM1
DIP_1__DM2 EQU CYREG_PRT3_DM2
DIP_1__DR EQU CYREG_PRT3_DR
DIP_1__INP_DIS EQU CYREG_PRT3_INP_DIS
DIP_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DIP_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DIP_1__LCD_EN EQU CYREG_PRT3_LCD_EN
DIP_1__MASK EQU 0x02
DIP_1__PORT EQU 3
DIP_1__PRT EQU CYREG_PRT3_PRT
DIP_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DIP_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DIP_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DIP_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DIP_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DIP_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DIP_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DIP_1__PS EQU CYREG_PRT3_PS
DIP_1__SHIFT EQU 1
DIP_1__SLW EQU CYREG_PRT3_SLW

; DIP_2
DIP_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
DIP_2__0__MASK EQU 0x04
DIP_2__0__PC EQU CYREG_PRT3_PC2
DIP_2__0__PORT EQU 3
DIP_2__0__SHIFT EQU 2
DIP_2__AG EQU CYREG_PRT3_AG
DIP_2__AMUX EQU CYREG_PRT3_AMUX
DIP_2__BIE EQU CYREG_PRT3_BIE
DIP_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DIP_2__BYP EQU CYREG_PRT3_BYP
DIP_2__CTL EQU CYREG_PRT3_CTL
DIP_2__DM0 EQU CYREG_PRT3_DM0
DIP_2__DM1 EQU CYREG_PRT3_DM1
DIP_2__DM2 EQU CYREG_PRT3_DM2
DIP_2__DR EQU CYREG_PRT3_DR
DIP_2__INP_DIS EQU CYREG_PRT3_INP_DIS
DIP_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DIP_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DIP_2__LCD_EN EQU CYREG_PRT3_LCD_EN
DIP_2__MASK EQU 0x04
DIP_2__PORT EQU 3
DIP_2__PRT EQU CYREG_PRT3_PRT
DIP_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DIP_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DIP_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DIP_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DIP_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DIP_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DIP_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DIP_2__PS EQU CYREG_PRT3_PS
DIP_2__SHIFT EQU 2
DIP_2__SLW EQU CYREG_PRT3_SLW

; DIP_3
DIP_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
DIP_3__0__MASK EQU 0x08
DIP_3__0__PC EQU CYREG_PRT3_PC3
DIP_3__0__PORT EQU 3
DIP_3__0__SHIFT EQU 3
DIP_3__AG EQU CYREG_PRT3_AG
DIP_3__AMUX EQU CYREG_PRT3_AMUX
DIP_3__BIE EQU CYREG_PRT3_BIE
DIP_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DIP_3__BYP EQU CYREG_PRT3_BYP
DIP_3__CTL EQU CYREG_PRT3_CTL
DIP_3__DM0 EQU CYREG_PRT3_DM0
DIP_3__DM1 EQU CYREG_PRT3_DM1
DIP_3__DM2 EQU CYREG_PRT3_DM2
DIP_3__DR EQU CYREG_PRT3_DR
DIP_3__INP_DIS EQU CYREG_PRT3_INP_DIS
DIP_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DIP_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DIP_3__LCD_EN EQU CYREG_PRT3_LCD_EN
DIP_3__MASK EQU 0x08
DIP_3__PORT EQU 3
DIP_3__PRT EQU CYREG_PRT3_PRT
DIP_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DIP_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DIP_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DIP_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DIP_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DIP_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DIP_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DIP_3__PS EQU CYREG_PRT3_PS
DIP_3__SHIFT EQU 3
DIP_3__SLW EQU CYREG_PRT3_SLW

; PWM_L
PWM_L_CCW__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
PWM_L_CCW__0__MASK EQU 0x01
PWM_L_CCW__0__PC EQU CYREG_PRT2_PC0
PWM_L_CCW__0__PORT EQU 2
PWM_L_CCW__0__SHIFT EQU 0
PWM_L_CCW__AG EQU CYREG_PRT2_AG
PWM_L_CCW__AMUX EQU CYREG_PRT2_AMUX
PWM_L_CCW__BIE EQU CYREG_PRT2_BIE
PWM_L_CCW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PWM_L_CCW__BYP EQU CYREG_PRT2_BYP
PWM_L_CCW__CTL EQU CYREG_PRT2_CTL
PWM_L_CCW__DM0 EQU CYREG_PRT2_DM0
PWM_L_CCW__DM1 EQU CYREG_PRT2_DM1
PWM_L_CCW__DM2 EQU CYREG_PRT2_DM2
PWM_L_CCW__DR EQU CYREG_PRT2_DR
PWM_L_CCW__INP_DIS EQU CYREG_PRT2_INP_DIS
PWM_L_CCW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PWM_L_CCW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PWM_L_CCW__LCD_EN EQU CYREG_PRT2_LCD_EN
PWM_L_CCW__MASK EQU 0x01
PWM_L_CCW__PORT EQU 2
PWM_L_CCW__PRT EQU CYREG_PRT2_PRT
PWM_L_CCW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PWM_L_CCW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PWM_L_CCW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PWM_L_CCW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PWM_L_CCW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PWM_L_CCW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PWM_L_CCW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PWM_L_CCW__PS EQU CYREG_PRT2_PS
PWM_L_CCW__SHIFT EQU 0
PWM_L_CCW__SLW EQU CYREG_PRT2_SLW
PWM_L_CW__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
PWM_L_CW__0__MASK EQU 0x02
PWM_L_CW__0__PC EQU CYREG_PRT2_PC1
PWM_L_CW__0__PORT EQU 2
PWM_L_CW__0__SHIFT EQU 1
PWM_L_CW__AG EQU CYREG_PRT2_AG
PWM_L_CW__AMUX EQU CYREG_PRT2_AMUX
PWM_L_CW__BIE EQU CYREG_PRT2_BIE
PWM_L_CW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PWM_L_CW__BYP EQU CYREG_PRT2_BYP
PWM_L_CW__CTL EQU CYREG_PRT2_CTL
PWM_L_CW__DM0 EQU CYREG_PRT2_DM0
PWM_L_CW__DM1 EQU CYREG_PRT2_DM1
PWM_L_CW__DM2 EQU CYREG_PRT2_DM2
PWM_L_CW__DR EQU CYREG_PRT2_DR
PWM_L_CW__INP_DIS EQU CYREG_PRT2_INP_DIS
PWM_L_CW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PWM_L_CW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PWM_L_CW__LCD_EN EQU CYREG_PRT2_LCD_EN
PWM_L_CW__MASK EQU 0x02
PWM_L_CW__PORT EQU 2
PWM_L_CW__PRT EQU CYREG_PRT2_PRT
PWM_L_CW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PWM_L_CW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PWM_L_CW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PWM_L_CW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PWM_L_CW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PWM_L_CW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PWM_L_CW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PWM_L_CW__PS EQU CYREG_PRT2_PS
PWM_L_CW__SHIFT EQU 1
PWM_L_CW__SLW EQU CYREG_PRT2_SLW
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_L_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_L_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_L_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_L_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_L_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_L_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_L_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
PWM_L_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
PWM_L_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_L_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
PWM_L_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
PWM_L_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_L_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_L_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
PWM_L_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
PWM_L_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_L_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; PWM_R
PWM_R_CCW__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
PWM_R_CCW__0__MASK EQU 0x10
PWM_R_CCW__0__PC EQU CYREG_IO_PC_PRT15_PC4
PWM_R_CCW__0__PORT EQU 15
PWM_R_CCW__0__SHIFT EQU 4
PWM_R_CCW__AG EQU CYREG_PRT15_AG
PWM_R_CCW__AMUX EQU CYREG_PRT15_AMUX
PWM_R_CCW__BIE EQU CYREG_PRT15_BIE
PWM_R_CCW__BIT_MASK EQU CYREG_PRT15_BIT_MASK
PWM_R_CCW__BYP EQU CYREG_PRT15_BYP
PWM_R_CCW__CTL EQU CYREG_PRT15_CTL
PWM_R_CCW__DM0 EQU CYREG_PRT15_DM0
PWM_R_CCW__DM1 EQU CYREG_PRT15_DM1
PWM_R_CCW__DM2 EQU CYREG_PRT15_DM2
PWM_R_CCW__DR EQU CYREG_PRT15_DR
PWM_R_CCW__INP_DIS EQU CYREG_PRT15_INP_DIS
PWM_R_CCW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
PWM_R_CCW__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
PWM_R_CCW__LCD_EN EQU CYREG_PRT15_LCD_EN
PWM_R_CCW__MASK EQU 0x10
PWM_R_CCW__PORT EQU 15
PWM_R_CCW__PRT EQU CYREG_PRT15_PRT
PWM_R_CCW__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
PWM_R_CCW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
PWM_R_CCW__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
PWM_R_CCW__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
PWM_R_CCW__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
PWM_R_CCW__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
PWM_R_CCW__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
PWM_R_CCW__PS EQU CYREG_PRT15_PS
PWM_R_CCW__SHIFT EQU 4
PWM_R_CCW__SLW EQU CYREG_PRT15_SLW
PWM_R_CW__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
PWM_R_CW__0__MASK EQU 0x20
PWM_R_CW__0__PC EQU CYREG_IO_PC_PRT15_PC5
PWM_R_CW__0__PORT EQU 15
PWM_R_CW__0__SHIFT EQU 5
PWM_R_CW__AG EQU CYREG_PRT15_AG
PWM_R_CW__AMUX EQU CYREG_PRT15_AMUX
PWM_R_CW__BIE EQU CYREG_PRT15_BIE
PWM_R_CW__BIT_MASK EQU CYREG_PRT15_BIT_MASK
PWM_R_CW__BYP EQU CYREG_PRT15_BYP
PWM_R_CW__CTL EQU CYREG_PRT15_CTL
PWM_R_CW__DM0 EQU CYREG_PRT15_DM0
PWM_R_CW__DM1 EQU CYREG_PRT15_DM1
PWM_R_CW__DM2 EQU CYREG_PRT15_DM2
PWM_R_CW__DR EQU CYREG_PRT15_DR
PWM_R_CW__INP_DIS EQU CYREG_PRT15_INP_DIS
PWM_R_CW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
PWM_R_CW__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
PWM_R_CW__LCD_EN EQU CYREG_PRT15_LCD_EN
PWM_R_CW__MASK EQU 0x20
PWM_R_CW__PORT EQU 15
PWM_R_CW__PRT EQU CYREG_PRT15_PRT
PWM_R_CW__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
PWM_R_CW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
PWM_R_CW__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
PWM_R_CW__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
PWM_R_CW__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
PWM_R_CW__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
PWM_R_CW__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
PWM_R_CW__PS EQU CYREG_PRT15_PS
PWM_R_CW__SHIFT EQU 5
PWM_R_CW__SLW EQU CYREG_PRT15_SLW
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_R_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_R_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_R_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_R_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_R_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_R_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_R_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
PWM_R_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
PWM_R_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_R_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
PWM_R_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
PWM_R_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_R_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_R_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
PWM_R_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
PWM_R_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_R_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; rx_isr
rx_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
rx_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
rx_isr__INTC_MASK EQU 0x800
rx_isr__INTC_NUMBER EQU 11
rx_isr__INTC_PRIOR_NUM EQU 7
rx_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
rx_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
rx_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; tx_isr
tx_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
tx_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
tx_isr__INTC_MASK EQU 0x2000
tx_isr__INTC_NUMBER EQU 13
tx_isr__INTC_PRIOR_NUM EQU 7
tx_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_13
tx_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
tx_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x02
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x04
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x04

; USBUART
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x100
USBUART_ep_1__INTC_NUMBER EQU 8
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x200
USBUART_ep_2__INTC_NUMBER EQU 9
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x400
USBUART_ep_3__INTC_NUMBER EQU 10
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; PWM_RESET
PWM_RESET_Sync_ctrl_reg__0__MASK EQU 0x01
PWM_RESET_Sync_ctrl_reg__0__POS EQU 0
PWM_RESET_Sync_ctrl_reg__1__MASK EQU 0x02
PWM_RESET_Sync_ctrl_reg__1__POS EQU 1
PWM_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_RESET_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_RESET_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_RESET_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_RESET_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_RESET_Sync_ctrl_reg__MASK EQU 0x03
PWM_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_RESET_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; ENC_L0_ISR
ENC_L0_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ENC_L0_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ENC_L0_ISR__INTC_MASK EQU 0x04
ENC_L0_ISR__INTC_NUMBER EQU 2
ENC_L0_ISR__INTC_PRIOR_NUM EQU 7
ENC_L0_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ENC_L0_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ENC_L0_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ENC_L1_ISR
ENC_L1_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ENC_L1_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ENC_L1_ISR__INTC_MASK EQU 0x10
ENC_L1_ISR__INTC_NUMBER EQU 4
ENC_L1_ISR__INTC_PRIOR_NUM EQU 7
ENC_L1_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
ENC_L1_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ENC_L1_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ENC_R0_ISR
ENC_R0_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ENC_R0_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ENC_R0_ISR__INTC_MASK EQU 0x08
ENC_R0_ISR__INTC_NUMBER EQU 3
ENC_R0_ISR__INTC_PRIOR_NUM EQU 7
ENC_R0_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ENC_R0_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ENC_R0_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ENC_R1_ISR
ENC_R1_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ENC_R1_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ENC_R1_ISR__INTC_MASK EQU 0x40
ENC_R1_ISR__INTC_NUMBER EQU 6
ENC_R1_ISR__INTC_PRIOR_NUM EQU 7
ENC_R1_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
ENC_R1_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ENC_R1_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Encoder_L0
Encoder_L0__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Encoder_L0__0__MASK EQU 0x80
Encoder_L0__0__PC EQU CYREG_PRT3_PC7
Encoder_L0__0__PORT EQU 3
Encoder_L0__0__SHIFT EQU 7
Encoder_L0__AG EQU CYREG_PRT3_AG
Encoder_L0__AMUX EQU CYREG_PRT3_AMUX
Encoder_L0__BIE EQU CYREG_PRT3_BIE
Encoder_L0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Encoder_L0__BYP EQU CYREG_PRT3_BYP
Encoder_L0__CTL EQU CYREG_PRT3_CTL
Encoder_L0__DM0 EQU CYREG_PRT3_DM0
Encoder_L0__DM1 EQU CYREG_PRT3_DM1
Encoder_L0__DM2 EQU CYREG_PRT3_DM2
Encoder_L0__DR EQU CYREG_PRT3_DR
Encoder_L0__INP_DIS EQU CYREG_PRT3_INP_DIS
Encoder_L0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Encoder_L0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Encoder_L0__LCD_EN EQU CYREG_PRT3_LCD_EN
Encoder_L0__MASK EQU 0x80
Encoder_L0__PORT EQU 3
Encoder_L0__PRT EQU CYREG_PRT3_PRT
Encoder_L0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Encoder_L0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Encoder_L0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Encoder_L0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Encoder_L0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Encoder_L0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Encoder_L0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Encoder_L0__PS EQU CYREG_PRT3_PS
Encoder_L0__SHIFT EQU 7
Encoder_L0__SLW EQU CYREG_PRT3_SLW

; Encoder_L1
Encoder_L1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Encoder_L1__0__MASK EQU 0x01
Encoder_L1__0__PC EQU CYREG_PRT0_PC0
Encoder_L1__0__PORT EQU 0
Encoder_L1__0__SHIFT EQU 0
Encoder_L1__AG EQU CYREG_PRT0_AG
Encoder_L1__AMUX EQU CYREG_PRT0_AMUX
Encoder_L1__BIE EQU CYREG_PRT0_BIE
Encoder_L1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Encoder_L1__BYP EQU CYREG_PRT0_BYP
Encoder_L1__CTL EQU CYREG_PRT0_CTL
Encoder_L1__DM0 EQU CYREG_PRT0_DM0
Encoder_L1__DM1 EQU CYREG_PRT0_DM1
Encoder_L1__DM2 EQU CYREG_PRT0_DM2
Encoder_L1__DR EQU CYREG_PRT0_DR
Encoder_L1__INP_DIS EQU CYREG_PRT0_INP_DIS
Encoder_L1__INTSTAT EQU CYREG_PICU0_INTSTAT
Encoder_L1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Encoder_L1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Encoder_L1__LCD_EN EQU CYREG_PRT0_LCD_EN
Encoder_L1__MASK EQU 0x01
Encoder_L1__PORT EQU 0
Encoder_L1__PRT EQU CYREG_PRT0_PRT
Encoder_L1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Encoder_L1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Encoder_L1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Encoder_L1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Encoder_L1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Encoder_L1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Encoder_L1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Encoder_L1__PS EQU CYREG_PRT0_PS
Encoder_L1__SHIFT EQU 0
Encoder_L1__SLW EQU CYREG_PRT0_SLW
Encoder_L1__SNAP EQU CYREG_PICU0_SNAP

; Encoder_R0
Encoder_R0__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Encoder_R0__0__MASK EQU 0x02
Encoder_R0__0__PC EQU CYREG_PRT12_PC1
Encoder_R0__0__PORT EQU 12
Encoder_R0__0__SHIFT EQU 1
Encoder_R0__AG EQU CYREG_PRT12_AG
Encoder_R0__BIE EQU CYREG_PRT12_BIE
Encoder_R0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Encoder_R0__BYP EQU CYREG_PRT12_BYP
Encoder_R0__DM0 EQU CYREG_PRT12_DM0
Encoder_R0__DM1 EQU CYREG_PRT12_DM1
Encoder_R0__DM2 EQU CYREG_PRT12_DM2
Encoder_R0__DR EQU CYREG_PRT12_DR
Encoder_R0__INP_DIS EQU CYREG_PRT12_INP_DIS
Encoder_R0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Encoder_R0__MASK EQU 0x02
Encoder_R0__PORT EQU 12
Encoder_R0__PRT EQU CYREG_PRT12_PRT
Encoder_R0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Encoder_R0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Encoder_R0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Encoder_R0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Encoder_R0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Encoder_R0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Encoder_R0__PS EQU CYREG_PRT12_PS
Encoder_R0__SHIFT EQU 1
Encoder_R0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Encoder_R0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Encoder_R0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Encoder_R0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Encoder_R0__SLW EQU CYREG_PRT12_SLW

; Encoder_R1
Encoder_R1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Encoder_R1__0__MASK EQU 0x40
Encoder_R1__0__PC EQU CYREG_PRT2_PC6
Encoder_R1__0__PORT EQU 2
Encoder_R1__0__SHIFT EQU 6
Encoder_R1__AG EQU CYREG_PRT2_AG
Encoder_R1__AMUX EQU CYREG_PRT2_AMUX
Encoder_R1__BIE EQU CYREG_PRT2_BIE
Encoder_R1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Encoder_R1__BYP EQU CYREG_PRT2_BYP
Encoder_R1__CTL EQU CYREG_PRT2_CTL
Encoder_R1__DM0 EQU CYREG_PRT2_DM0
Encoder_R1__DM1 EQU CYREG_PRT2_DM1
Encoder_R1__DM2 EQU CYREG_PRT2_DM2
Encoder_R1__DR EQU CYREG_PRT2_DR
Encoder_R1__INP_DIS EQU CYREG_PRT2_INP_DIS
Encoder_R1__INTSTAT EQU CYREG_PICU2_INTSTAT
Encoder_R1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Encoder_R1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Encoder_R1__LCD_EN EQU CYREG_PRT2_LCD_EN
Encoder_R1__MASK EQU 0x40
Encoder_R1__PORT EQU 2
Encoder_R1__PRT EQU CYREG_PRT2_PRT
Encoder_R1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Encoder_R1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Encoder_R1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Encoder_R1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Encoder_R1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Encoder_R1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Encoder_R1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Encoder_R1__PS EQU CYREG_PRT2_PS
Encoder_R1__SHIFT EQU 6
Encoder_R1__SLW EQU CYREG_PRT2_SLW
Encoder_R1__SNAP EQU CYREG_PICU2_SNAP

; ROBOT_ID_REG
ROBOT_ID_REG_sts_sts_reg__0__MASK EQU 0x01
ROBOT_ID_REG_sts_sts_reg__0__POS EQU 0
ROBOT_ID_REG_sts_sts_reg__1__MASK EQU 0x02
ROBOT_ID_REG_sts_sts_reg__1__POS EQU 1
ROBOT_ID_REG_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
ROBOT_ID_REG_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
ROBOT_ID_REG_sts_sts_reg__2__MASK EQU 0x04
ROBOT_ID_REG_sts_sts_reg__2__POS EQU 2
ROBOT_ID_REG_sts_sts_reg__3__MASK EQU 0x08
ROBOT_ID_REG_sts_sts_reg__3__POS EQU 3
ROBOT_ID_REG_sts_sts_reg__MASK EQU 0x0F
ROBOT_ID_REG_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB05_MSK
ROBOT_ID_REG_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
ROBOT_ID_REG_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
ROBOT_ID_REG_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
ROBOT_ID_REG_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
ROBOT_ID_REG_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
ROBOT_ID_REG_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB05_ST

; Encoder_L0_Timer
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Encoder_L0_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; Encoder_R0_Timer
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
Encoder_R0_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; ENCODER_TMR_RESET
ENCODER_TMR_RESET_Sync_ctrl_reg__0__MASK EQU 0x01
ENCODER_TMR_RESET_Sync_ctrl_reg__0__POS EQU 0
ENCODER_TMR_RESET_Sync_ctrl_reg__1__MASK EQU 0x02
ENCODER_TMR_RESET_Sync_ctrl_reg__1__POS EQU 1
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
ENCODER_TMR_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
ENCODER_TMR_RESET_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__MASK EQU 0x03
ENCODER_TMR_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
ENCODER_TMR_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
ENCODER_TMR_RESET_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; ENCODER_L0_OVF_ISR
ENCODER_L0_OVF_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ENCODER_L0_OVF_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ENCODER_L0_OVF_ISR__INTC_MASK EQU 0x01
ENCODER_L0_OVF_ISR__INTC_NUMBER EQU 0
ENCODER_L0_OVF_ISR__INTC_PRIOR_NUM EQU 7
ENCODER_L0_OVF_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ENCODER_L0_OVF_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ENCODER_L0_OVF_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ENCODER_R0_OVF_ISR
ENCODER_R0_OVF_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ENCODER_R0_OVF_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ENCODER_R0_OVF_ISR__INTC_MASK EQU 0x02
ENCODER_R0_OVF_ISR__INTC_NUMBER EQU 1
ENCODER_R0_OVF_ISR__INTC_PRIOR_NUM EQU 7
ENCODER_R0_OVF_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ENCODER_R0_OVF_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ENCODER_R0_OVF_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000028AF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
