# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do experiment2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Anthony\ Huang/Desktop/experiment2 {C:/Users/Anthony Huang/Desktop/experiment2/experiment2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:21 on Mar 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Anthony Huang/Desktop/experiment2" C:/Users/Anthony Huang/Desktop/experiment2/experiment2.v 
# -- Compiling module experiment2
# 
# Top level modules:
# 	experiment2
# End time: 23:41:21 on Mar 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Anthony\ Huang/Desktop/experiment2/simulation/modelsim {C:/Users/Anthony Huang/Desktop/experiment2/simulation/modelsim/experiment2.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:21 on Mar 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Anthony Huang/Desktop/experiment2/simulation/modelsim" C:/Users/Anthony Huang/Desktop/experiment2/simulation/modelsim/experiment2.vt 
# -- Compiling module experiment2_vlg_tst
# 
# Top level modules:
# 	experiment2_vlg_tst
# End time: 23:41:21 on Mar 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  experiment2_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" experiment2_vlg_tst 
# Start time: 23:41:23 on Mar 08,2022
# Loading work.experiment2_vlg_tst
# Loading work.experiment2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# End time: 23:42:29 on Mar 08,2022, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
