{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533648185639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533648186061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  7 10:23:04 2018 " "Processing started: Tue Aug  7 10:23:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533648186061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533648186061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533648186143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533648191468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533648191500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533648258081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533648258081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533648258199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533648258199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533648258206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533648258206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sel processador.v(24) " "Verilog HDL Implicit Net warning at processador.v(24): created implicit net for \"Sel\"" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533648258217 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic processador.v(9) " "Verilog HDL error at processador.v(9): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533648258217 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic processador.v(10) " "Verilog HDL error at processador.v(10): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533648258217 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic processador.v(11) " "Verilog HDL error at processador.v(11): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic processador.v(12) " "Verilog HDL error at processador.v(12): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic processador.v(13) " "Verilog HDL error at processador.v(13): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic processador.v(14) " "Verilog HDL error at processador.v(14): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "I processador.v(23) " "Verilog HDL Continuous Assignment error at processador.v(23): object \"I\" on left-hand side of assignment must have a net type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 23 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(52) " "Verilog HDL Procedural Assignment error at processador.v(52): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 52 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(55) " "Verilog HDL Procedural Assignment error at processador.v(55): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 55 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(58) " "Verilog HDL Procedural Assignment error at processador.v(58): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 58 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(61) " "Verilog HDL Procedural Assignment error at processador.v(61): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 61 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(64) " "Verilog HDL Procedural Assignment error at processador.v(64): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 64 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(67) " "Verilog HDL Procedural Assignment error at processador.v(67): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 67 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(70) " "Verilog HDL Procedural Assignment error at processador.v(70): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 70 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(73) " "Verilog HDL Procedural Assignment error at processador.v(73): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 73 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(76) " "Verilog HDL Procedural Assignment error at processador.v(76): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 76 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(78) " "Verilog HDL Procedural Assignment error at processador.v(78): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 78 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Done processador.v(100) " "Verilog HDL Procedural Assignment error at processador.v(100): object \"Done\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 100 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Done processador.v(119) " "Verilog HDL Procedural Assignment error at processador.v(119): object \"Done\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 119 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258219 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533648260064 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug  7 10:24:20 2018 " "Processing ended: Tue Aug  7 10:24:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533648260064 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533648260064 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533648260064 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533648260064 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533648185639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533648186061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  7 10:23:04 2018 " "Processing started: Tue Aug  7 10:23:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533648186061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533648186061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533648186143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533648191468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533648191500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533648258081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533648258081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533648258199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533648258199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533648258206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533648258206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sel processador.v(24) " "Verilog HDL Implicit Net warning at processador.v(24): created implicit net for \"Sel\"" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533648258217 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic processador.v(9) " "Verilog HDL error at processador.v(9): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533648258217 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic processador.v(10) " "Verilog HDL error at processador.v(10): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533648258217 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic processador.v(11) " "Verilog HDL error at processador.v(11): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic processador.v(12) " "Verilog HDL error at processador.v(12): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic processador.v(13) " "Verilog HDL error at processador.v(13): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic processador.v(14) " "Verilog HDL error at processador.v(14): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "I processador.v(23) " "Verilog HDL Continuous Assignment error at processador.v(23): object \"I\" on left-hand side of assignment must have a net type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 23 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(52) " "Verilog HDL Procedural Assignment error at processador.v(52): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 52 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(55) " "Verilog HDL Procedural Assignment error at processador.v(55): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 55 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(58) " "Verilog HDL Procedural Assignment error at processador.v(58): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 58 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(61) " "Verilog HDL Procedural Assignment error at processador.v(61): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 61 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(64) " "Verilog HDL Procedural Assignment error at processador.v(64): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 64 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(67) " "Verilog HDL Procedural Assignment error at processador.v(67): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 67 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(70) " "Verilog HDL Procedural Assignment error at processador.v(70): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 70 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(73) " "Verilog HDL Procedural Assignment error at processador.v(73): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 73 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(76) " "Verilog HDL Procedural Assignment error at processador.v(76): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 76 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BusWires processador.v(78) " "Verilog HDL Procedural Assignment error at processador.v(78): object \"BusWires\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 78 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Done processador.v(100) " "Verilog HDL Procedural Assignment error at processador.v(100): object \"Done\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 100 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258218 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Done processador.v(119) " "Verilog HDL Procedural Assignment error at processador.v(119): object \"Done\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/processador.v" 119 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1533648258219 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533648260064 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug  7 10:24:20 2018 " "Processing ended: Tue Aug  7 10:24:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533648260064 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533648260064 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533648260064 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533648260064 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533648270148 ""}
