// Seed: 1917829766
module module_0 (
    input tri  id_0,
    input tri1 id_1,
    input tri0 id_2
);
  assign id_4 = 1;
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1
    , id_7,
    input supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    output supply0 id_5
);
  final $display(1, 1);
  or primCall (id_5, id_4, id_0, id_1, id_2);
  assign id_3 = 1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_7[1] = id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    .id_13(id_12)
);
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_14 = id_11;
  always @(posedge id_8 - id_14) $display(1);
  assign module_0.type_1 = 0;
endmodule
