
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'Will' on host 'caadlab-01.bu.edu' (Linux_x86_64 version 3.10.0-1160.49.1.el7.x86_64) on Wed Aug 17 15:59:46 EDT 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/sw_emu/_x/krnl_s2mm/krnl_s2mm'
Sourcing Tcl script 'krnl_s2mm.tcl'
INFO: [HLS 200-1510] Running: open_project krnl_s2mm 
INFO: [HLS 200-10] Creating and opening project '/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/sw_emu/_x/krnl_s2mm/krnl_s2mm/krnl_s2mm'.
INFO: [HLS 200-1510] Running: set_top krnl_s2mm 
INFO: [HLS 200-1510] Running: add_files /home/Will/Documents/Research-Files/G-FPin_HW/Vitis/sw_emu/src/krnl_s2mm.cpp -cflags   
INFO: [HLS 200-10] Adding design file '/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/sw_emu/src/krnl_s2mm.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/sw_emu/_x/krnl_s2mm/krnl_s2mm/krnl_s2mm/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname krnl_s2mm 
INFO: [HLS 200-1510] Running: csynth_design -synthesis_check 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/sw_emu/src/krnl_s2mm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.7 seconds. CPU system time: 0.68 seconds. Elapsed time: 5.71 seconds; current allocated memory: 264.168 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.33 seconds. CPU system time: 0.78 seconds. Elapsed time: 6.16 seconds; current allocated memory: 264.168 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 264.168 MB.
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.05 seconds. CPU system time: 1.49 seconds. Elapsed time: 11.91 seconds; current allocated memory: -937.109 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 16.22 seconds. Total CPU system time: 2.91 seconds. Total elapsed time: 15.82 seconds; peak allocated memory: 1.173 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Aug 17 16:00:01 2022...
