// SPDX-License-Identifier: GPL-3.0-or-later
// Copyright (c) 2020 Takashi Sakamoto
use glib::{Error, FileError};

use hinawa::{FwNode, FwReq};

use super::extension::{*, caps_section::*, cmd_section::*, mixer_section::*, router_section::*,
                       current_config_section::*};

#[derive(Default, Debug)]
pub struct Tcd22xxState {
    pub router_entries: Vec<RouterEntry>,
    pub mixer_cache: Vec<Vec<i32>>,

    rate_mode: RateMode,
    real_blk_pair: (Vec<SrcBlk>, Vec<DstBlk>),
    stream_blk_pair: (Vec<SrcBlk>, Vec<DstBlk>),
    mixer_blk_pair: (Vec<SrcBlk>, Vec<DstBlk>),
}

#[derive(Debug, Clone, Copy, Eq, PartialEq)]
pub struct Input {
    pub id: SrcBlkId,
    pub offset: u8,
    pub count: u8,
    pub label: Option<&'static str>,
}

#[derive(Debug, Clone, Copy, Eq, PartialEq)]
pub struct Output {
    pub id: DstBlkId,
    pub offset: u8,
    pub count: u8,
    pub label: Option<&'static str>,
}

pub trait Tcd22xxSpec {
    // For each model.
    const INPUTS: &'static [Input];
    const OUTPUTS: &'static [Output];
    const FIXED: &'static [SrcBlk];

    // From specification of TCD22xx.
    const MIXER_OUT_PORTS: [u8;3] = [16, 16, 8];
    const MIXER_IN_PORTS: [(DstBlkId, u8);2] = [(DstBlkId::MixerTx0, 16), (DstBlkId::MixerTx1, 2)];

    // From specification of ADAT/SMUX.
    const ADAT_CHANNELS: [u8;3] = [8, 4, 2];

    fn get_adat_channel_count(rate_mode: RateMode) -> u8 {
        let index = match rate_mode {
            RateMode::Low => 0,
            RateMode::Middle => 1,
            RateMode::High => 2,
        };
        Self::ADAT_CHANNELS[index]
    }

    fn get_mixer_out_port_count(rate_mode: RateMode) -> u8 {
        let index = match rate_mode {
            RateMode::Low => 0,
            RateMode::Middle => 1,
            RateMode::High => 2,
        };
        Self::MIXER_OUT_PORTS[index]
    }

    fn get_mixer_in_port_count() -> u8 {
        Self::MIXER_IN_PORTS.iter().fold(0, |accum, (_, count)| accum + count)
    }

    fn compute_avail_real_blk_pair(&self, rate_mode: RateMode) -> (Vec<SrcBlk>, Vec<DstBlk>)
    {
        let mut srcs = Vec::<SrcBlk>::new();
        Self::INPUTS.iter().for_each(|entry| {
            let offset = match entry.id {
                SrcBlkId::Adat => srcs.iter().filter(|&s| s.id.eq(&entry.id)).count() as u8,
                _ => entry.offset,
            };
            let count = match entry.id {
                SrcBlkId::Adat => Self::get_adat_channel_count(rate_mode),
                _ => entry.count,
            };
            (offset..(offset + count)).for_each(|ch| {
                srcs.push(SrcBlk{id: entry.id, ch});
            });
        });

        let mut dsts = Vec::<DstBlk>::new();
        Self::OUTPUTS.iter().for_each(|entry| {
            let offset = match entry.id {
                DstBlkId::Adat => dsts.iter().filter(|d| d.id.eq(&entry.id)).count() as u8,
                _ => entry.offset,
            };
            let count = match entry.id {
                DstBlkId::Adat => Self::get_adat_channel_count(rate_mode),
                _ => entry.count,
            };
            (offset..(offset + count)).for_each(|ch| {
                dsts.push(DstBlk{id: entry.id, ch});
            });
        });

        (srcs, dsts)
    }

    fn compute_avail_stream_blk_pair(&self, tx_entries: &[FormatEntry], rx_entries: &[FormatEntry])
        -> (Vec<SrcBlk>, Vec<DstBlk>)
    {
        let dst_blk_list = tx_entries.iter()
            .zip([DstBlkId::Avs0, DstBlkId::Avs1].iter())
            .map(|(entry, &id)| {
                (0..entry.pcm_count).map(move |ch| DstBlk{id, ch})
            }).flatten()
            .collect();

        let src_blk_list = rx_entries.iter()
            .zip([SrcBlkId::Avs0, SrcBlkId::Avs1].iter())
            .map(|(entry, &id)| {
                (0..entry.pcm_count).map(move |ch| SrcBlk{id, ch})
            }).flatten()
            .collect();

        (src_blk_list, dst_blk_list)
    }

    fn compute_avail_mixer_blk_pair(&self, caps: &ExtensionCaps, rate_mode: RateMode)
        -> (Vec<SrcBlk>, Vec<DstBlk>)
    {
        let port_count = std::cmp::min(caps.mixer.output_count,
                                       Self::get_mixer_out_port_count(rate_mode));

        let id = SrcBlkId::Mixer;
        let src_blk_list = (0..port_count).map(move |ch| SrcBlk{id, ch}).collect();

        let dst_blk_list = Self::MIXER_IN_PORTS.iter()
            .flat_map(|&(id, count)| (0..count).map(move |ch| DstBlk{id, ch}))
            .take(caps.mixer.input_count as usize)
            .collect();

        (src_blk_list, dst_blk_list)
    }

    fn get_src_blk_label(&self, src_blk: &SrcBlk) -> String {
        Self::INPUTS.iter()
            .find(|entry| {
                entry.id == src_blk.id &&
                src_blk.ch >= entry.offset && src_blk.ch < entry.offset + entry.count &&
                entry.label.is_some()
            })
            .map(|entry| format!("{}-{}", entry.label.unwrap(), src_blk.ch - entry.offset))
            .unwrap_or_else(|| {
                let name = match src_blk.id {
                    SrcBlkId::Aes => "S/PDIF",
                    SrcBlkId::Adat => "ADAT",
                    SrcBlkId::Mixer => "Mixer",
                    SrcBlkId::Ins0 => "Analog-A",
                    SrcBlkId::Ins1 => "Analog-B",
                    SrcBlkId::Avs0 => "Stream-A",
                    SrcBlkId::Avs1 => "Stream-B",
                    _ => "Unknown",
                };
                format!("{}-{}", name, src_blk.ch)
            })
    }

    fn get_dst_blk_label(&self, dst_blk: DstBlk) -> String {
        Self::OUTPUTS.iter()
            .find(|entry| {
                entry.id == dst_blk.id &&
                dst_blk.ch >= entry.offset && dst_blk.ch < entry.offset + entry.count &&
                entry.label.is_some()
            })
            .map(|entry| format!("{}-{}", entry.label.unwrap(), dst_blk.ch - entry.offset))
            .unwrap_or_else(|| {
                let name = match dst_blk.id {
                    DstBlkId::Aes => "S/PDIF",
                    DstBlkId::Adat => "ADAT",
                    DstBlkId::MixerTx0 => "Mixer-A",
                    DstBlkId::MixerTx1 => "Mixer-B",
                    DstBlkId::Ins0 => "Analog-A",
                    DstBlkId::Ins1 => "Analog-B",
                    DstBlkId::Avs0 => "Stream-A",
                    DstBlkId::Avs1 => "Stream-B",
                    _ => "Unknown",
                };
                format!("{}-{}", name, dst_blk.ch)
            })
    }

    fn refine_router_entries(&self, mut entries: Vec<RouterEntry>, srcs: &[&SrcBlk], dsts: &[&DstBlk])
        -> Vec<RouterEntry>
    {
        entries.retain(|entry| srcs.iter().find(|src| entry.src.eq(src)).is_some());
        entries.retain(|entry| dsts.iter().find(|dst| entry.dst.eq(dst)).is_some());
        Self::FIXED.iter()
            .enumerate()
            .for_each(|(i, &src)| {
                match entries.iter().position(|entry| entry.src.eq(&src)) {
                    Some(pos) => entries.swap(i, pos),
                    None => {
                        let dst = DstBlk{id: DstBlkId::Reserved(0xff), ch: 0xff};
                        entries.insert(i, RouterEntry{dst, src, ..Default::default()})
                    }
                }
            });
        entries
    }
}

pub trait Tcd22xxRouterOperation: Tcd22xxSpec + AsRef<Tcd22xxState> + AsMut<Tcd22xxState> {
    fn update_router_entries(
        &mut self,
        node: &mut FwNode,
        req: &mut FwReq,
        sections: &ExtensionSections,
        caps: &ExtensionCaps,
        entries: Vec<RouterEntry>,
        timeout_ms: u32
    ) -> Result<(), Error> {
        let state = self.as_ref();
        let srcs: Vec<_> = state.real_blk_pair.0.iter()
            .chain(state.stream_blk_pair.0.iter())
            .chain(state.mixer_blk_pair.0.iter())
            .collect();
        let dsts: Vec<_> = state.real_blk_pair.1.iter()
            .chain(state.stream_blk_pair.1.iter())
            .chain(state.mixer_blk_pair.1.iter())
            .collect();

        let entries = self.refine_router_entries(entries, &srcs, &dsts);
        if entries.len() > caps.router.maximum_entry_count as usize {
            let msg = format!("The number of entries for router section should be less than {} but {}",
                              caps.router.maximum_entry_count, entries.len());
            Err(Error::new(FileError::Inval, &msg))?
        }

        let state = self.as_mut();
        if entries != state.router_entries {
            let rate_mode = state.rate_mode;
            RouterSectionProtocol::write_router_entries(
                req,
                node,
                sections,
                caps,
                &entries,
                timeout_ms
            )?;
            CmdSectionProtocol::initiate(
                req,
                node,
                sections,
                caps,
                Opcode::LoadRouter(rate_mode),
                timeout_ms
            )?;
            state.router_entries = entries;
        }

        Ok(())
    }

    fn cache_router_entries(
        &mut self,
        node: &mut FwNode,
        req: &mut FwReq,
        sections: &ExtensionSections,
        caps: &ExtensionCaps,
        timeout_ms: u32
    ) -> Result<(), Error> {
        let rate_mode = self.as_ref().rate_mode;

        let real_blk_pair = self.compute_avail_real_blk_pair(rate_mode);

        let (tx_entries, rx_entries) =
            CurrentConfigSectionProtocol::read_current_stream_format_entries(
                req,
                node,
                sections,
                caps,
                rate_mode,
                timeout_ms
            )?;
        let stream_blk_pair = self.compute_avail_stream_blk_pair(&tx_entries, &rx_entries);

        let mixer_blk_pair = self.compute_avail_mixer_blk_pair(caps, rate_mode);

        let state = self.as_mut();
        state.real_blk_pair = real_blk_pair;
        state.stream_blk_pair = stream_blk_pair;
        state.mixer_blk_pair = mixer_blk_pair;

        let entries = CurrentConfigSectionProtocol::read_current_router_entries(
            req,
            node,
            sections,
            caps,
            rate_mode,
            timeout_ms
        )?;
        self.update_router_entries(node, req, sections, caps, entries, timeout_ms)
    }
}

pub trait Tcd22xxMixerOperation: Tcd22xxSpec + AsRef<Tcd22xxState> + AsMut<Tcd22xxState>
{
    fn update_mixer_coef(
        &mut self,
        node: &mut FwNode,
        req: &mut FwReq,
        sections: &ExtensionSections,
        caps: &ExtensionCaps,
        entries: &[Vec<i32>],
        timeout_ms: u32
    ) -> Result<(), Error> {
        let cache = &mut self.as_mut().mixer_cache;

        (0..cache.len()).take(entries.len()).try_for_each(|dst_ch| {
            (0..cache[dst_ch].len()).take(entries[dst_ch].len()).try_for_each(|src_ch| {
                let coef = entries[dst_ch][src_ch];
                if cache[dst_ch][src_ch] != coef {
                    MixerSectionProtocol::write_coef(
                        req,
                        node,
                        sections,
                        caps,
                        dst_ch,
                        src_ch,
                        coef as u32,
                        timeout_ms
                    )?;
                    cache[dst_ch][src_ch] = coef;
                }
                Ok(())
            })
        })
    }

    fn cache_mixer_coefs(
        &mut self,
        node: &mut FwNode,
        req: &mut FwReq,
        sections: &ExtensionSections,
        caps: &ExtensionCaps,
        timeout_ms: u32
    ) -> Result<(), Error> {
        let rate_mode = self.as_ref().rate_mode;

        let output_count = Self::get_mixer_out_port_count(rate_mode);
        let input_count = Self::get_mixer_in_port_count();

        self.as_mut().mixer_cache = Vec::new();
        (0..output_count as usize).try_for_each(|dst_ch| {
            let mut entry = Vec::new();
            (0..input_count as usize).try_for_each(|src_ch| {
                let coef = MixerSectionProtocol::read_coef(
                    req,
                    node,
                    sections,
                    caps,
                    dst_ch,
                    src_ch,
                    timeout_ms
                )?;
                entry.push(coef as i32);
                Ok(())
            })?;
            self.as_mut().mixer_cache.push(entry);
            Ok(())
        })
    }
}

pub trait Tcd22xxStateOperation: Tcd22xxSpec + AsRef<Tcd22xxState> + AsMut<Tcd22xxState> +
                                 Tcd22xxRouterOperation +  Tcd22xxMixerOperation
{
    fn cache(
        &mut self,
        node: &mut FwNode,
        req: &mut FwReq,
        sections: &ExtensionSections,
        caps: &ExtensionCaps,
        rate_mode: RateMode,
        timeout_ms: u32
    ) -> Result<(), Error> {
        self.as_mut().rate_mode = rate_mode;
        self.cache_router_entries(node, req, sections, caps, timeout_ms)?;
        self.cache_mixer_coefs(node, req, sections, caps, timeout_ms)?;
        Ok(())
    }
}

impl<O> Tcd22xxRouterOperation for O
    where O: Tcd22xxSpec + AsRef<Tcd22xxState> + AsMut<Tcd22xxState>,
{}

impl<O> Tcd22xxMixerOperation for O
    where O: Tcd22xxSpec + AsRef<Tcd22xxState> + AsMut<Tcd22xxState>,
{}

impl<O> Tcd22xxStateOperation for O
    where O: Tcd22xxSpec + AsRef<Tcd22xxState> + AsMut<Tcd22xxState> +
             Tcd22xxRouterOperation +  Tcd22xxMixerOperation,
{}
