$date
	Tue Apr 29 21:45:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_test $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 1 # tcp_byte_valid_in $end
$var wire 8 $ tcp_payload_in [7:0] $end
$var wire 1 % start_flag $end
$var wire 1 & payload_valid_out $end
$var wire 8 ' payload_out [7:0] $end
$scope module u_header_parser $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 1 # tcp_byte_valid_in $end
$var wire 8 ( tcp_payload_in [7:0] $end
$var reg 2 ) next_state [1:0] $end
$var reg 8 * payload_out [7:0] $end
$var reg 1 & payload_valid_out $end
$var reg 1 % start_flag $end
$var reg 2 + state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
b0 )
bz (
b0 '
0&
0%
bz $
z#
0"
1!
$end
#5000
0!
#10000
1"
1!
#15000
0!
#20000
1!
#25000
0!
#30000
b1 )
b1000001 $
b1000001 (
1#
1!
#35000
0!
#40000
b1 +
1%
1&
b1000001 '
b1000001 *
1!
#45000
0!
#50000
b0 $
b0 (
1&
0%
1!
#55000
0!
#60000
b0 '
b0 *
1&
1!
#65000
0!
#70000
b101010 $
b101010 (
1&
1!
#75000
0!
#80000
b101010 '
b101010 *
1&
1!
#85000
0!
#90000
b11100011 $
b11100011 (
1&
1!
#95000
0!
#100000
b11100011 '
b11100011 *
1&
1!
#105000
0!
#110000
b1110000 $
b1110000 (
1&
1!
#115000
0!
#120000
b1110000 '
b1110000 *
1&
1!
#125000
0!
#130000
b11110110 $
b11110110 (
1&
1!
#135000
0!
#140000
b11110110 '
b11110110 *
1&
1!
#145000
0!
#150000
b11101011 $
b11101011 (
1&
1!
#155000
0!
#160000
b11101011 '
b11101011 *
1&
1!
#165000
0!
#170000
b10010010 $
b10010010 (
1&
1!
#175000
0!
#180000
b10010010 '
b10010010 *
1&
1!
#185000
0!
#190000
b0 )
0#
1&
1!
#195000
0!
#200000
b0 +
0&
1!
#205000
0!
#210000
1!
#210001
b0 '
b0 *
0"
#215001
0!
#220001
1!
#225001
0!
#230001
1"
1!
#235001
0!
#240001
1!
#245001
0!
#250001
b1 )
b11111100 $
b11111100 (
1#
1!
#255001
0!
#260001
1%
1&
b11111100 '
b11111100 *
b1 +
1!
#265001
0!
#270001
1&
0%
1!
#270002
b1 )
0&
b0 '
b0 *
b0 +
0"
#275002
0!
#280002
1!
#285002
0!
#290002
1"
1!
#295002
0!
#300002
b1 +
1%
1&
b11111100 '
b11111100 *
1!
#305002
0!
#310002
b1000001 $
b1000001 (
1&
0%
1!
#315002
0!
#320002
b1000001 '
b1000001 *
1&
1!
#325002
0!
#330002
1&
1!
#330003
