<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Shahzad Ahmad Butt, Ph.D. - CV</title>
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.3/css/all.min.css" rel="stylesheet">
    <style>
        body { font-family: Arial, sans-serif; margin: 20px; }
        header, section { margin-bottom: 20px; }
        header img { height: 150px; width: 150px; border-radius: 75px; }
        ul { list-style-type: none; }
        li { margin-bottom: 10px; }
    </style>
</head>
<body>
    <header>
        <h1>Shahzad Ahmad Butt, Ph.D.</h1>
        <p>Curriculum Vitae · 2024–2025 (Updated July, 2024)</p>
        <!-- Placeholder for profile picture -->
        <img src="placeholder.jpg" alt="Shahzad Ahmad Butt">
        <!-- LinkedIn profile link -->
        <p><a href="https://www.linkedin.com/in/drsab/" target="_blank"><i class="fab fa-linkedin"></i> LinkedIn Profile</a></p>
    </header>
    <section>
        <h2>Education</h2>
        <ul>
            <li>Ph.D. in Electronics and Communications Engineering, Polytechnic University of Turin (Politecnico di Torino), Italy, 2013</li>
            <li>Master of Science in Electronic Engineering (Highest Rank in the Class, AVG. Score: 29/30), Polytechnic University of Turin (Politecnico di Torino), Italy, 2009</li>
            <li>Bachelor of Science in Electrical Engineering (With Honors), University of Engineering and Technology (UET) Lahore, Pakistan, 2007</li>
        </ul>
    </section>
    <section>
        <h2>Work Experience</h2>
        <ul>
            <li><strong>Project Lead: Architectural Design and Acceleration of LLMs on FPGAs</strong>, Intel, San Jose, California, USA, 2024</li>
            <li><strong>Project Lead: Zero-Knowledge Proof Hardware Acceleration via High-Level Design Flow/HLS on FPGAs</strong>, Intel, San Jose, California, USA, 2022-24</li>
            <li><strong>Staff FPGA Software Development Engineer</strong>, Intel, San Jose, California, USA, 2021-22</li>
            <li><strong>Senior Software Engineer</strong>, Xilinx (now AMD), San Jose, California, USA, 2017-2021</li>
            <!-- More experiences can be added here -->
        </ul>
    </section>
    <section>
        <h2>Open Source Contributions</h2>
        <ul>
            <li><a href="https://github.com/intel/hexl-fpga" target="_blank">INTEL HEXL-FPGA Library</a></li>
            <li><a href="https://github.com/Xilinx/Vitis_Libraries/tree/master/dsp" target="_blank">Xilinx Vitis Libraries DSP</a></li>
            <!-- More contributions can be added here -->
        </ul>
    </section>
    <section>
        <h2>Technical and Programming Skills</h2>
        <ul>
            <li>Programming and Hardware Modeling: OpenCL/SyCL, C/C++, OneAPI, SystemC, Verilog, Python, Bash, Tcl</li>
            <li>Hardware Design and Simulation: Intel OneAPI, AMD/Xilinx Vitis HLS, AMD/Xilinx SDx/SDaccel, and more</li>
            <!-- More skills can be listed here -->
        </ul>
    </section>
    <section>
        <h2>Selected Publications and Articles</h2>
        <ul>
            <li>2024 "if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs" Published in FCCM 2024</li>
            <!-- More publications can be added here -->
        </ul>
    </section>
</body>
</html>
