
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001410                       # Number of seconds simulated
sim_ticks                                  1409792500                       # Number of ticks simulated
final_tick                                 1409792500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63128                       # Simulator instruction rate (inst/s)
host_op_rate                                   102950                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29734407                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670484                       # Number of bytes of host memory used
host_seconds                                    47.41                       # Real time elapsed on the host
sim_insts                                     2993062                       # Number of instructions simulated
sim_ops                                       4881169                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53184                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3336                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          37724701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         113718863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             151443564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     37724701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37724701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         37724701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        113718863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            151443564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6852                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1409714000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.834395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.849882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.694308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          114     18.15%     18.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          138     21.97%     40.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          226     35.99%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           23      3.66%     79.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      3.82%     83.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      2.87%     86.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.96%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.11%     88.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           72     11.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          628                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        53184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 37724700.620836049318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 113718862.882303610444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26545750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     86051000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31944.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34351.70                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     50046750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               112596750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16680000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15002.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33752.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       151.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    151.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2698                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     422576.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2620380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1377585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14558460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         92196000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40093800                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3724320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       414383730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        64319520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         61594260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              694868055                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            492.886758                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1312061750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5545500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    235934500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    167494750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      53049250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    908768500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1934940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1005675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9260580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             23020020                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1497120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       186137490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        32832960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        209572200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              508285785                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            360.539430                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1355391500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1817500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      18200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    861713500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     85515750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34341250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    408204500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1382769                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1382769                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            120179                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               805594                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19941                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3464                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          805594                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             405486                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           400108                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        46454                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      565134                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      399164                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           504                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            96                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      370280                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           121                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1409792500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2819586                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             451771                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7934092                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1382769                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             425427                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2188541                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  240534                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        166                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           398                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    370231                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20200                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2761206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.560670                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.641230                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   900065     32.60%     32.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   113687      4.12%     36.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    37059      1.34%     38.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    80086      2.90%     40.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   112357      4.07%     45.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    57039      2.07%     47.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    96332      3.49%     50.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64376      2.33%     52.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1300205     47.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2761206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.490416                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.813921                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   435032                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                683292                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1363492                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                159123                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 120267                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11405333                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 120267                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   535657                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  617550                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2818                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1379497                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                105417                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10704382                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3352                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9209                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    462                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  48950                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13577263                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25596624                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15699575                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             58498                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107409                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7469854                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 85                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             58                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    412247                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               706424                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              580765                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             68859                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            46740                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9264993                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  76                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7758886                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            232179                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4383899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5449177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2761206                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.809963                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.877544                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1221620     44.24%     44.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               73741      2.67%     46.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              122737      4.45%     51.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              146079      5.29%     56.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              249036      9.02%     65.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              139780      5.06%     70.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              485641     17.59%     88.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              188032      6.81%     95.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              134540      4.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2761206                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  471536     99.70%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    714      0.15%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   445      0.09%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               140      0.03%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              109      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             50788      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6676913     86.06%     86.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     86.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1162      0.01%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 164      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  365      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  795      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  919      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 586      0.01%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                206      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               544752      7.02%     93.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              395207      5.09%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45166      0.58%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41833      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7758886                       # Type of FU issued
system.cpu.iq.rate                           2.751782                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      472970                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.060958                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18803543                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13539545                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7392016                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              180584                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             109512                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        86843                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8090689                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90379                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28759                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       287021                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       272227                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           260                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 120267                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  555548                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6305                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9265069                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6980                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                706424                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               580765                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    652                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5423                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             91                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          47846                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        88954                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               136800                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7564787                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                565105                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            194099                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       964268                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   779366                       # Number of branches executed
system.cpu.iew.exec_stores                     399163                       # Number of stores executed
system.cpu.iew.exec_rate                     2.682942                       # Inst execution rate
system.cpu.iew.wb_sent                        7529654                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7478859                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5448619                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7996634                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.652467                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.681364                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4384034                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            120200                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2138657                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.282352                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.924201                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       987043     46.15%     46.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       255966     11.97%     58.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       182931      8.55%     66.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148435      6.94%     73.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85505      4.00%     77.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        57097      2.67%     80.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62550      2.92%     83.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        61809      2.89%     86.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       297321     13.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2138657                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2993062                       # Number of instructions committed
system.cpu.commit.committedOps                4881169                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727941                       # Number of memory references committed
system.cpu.commit.loads                        419403                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542927                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862924                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133662     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377781      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267242      5.47%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881169                       # Class of committed instruction
system.cpu.commit.bw_lim_events                297321                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11106539                       # The number of ROB reads
system.cpu.rob.rob_writes                    19161438                       # The number of ROB writes
system.cpu.timesIdled                             505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           58380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2993062                       # Number of Instructions Simulated
system.cpu.committedOps                       4881169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.942041                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.942041                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.061525                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.061525                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10303127                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6259736                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     47949                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    45822                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3570885                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3247688                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2663437                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           992.238253                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              837296                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3544                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            236.257336                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            169000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   992.238253                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.968983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          247                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6757296                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6757296                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       526645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          526645                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307107                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       833752                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           833752                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       833752                       # number of overall hits
system.cpu.dcache.overall_hits::total          833752                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9036                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9036                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1431                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        10467                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10467                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10467                       # number of overall misses
system.cpu.dcache.overall_misses::total         10467                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    451449000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    451449000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     84710000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     84710000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    536159000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    536159000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    536159000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    536159000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       535681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       535681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       844219                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       844219                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       844219                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       844219                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016868                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004638                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004638                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012398                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012398                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012398                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012398                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49961.155378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49961.155378                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59196.366177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59196.366177                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51223.750836                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51223.750836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51223.750836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51223.750836                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12345                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               219                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.369863                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1536                       # number of writebacks
system.cpu.dcache.writebacks::total              1536                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6917                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6917                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6923                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6923                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2119                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1425                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1425                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3544                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3544                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    133817500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    133817500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     83004500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     83004500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    216822000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    216822000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    216822000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    216822000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003956                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003956                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004198                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004198                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004198                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004198                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63151.250590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63151.250590                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58248.771930                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58248.771930                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61180.022573                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61180.022573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61180.022573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61180.022573                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2520                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           688.728923                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              369919                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               843                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            438.812574                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   688.728923                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.672587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.672587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          732                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          683                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            741305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           741305                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       369076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          369076                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       369076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           369076                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       369076                       # number of overall hits
system.cpu.icache.overall_hits::total          369076                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1155                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1155                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1155                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1155                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1155                       # number of overall misses
system.cpu.icache.overall_misses::total          1155                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     84367999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     84367999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     84367999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     84367999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     84367999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     84367999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       370231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       370231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       370231                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       370231                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       370231                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       370231                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003120                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003120                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003120                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003120                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003120                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003120                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73045.886580                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73045.886580                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73045.886580                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73045.886580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73045.886580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73045.886580                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          502                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   100.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          111                       # number of writebacks
system.cpu.icache.writebacks::total               111                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          312                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          312                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          312                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          312                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          312                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          312                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          843                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          843                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          843                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          843                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          843                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          843                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65938499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65938499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65938499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65938499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65938499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65938499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002277                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002277                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002277                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002277                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78218.860024                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78218.860024                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78218.860024                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78218.860024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78218.860024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78218.860024                       # average overall mshr miss latency
system.cpu.icache.replacements                    111                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2693.525709                       # Cycle average of tags in use
system.l2.tags.total_refs                        7014                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3336                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.102518                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       758.243068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1935.282641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.082200                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          755                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2525                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101807                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     59448                       # Number of tag accesses
system.l2.tags.data_accesses                    59448                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1536                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1536                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          110                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              110                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               501                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   501                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               538                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1039                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1051                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                1039                       # number of overall hits
system.l2.overall_hits::total                    1051                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 924                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          831                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              831                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1581                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                831                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2505                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3336                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               831                       # number of overall misses
system.l2.overall_misses::.cpu.data              2505                       # number of overall misses
system.l2.overall_misses::total                  3336                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     75591000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      75591000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64538000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64538000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    124956500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    124956500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     64538000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    200547500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        265085500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64538000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    200547500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       265085500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1536                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1536                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          110                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          110                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         2119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4387                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4387                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.648421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.648421                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985765                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.746107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.746107                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985765                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.706828                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.760429                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985765                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.706828                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.760429                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81808.441558                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81808.441558                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77663.056558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77663.056558                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79036.369386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79036.369386                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 77663.056558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80058.882236                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79462.080336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77663.056558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80058.882236                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79462.080336                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            924                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          831                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          831                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1581                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3336                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3336                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     66351000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     66351000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56228000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56228000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    109146500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    109146500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     56228000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    175497500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    231725500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56228000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    175497500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    231725500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.648421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.648421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.746107                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.746107                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.706828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.760429                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.706828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.760429                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71808.441558                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71808.441558                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67663.056558                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67663.056558                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69036.369386                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69036.369386                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67663.056558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70058.882236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69462.080336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67663.056558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70058.882236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69462.080336                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3336                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2412                       # Transaction distribution
system.membus.trans_dist::ReadExReq               924                       # Transaction distribution
system.membus.trans_dist::ReadExResp              924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2412                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3336                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3336    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3336                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1668000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9040750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7018                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2632                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1409792500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          111                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1425                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1425                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           843                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2119                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       325120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 386176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4387                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001140                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033745                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4382     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4387                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5156000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1264999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5316000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
