<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">12.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li><li class="navelem"><a class="el" href="dir_93f1e631d3c6f8dc58629a6a479cd539.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64PostLegalizerLowering.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64PostLegalizerLowering_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//=== AArch64PostLegalizerLowering.cpp --------------------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// Post-legalization lowering for instructions.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// This is used to offload pattern matching from the selector.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/// For example, this combiner will notice that a G_SHUFFLE_VECTOR is actually</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/// a G_ZIP, G_UZP, etc.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/// General optimization combines should be handled by either the</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/// AArch64PostLegalizerCombiner or the AArch64PreLegalizerCombiner.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64TargetMachine_8h.html">AArch64TargetMachine.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64GlobalISelUtils_8h.html">AArch64GlobalISelUtils.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64MCTargetDesc_8h.html">MCTargetDesc/AArch64MCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Combiner_8h.html">llvm/CodeGen/GlobalISel/Combiner.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CombinerHelper_8h.html">llvm/CodeGen/GlobalISel/CombinerHelper.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CombinerInfo_8h.html">llvm/CodeGen/GlobalISel/CombinerInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MIPatternMatch_8h.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOpcodes_8h.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetPassConfig_8h.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   39</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;aarch64-postlegalizer-lowering&quot;</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">using namespace </span>MIPatternMatch;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">using namespace </span>AArch64GISelUtils;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/// Represents a pseudo instruction which replaces a G_SHUFFLE_VECTOR.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/// Used for matching target-supported shuffles before codegen.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structShuffleVectorPseudo.html">   48</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> {</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structShuffleVectorPseudo.html#aa1bea6bd0f0ea6d368c961ea4218ff3d">   49</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structShuffleVectorPseudo.html#aa1bea6bd0f0ea6d368c961ea4218ff3d">Opc</a>; <span class="comment">///&lt; Opcode for the instruction. (E.g. G_ZIP1)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structShuffleVectorPseudo.html#aa6062c8b8ddaf988fb7abec8d3c5e4e1">   50</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structShuffleVectorPseudo.html#aa6062c8b8ddaf988fb7abec8d3c5e4e1">Dst</a>; <span class="comment">///&lt; Destination register.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structShuffleVectorPseudo.html#ae3c471fa0a0ea257a6f5b774a1504099">   51</a></span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SrcOp, 2&gt;</a> <a class="code" href="structShuffleVectorPseudo.html#ae3c471fa0a0ea257a6f5b774a1504099">SrcOps</a>; <span class="comment">///&lt; Source registers.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structShuffleVectorPseudo.html#ade5cd412585fa7e34ff7190390e5eded">   52</a></span>&#160;  <a class="code" href="structShuffleVectorPseudo.html#ade5cd412585fa7e34ff7190390e5eded">ShuffleVectorPseudo</a>(<span class="keywordtype">unsigned</span> Opc, <a class="code" href="classllvm_1_1Register.html">Register</a> Dst,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                      std::initializer_list&lt;SrcOp&gt; SrcOps)</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;      : Opc(Opc), Dst(Dst), SrcOps(SrcOps){};</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structShuffleVectorPseudo.html#af1c538f4c595a769542df7673d80f7a9">   55</a></span>&#160;  <a class="code" href="structShuffleVectorPseudo.html#af1c538f4c595a769542df7673d80f7a9">ShuffleVectorPseudo</a>() {}</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;};</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/// Check if a vector shuffle corresponds to a REV instruction with the</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// specified blocksize.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#ae0608a3448ce9580e9608fe739b01038">   60</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#ae0608a3448ce9580e9608fe739b01038">isREVMask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <span class="keywordtype">unsigned</span> EltSize, <span class="keywordtype">unsigned</span> NumElts,</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                      <span class="keywordtype">unsigned</span> <a class="code" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>) {</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a> == 16 || <a class="code" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a> == 32 || <a class="code" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a> == 64) &amp;&amp;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;         <span class="stringliteral">&quot;Only possible block sizes for REV are: 16, 32, 64&quot;</span>);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(EltSize != 64 &amp;&amp; <span class="stringliteral">&quot;EltSize cannot be 64 for REV mask.&quot;</span>);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordtype">unsigned</span> BlockElts = M[0] + 1;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">// If the first shuffle index is UNDEF, be optimistic.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordflow">if</span> (M[0] &lt; 0)</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    BlockElts = <a class="code" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a> / EltSize;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a> &lt;= EltSize || <a class="code" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a> != BlockElts * EltSize)</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumElts; ++i) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">// Ignore undef indices.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">if</span> (M[i] &lt; 0)</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(M[i]) !=</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        (i - i % BlockElts) + (BlockElts - 1 - i % BlockElts))</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  }</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/// Determines if \p M is a shuffle vector mask for a TRN of \p NumElts.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/// Whether or not G_TRN1 or G_TRN2 should be used is stored in \p WhichResult.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#ac7dd9d6aaccc65666a11d717290db142">   89</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#ac7dd9d6aaccc65666a11d717290db142">isTRNMask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <span class="keywordtype">unsigned</span> NumElts,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                      <span class="keywordtype">unsigned</span> &amp;WhichResult) {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">if</span> (NumElts % 2 != 0)</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  WhichResult = (M[0] == 0 ? 0 : 1);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumElts; i += 2) {</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordflow">if</span> ((M[i] &gt;= 0 &amp;&amp; <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(M[i]) != i + WhichResult) ||</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        (M[i + 1] &gt;= 0 &amp;&amp;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;         <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(M[i + 1]) != i + NumElts + WhichResult))</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  }</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;}</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/// Check if a G_EXT instruction can handle a shuffle mask \p M when the vector</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/// sources of the shuffle are different.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#aa7a747b1a5b35b74da11ef4d831132aa">  105</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;std::pair&lt;bool, uint64_t&gt;</a>&gt; <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#aa7a747b1a5b35b74da11ef4d831132aa">getExtMask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                                      <span class="keywordtype">unsigned</span> NumElts) {</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// Look for the first non-undef element.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keyword">auto</span> FirstRealElt = <a class="code" href="namespacellvm.html#ac78c09ae232b2ce188ff590d51e3c268">find_if</a>(M, [](<span class="keywordtype">int</span> Elt) { <span class="keywordflow">return</span> Elt &gt;= 0; });</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordflow">if</span> (FirstRealElt == M.end())</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="comment">// Use APInt to handle overflow when calculating expected element.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordtype">unsigned</span> MaskBits = <a class="code" href="classllvm_1_1APInt.html">APInt</a>(32, NumElts * 2).<a class="code" href="classllvm_1_1APInt.html#aae3b959a0a2981340fd03c29f528f2f0">logBase2</a>();</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> ExpectedElt = <a class="code" href="classllvm_1_1APInt.html">APInt</a>(MaskBits, *FirstRealElt + 1);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">// The following shuffle indices must be the successive elements after the</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="comment">// first real element.</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;          <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(std::next(FirstRealElt), M.end()),</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;          [&amp;ExpectedElt](<span class="keywordtype">int</span> Elt) { return Elt != ExpectedElt++ &amp;&amp; Elt &gt;= 0; }))</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">// The index of an EXT is the first element if it is not UNDEF.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="comment">// Watch out for the beginning UNDEFs. The EXT index should be the expected</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="comment">// value of the first element.  E.g.</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">// &lt;-1, -1, 3, ...&gt; is treated as &lt;1, 2, 3, ...&gt;.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">// &lt;-1, -1, 0, 1, ...&gt; is treated as &lt;2*NumElts-2, 2*NumElts-1, 0, 1, ...&gt;.</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// ExpectedElt is the last mask index plus 1.</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  uint64_t Imm = ExpectedElt.<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordtype">bool</span> ReverseExt = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">// There are two difference cases requiring to reverse input vectors.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">// For example, for vector &lt;4 x i32&gt; we have the following cases,</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// Case 1: shufflevector(&lt;4 x i32&gt;,&lt;4 x i32&gt;,&lt;-1, -1, -1, 0&gt;)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="comment">// Case 2: shufflevector(&lt;4 x i32&gt;,&lt;4 x i32&gt;,&lt;-1, -1, 7, 0&gt;)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="comment">// For both cases, we finally use mask &lt;5, 6, 7, 0&gt;, which requires</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// to reverse two input vectors.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">if</span> (Imm &lt; NumElts)</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    ReverseExt = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    Imm -= NumElts;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">return</span> std::make_pair(ReverseExt, Imm);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;}</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/// Determines if \p M is a shuffle vector mask for a UZP of \p NumElts.</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/// Whether or not G_UZP1 or G_UZP2 should be used is stored in \p WhichResult.</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#acf7731ae350945fbd3ef5e614cbef5a9">  147</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#acf7731ae350945fbd3ef5e614cbef5a9">isUZPMask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <span class="keywordtype">unsigned</span> NumElts,</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                      <span class="keywordtype">unsigned</span> &amp;WhichResult) {</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  WhichResult = (M[0] == 0 ? 0 : 1);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumElts; ++i) {</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="comment">// Skip undef indices.</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">if</span> (M[i] &lt; 0)</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(M[i]) != 2 * i + WhichResult)</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  }</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/// \return true if \p M is a zip mask for a shuffle vector of \p NumElts.</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/// Whether or not G_ZIP1 or G_ZIP2 should be used is stored in \p WhichResult.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#abc794c48dab43b6b663bbb9d00c0c86c">  162</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#abc794c48dab43b6b663bbb9d00c0c86c">isZipMask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <span class="keywordtype">unsigned</span> NumElts,</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                      <span class="keywordtype">unsigned</span> &amp;WhichResult) {</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">if</span> (NumElts % 2 != 0)</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// 0 means use ZIP1, 1 means use ZIP2.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  WhichResult = (M[0] == 0 ? 0 : 1);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordtype">unsigned</span> Idx = WhichResult * NumElts / 2;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumElts; i += 2) {</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="keywordflow">if</span> ((M[i] &gt;= 0 &amp;&amp; <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(M[i]) != Idx) ||</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;          (M[i + 1] &gt;= 0 &amp;&amp; <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(M[i + 1]) != Idx + NumElts))</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    Idx += 1;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  }</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/// \return true if a G_SHUFFLE_VECTOR instruction \p MI can be replaced with a</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/// G_REV instruction. Returns the appropriate G_REV opcode in \p Opc.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#abd9700a26610b64f4c99a91625fea4b7">  181</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#abd9700a26610b64f4c99a91625fea4b7">matchREV</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                     <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo) {</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> ShuffleMask = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getShuffleMask();</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = Ty.<a class="code" href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">getScalarSizeInBits</a>();</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">// Element size for a rev cannot be 64.</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordflow">if</span> (EltSize == 64)</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = Ty.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>();</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">// Try to produce G_REV64</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64PostLegalizerLowering_8cpp.html#ae0608a3448ce9580e9608fe739b01038">isREVMask</a>(ShuffleMask, EltSize, NumElts, 64)) {</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    MatchInfo = <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a>(AArch64::G_REV64, Dst, {Src});</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  }</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="comment">// TODO: Produce G_REV32 and G_REV16 once we have proper legalization support.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">// This should be identical to above, but with a constant 32 and constant</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="comment">// 16.</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;}</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/// \return true if a G_SHUFFLE_VECTOR instruction \p MI can be replaced with</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/// a G_TRN1 or G_TRN2 instruction.</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a478ea65eb8e4ad3aaeb0f198fe40e236">  210</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a478ea65eb8e4ad3aaeb0f198fe40e236">matchTRN</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                     <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo) {</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordtype">unsigned</span> WhichResult;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> ShuffleMask = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getShuffleMask();</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst).getNumElements();</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64PostLegalizerLowering_8cpp.html#ac7dd9d6aaccc65666a11d717290db142">isTRNMask</a>(ShuffleMask, NumElts, WhichResult))</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordtype">unsigned</span> Opc = (WhichResult == 0) ? AArch64::G_TRN1 : AArch64::G_TRN2;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> V1 = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  MatchInfo = <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a>(Opc, Dst, {V1, <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>});</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;}</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/// \return true if a G_SHUFFLE_VECTOR instruction \p MI can be replaced with</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/// a G_UZP1 or G_UZP2 instruction.</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/// \param [in] MI - The shuffle vector instruction.</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/// \param [out] MatchInfo - Either G_UZP1 or G_UZP2 on success.</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a389c68bf80cb275e6a6ea1b7dfda0915">  231</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a389c68bf80cb275e6a6ea1b7dfda0915">matchUZP</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                     <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo) {</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordtype">unsigned</span> WhichResult;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> ShuffleMask = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getShuffleMask();</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst).getNumElements();</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64PostLegalizerLowering_8cpp.html#acf7731ae350945fbd3ef5e614cbef5a9">isUZPMask</a>(ShuffleMask, NumElts, WhichResult))</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordtype">unsigned</span> Opc = (WhichResult == 0) ? AArch64::G_UZP1 : AArch64::G_UZP2;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> V1 = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  MatchInfo = <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a>(Opc, Dst, {V1, <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>});</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160; </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a7b5f128a82ba926b451c442467400631">  247</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a7b5f128a82ba926b451c442467400631">matchZip</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                     <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo) {</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordtype">unsigned</span> WhichResult;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> ShuffleMask = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getShuffleMask();</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst).getNumElements();</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64PostLegalizerLowering_8cpp.html#abc794c48dab43b6b663bbb9d00c0c86c">isZipMask</a>(ShuffleMask, NumElts, WhichResult))</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordtype">unsigned</span> Opc = (WhichResult == 0) ? AArch64::G_ZIP1 : AArch64::G_ZIP2;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> V1 = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  MatchInfo = <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a>(Opc, Dst, {V1, <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>});</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/// Helper function for matchDup.</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a5ad9efac20a39021c3f631dedbdbcd87">  264</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a5ad9efac20a39021c3f631dedbdbcd87">matchDupFromInsertVectorElt</a>(<span class="keywordtype">int</span> Lane, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                        <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                        <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo) {</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">if</span> (Lane != 0)</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// Try to match a vector splat operation into a dup instruction.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="comment">// We&#39;re looking for this pattern:</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">// %scalar:gpr(s64) = COPY $x0</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">// %undef:fpr(&lt;2 x s64&gt;) = G_IMPLICIT_DEF</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">// %cst0:gpr(s32) = G_CONSTANT i32 0</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">// %zerovec:fpr(&lt;2 x s32&gt;) = G_BUILD_VECTOR %cst0(s32), %cst0(s32)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">// %ins:fpr(&lt;2 x s64&gt;) = G_INSERT_VECTOR_ELT %undef, %scalar(s64), %cst0(s32)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="comment">// %splat:fpr(&lt;2 x s64&gt;) = G_SHUFFLE_VECTOR %ins(&lt;2 x s64&gt;), %undef, %zerovec(&lt;2 x s32&gt;)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">// ...into:</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="comment">// %splat = G_DUP %scalar</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">// Begin matching the insert.</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keyword">auto</span> *InsMI = <a class="code" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_INSERT_VECTOR_ELT,</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                             <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">if</span> (!InsMI)</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">// Match the undef vector operand.</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_IMPLICIT_DEF, InsMI-&gt;getOperand(1).getReg(),</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160; </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="comment">// Match the index constant 0.</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(InsMI-&gt;getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a42b1e7334c8da7ebef6e192f085eb563">m_ZeroInt</a>()))</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  MatchInfo = <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a>(AArch64::G_DUP, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(),</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                                  {InsMI-&gt;getOperand(2).getReg()});</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;}</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/// Helper function for matchDup.</span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a2a02de5ec94987be379e880db7c29913">  303</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a2a02de5ec94987be379e880db7c29913">matchDupFromBuildVector</a>(<span class="keywordtype">int</span> Lane, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                    <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo) {</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Lane &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;Expected positive lane?&quot;</span>);</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="comment">// Test if the LHS is a BUILD_VECTOR. If it is, then we can just reference the</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="comment">// lane&#39;s definition directly.</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keyword">auto</span> *BuildVecMI = <a class="code" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_BUILD_VECTOR,</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">if</span> (!BuildVecMI)</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = BuildVecMI-&gt;getOperand(Lane + 1).getReg();</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  MatchInfo =</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a>(AArch64::G_DUP, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), {Reg});</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;}</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a5ab2dfd44caad98e080e10ea9caa319a">  319</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a5ab2dfd44caad98e080e10ea9caa319a">matchDup</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                     <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo) {</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keyword">auto</span> MaybeLane = <a class="code" href="namespacellvm.html#afe8a7cc03eb7adf81589f0744e379f74">getSplatIndex</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordflow">if</span> (!MaybeLane)</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordtype">int</span> Lane = *MaybeLane;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="comment">// If this is undef splat, generate it via &quot;just&quot; vdup, if possible.</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">if</span> (Lane &lt; 0)</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    Lane = 0;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a5ad9efac20a39021c3f631dedbdbcd87">matchDupFromInsertVectorElt</a>(Lane, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MatchInfo))</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a2a02de5ec94987be379e880db7c29913">matchDupFromBuildVector</a>(Lane, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MatchInfo))</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;}</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a7252860eb32b0f821a3f71f54f2cf170">  336</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a7252860eb32b0f821a3f71f54f2cf170">matchEXT</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                     <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo) {</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keyword">auto</span> ExtInfo = <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#aa7a747b1a5b35b74da11ef4d831132aa">getExtMask</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getShuffleMask(),</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                            <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst).getNumElements());</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">if</span> (!ExtInfo)</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordtype">bool</span> ReverseExt;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  uint64_t Imm;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  std::tie(ReverseExt, Imm) = *ExtInfo;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> V1 = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">if</span> (ReverseExt)</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(V1, <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>);</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  uint64_t ExtFactor = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(V1).getScalarSizeInBits() / 8;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  Imm *= ExtFactor;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  MatchInfo = <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a>(AArch64::G_EXT, Dst, {V1, <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>, Imm});</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;}</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/// Replace a G_SHUFFLE_VECTOR instruction with a pseudo.</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/// \p Opc is the opcode to use. \p MI is the G_SHUFFLE_VECTOR.</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#ad6341fc46ec30b1e834c0d590644f6e7">  359</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#ad6341fc46ec30b1e834c0d590644f6e7">applyShuffleVectorPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                     <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo) {</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIRBuilder(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(MatchInfo.<a class="code" href="structShuffleVectorPseudo.html#aa1bea6bd0f0ea6d368c961ea4218ff3d">Opc</a>, {MatchInfo.Dst}, MatchInfo.<a class="code" href="structShuffleVectorPseudo.html#ae3c471fa0a0ea257a6f5b774a1504099">SrcOps</a>);</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;}</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/// Replace a G_SHUFFLE_VECTOR instruction with G_EXT.</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/// Special-cased because the constant operand must be emitted as a G_CONSTANT</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/// for the imported tablegen patterns to work.</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#af28e5fe5afdbb39ffd21746b703b7d61">  370</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#af28e5fe5afdbb39ffd21746b703b7d61">applyEXT</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo) {</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIRBuilder(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="comment">// Tablegen patterns expect an i32 G_CONSTANT as the final op.</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keyword">auto</span> Cst =</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32), MatchInfo.<a class="code" href="structShuffleVectorPseudo.html#ae3c471fa0a0ea257a6f5b774a1504099">SrcOps</a>[2].getImm());</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(MatchInfo.<a class="code" href="structShuffleVectorPseudo.html#aa1bea6bd0f0ea6d368c961ea4218ff3d">Opc</a>, {MatchInfo.Dst},</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                        {MatchInfo.SrcOps[0], MatchInfo.SrcOps[1], Cst});</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/// isVShiftRImm - Check if this is a valid vector for the immediate</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/// operand of a vector shift right operation. The value must be in the range:</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">///   1 &lt;= Value &lt;= ElementBits for a right shift.</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a52c0e4df8bf84a861e94ae423c2706db">  384</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a52c0e4df8bf84a861e94ae423c2706db">isVShiftRImm</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty,</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                         int64_t &amp;Cnt) {</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; <span class="stringliteral">&quot;vector shift count is not a vector type&quot;</span>);</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keyword">auto</span> Cst = <a class="code" href="namespacellvm.html#a10bc1a254dc760a772c0f818065986c9">getBuildVectorConstantSplat</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">if</span> (!Cst)</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  Cnt = *Cst;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  int64_t ElementBits = Ty.<a class="code" href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">getScalarSizeInBits</a>();</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">return</span> Cnt &gt;= 1 &amp;&amp; Cnt &lt;= ElementBits;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;}</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/// Match a vector G_ASHR or G_LSHR with a valid immediate shift.</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a1e5ef068d1cda9caeae71e964bd05082">  397</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a1e5ef068d1cda9caeae71e964bd05082">matchVAshrLshrImm</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                              int64_t &amp;Imm) {</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_ASHR ||</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;         <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_LSHR);</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordflow">if</span> (!Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>())</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a52c0e4df8bf84a861e94ae423c2706db">isVShiftRImm</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Ty, Imm);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;}</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a47eec971e964d5999d3083403b0e9d33">  407</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a47eec971e964d5999d3083403b0e9d33">applyVAshrLshrImm</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                              int64_t &amp;Imm) {</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc == TargetOpcode::G_ASHR || Opc == TargetOpcode::G_LSHR);</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordtype">unsigned</span> NewOpc =</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;      Opc == TargetOpcode::G_ASHR ? AArch64::G_VASHR : AArch64::G_VLSHR;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keyword">auto</span> ImmDef = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32), Imm);</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(NewOpc, {<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0)}, {<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1), ImmDef});</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;}</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/// Determine if it is possible to modify the \p RHS and predicate \p P of a</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/// G_ICMP instruction such that the right-hand side is an arithmetic immediate.</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/// \returns A pair containing the updated immediate and predicate which may</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/// be used to optimize the instruction.</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/// \note This assumes that the comparison has been legalized.</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">Optional&lt;std::pair&lt;uint64_t, CmpInst::Predicate&gt;</a>&gt;</div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#ac084df57a1934d8fbc2b8b31dd43f4b4">  428</a></span>&#160;<a class="code" href="AArch64PostLegalizerLowering_8cpp.html#ac084df57a1934d8fbc2b8b31dd43f4b4">tryAdjustICmpImmAndPred</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> RHS, <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;Ty = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(RHS);</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordflow">if</span> (Ty.isVector())</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> = Ty.getSizeInBits();</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> == 32 || <a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> == 64) &amp;&amp; <span class="stringliteral">&quot;Expected 32 or 64 bit compare only?&quot;</span>);</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160; </div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="comment">// If the RHS is not a constant, or the RHS is already a valid arithmetic</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">// immediate, then there is nothing to change.</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keyword">auto</span> ValAndVReg = <a class="code" href="namespacellvm.html#ad3683d21f4f67e5b72dedb82e8216406">getConstantVRegValWithLookThrough</a>(RHS, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">if</span> (!ValAndVReg)</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  uint64_t <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = ValAndVReg-&gt;<a class="code" href="classllvm_1_1Value.html#a18dbfcb332af7515599ee795cf462843">Value</a>.getZExtValue();</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>(<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>))</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160; </div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="comment">// We have a non-arithmetic immediate. Check if adjusting the immediate and</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="comment">// adjusting the predicate will result in a legal arithmetic immediate.</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>:</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac1aa7b798ba11d2e497d5cce6ce6d3dc">CmpInst::ICMP_SGE</a>:</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="comment">// Check for</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="comment">// x slt c =&gt; x sle c - 1</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="comment">// x sge c =&gt; x sgt c - 1</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="comment">// When c is not the smallest possible negative number.</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> == 64 &amp;&amp; <span class="keyword">static_cast&lt;</span>int64_t<span class="keyword">&gt;</span>(<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) == <a class="code" href="llvm-c_2DataTypes_8h.html#ab21f12f372f67b8ff0aa3432336ede67">INT64_MIN</a>) ||</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        (<a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> == 32 &amp;&amp; <span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) == INT32_MIN))</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> == <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>) ? <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba2751d6136a2819749dcef65dc19a4246">CmpInst::ICMP_SLE</a> : <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> -= 1;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba91d86a4753c8bd7624e01bf565d87f8e">CmpInst::ICMP_ULT</a>:</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba573bcd571c938fce863525330bbfc4b8">CmpInst::ICMP_UGE</a>:</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="comment">// Check for</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="comment">// x ult c =&gt; x ule c - 1</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="comment">// x uge c =&gt; x ugt c - 1</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="comment">// When c is not zero.</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> == 0)</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> == <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba91d86a4753c8bd7624e01bf565d87f8e">CmpInst::ICMP_ULT</a>) ? <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bad92f160316221fd4090520bb2b3cefc5">CmpInst::ICMP_ULE</a> : <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba607cecdc5172814382033e001ed11fad">CmpInst::ICMP_UGT</a>;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> -= 1;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba2751d6136a2819749dcef65dc19a4246">CmpInst::ICMP_SLE</a>:</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>:</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="comment">// Check for</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="comment">// x sle c =&gt; x slt c + 1</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="comment">// x sgt c =&gt; s sge c + 1</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="comment">// When c is not the largest possible signed integer.</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> == 32 &amp;&amp; <span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) == INT32_MAX) ||</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        (<a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> == 64 &amp;&amp; <span class="keyword">static_cast&lt;</span>int64_t<span class="keyword">&gt;</span>(<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) == <a class="code" href="llvm-c_2DataTypes_8h.html#ad0d744f05898e32d01f73f8af3cd2071">INT64_MAX</a>))</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> == <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba2751d6136a2819749dcef65dc19a4246">CmpInst::ICMP_SLE</a>) ? <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a> : <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac1aa7b798ba11d2e497d5cce6ce6d3dc">CmpInst::ICMP_SGE</a>;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> += 1;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bad92f160316221fd4090520bb2b3cefc5">CmpInst::ICMP_ULE</a>:</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba607cecdc5172814382033e001ed11fad">CmpInst::ICMP_UGT</a>:</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="comment">// Check for</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="comment">// x ule c =&gt; x ult c + 1</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="comment">// x ugt c =&gt; s uge c + 1</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="comment">// When c is not the largest possible unsigned integer.</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> == 32 &amp;&amp; <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) == UINT32_MAX) ||</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        (<a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> == 64 &amp;&amp; <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> == <a class="code" href="llvm-c_2DataTypes_8h.html#a30654b4b67d97c42ca3f9b6052dda916">UINT64_MAX</a>))</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> == <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bad92f160316221fd4090520bb2b3cefc5">CmpInst::ICMP_ULE</a>) ? <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba91d86a4753c8bd7624e01bf565d87f8e">CmpInst::ICMP_ULT</a> : <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba573bcd571c938fce863525330bbfc4b8">CmpInst::ICMP_UGE</a>;</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> += 1;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  }</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160; </div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="comment">// Check if the new constant is valid, and return the updated constant and</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="comment">// predicate if it is.</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> == 32)</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>);</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>(<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>))</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">return</span> {{<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>, <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>}};</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;}</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/// Determine whether or not it is possible to update the RHS and predicate of</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/// a G_ICMP instruction such that the RHS will be selected as an arithmetic</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/// immediate.</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/// \p MI - The G_ICMP instruction</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/// \p MatchInfo - The new RHS immediate and predicate on success</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/// See tryAdjustICmpImmAndPred for valid transformations.</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#ad735ef5a758daa4baa0ff66a98ab2e04">  524</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#ad735ef5a758daa4baa0ff66a98ab2e04">matchAdjustICmpImmAndPred</a>(</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    std::pair&lt;uint64_t, CmpInst::Predicate&gt; &amp;MatchInfo) {</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_ICMP);</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RHS = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keyword">auto</span> Pred = <span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a><span class="keyword">&gt;</span>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getPredicate());</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> MaybeNewImmAndPred = <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#ac084df57a1934d8fbc2b8b31dd43f4b4">tryAdjustICmpImmAndPred</a>(RHS, Pred, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    MatchInfo = *MaybeNewImmAndPred;</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  }</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;}</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#aa4fedf9318d495df50d4816e74164e96">  537</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#aa4fedf9318d495df50d4816e74164e96">applyAdjustICmpImmAndPred</a>(</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::pair&lt;uint64_t, CmpInst::Predicate&gt; &amp;MatchInfo,</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB, <a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer) {</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab24db762f0912a99f1e4d9e44eaeaa44">setInstrAndDebugLoc</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3);</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keyword">auto</span> Cst = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.cloneVirtualRegister(RHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()),</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                               MatchInfo.first);</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  Observer.<a class="code" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">changingInstr</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  RHS.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Cst-&gt;getOperand(0).getReg());</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).setPredicate(MatchInfo.second);</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  Observer.<a class="code" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">changedInstr</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;}</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160; </div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a557d10a9abba96ca5d850418a59e7c1e">  552</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a557d10a9abba96ca5d850418a59e7c1e">matchDupLane</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                  std::pair&lt;unsigned, int&gt; &amp;MatchInfo) {</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src1Reg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Src1Reg);</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="keyword">auto</span> LaneIdx = <a class="code" href="namespacellvm.html#afe8a7cc03eb7adf81589f0744e379f74">getSplatIndex</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="keywordflow">if</span> (!LaneIdx)</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160; </div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="comment">// The lane idx should be within the first source vector.</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">if</span> (*LaneIdx &gt;= SrcTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>())</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160; </div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordflow">if</span> (DstTy != SrcTy)</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160; </div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> ScalarTy = SrcTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>();</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keywordtype">unsigned</span> ScalarSize = ScalarTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160; </div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordflow">switch</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>()) {</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keywordflow">case</span> 2:</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordflow">if</span> (ScalarSize == 64)</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      Opc = AArch64::G_DUPLANE64;</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="keywordflow">if</span> (ScalarSize == 32)</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      Opc = AArch64::G_DUPLANE32;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">if</span> (ScalarSize == 16)</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      Opc = AArch64::G_DUPLANE16;</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">if</span> (ScalarSize == 8)</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      Opc = AArch64::G_DUPLANE8;</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  }</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keywordflow">if</span> (!Opc)</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160; </div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  MatchInfo.first = Opc;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  MatchInfo.second = *LaneIdx;</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;}</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160; </div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#aae1a9fca6f493f19f6a04611ab92ad99">  602</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#aae1a9fca6f493f19f6a04611ab92ad99">applyDupLane</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, std::pair&lt;unsigned, int&gt; &amp;MatchInfo) {</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInstrAndDebugLoc(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keyword">auto</span> Lane = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64), MatchInfo.second);</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(MatchInfo.first, {MI.getOperand(0).getReg()},</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;               {MI.getOperand(1).getReg(), Lane});</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;}</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160; </div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a2bba2190ebf3aed8aecc1d018df5c9b6">  613</a></span>&#160;<span class="preprocessor">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#include &quot;AArch64GenPostLegalizeGILowering.inc&quot;</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#undef AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160; </div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="keyword">namespace </span>{</div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a674c87e054235a566d281c1f3de80de1">  618</a></span>&#160;<span class="preprocessor">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#include &quot;AArch64GenPostLegalizeGILowering.inc&quot;</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#undef AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160; </div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="keyword">class </span>AArch64PostLegalizerLoweringInfo : <span class="keyword">public</span> <a class="code" href="classllvm_1_1CombinerInfo.html">CombinerInfo</a> {</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  AArch64GenPostLegalizerLoweringHelperRuleConfig GeneratedRuleCfg;</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160; </div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  AArch64PostLegalizerLoweringInfo(<span class="keywordtype">bool</span> OptSize, <span class="keywordtype">bool</span> MinSize)</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      : <a class="code" href="classllvm_1_1CombinerInfo.html">CombinerInfo</a>(<span class="comment">/*AllowIllegalOps*/</span> <span class="keyword">true</span>, <span class="comment">/*ShouldLegalizeIllegal*/</span> <span class="keyword">false</span>,</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                     <span class="comment">/*LegalizerInfo*/</span> <span class="keyword">nullptr</span>, <span class="comment">/*OptEnabled = */</span> <span class="keyword">true</span>, OptSize,</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                     MinSize) {</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">if</span> (!GeneratedRuleCfg.parseCommandLineOption())</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Invalid rule identifier&quot;</span>);</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  }</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160; </div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="VectorCombine_8cpp.html#abebbad42e65ebec270ffc7c4540f6b7f">combine</a>(<a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;                       <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;};</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160; </div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="VectorCombine_8cpp.html#abebbad42e65ebec270ffc7c4540f6b7f">AArch64PostLegalizerLoweringInfo::combine</a>(<a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer,</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                                               <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                                               <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <a class="code" href="classllvm_1_1CombinerHelper.html">CombinerHelper</a> Helper(Observer, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>);</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  AArch64GenPostLegalizerLoweringHelper Generated(GeneratedRuleCfg);</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">return</span> Generated.tryCombineAll(Observer, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, Helper);</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;}</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160; </div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a06deb0e95635d415388705418ecc4d8e">  646</a></span>&#160;<span class="preprocessor">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#include &quot;AArch64GenPostLegalizeGILowering.inc&quot;</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#undef AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160; </div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="keyword">class </span>AArch64PostLegalizerLowering : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160; </div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  AArch64PostLegalizerLowering();</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160; </div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64PostLegalizerLowering&quot;</span>;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  }</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160; </div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;};</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160; </div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="keywordtype">void</span> AArch64PostLegalizerLowering::getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>&gt;();</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <a class="code" href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">getSelectionDAGFallbackAnalysisUsage</a>(AU);</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;}</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160; </div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;AArch64PostLegalizerLowering::AArch64PostLegalizerLowering()</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>) {</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="namespacellvm.html#a199d6087e8d7814677e5483a01975a60">initializeAArch64PostLegalizerLoweringPass</a>(*PassRegistry::getPassRegistry());</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;}</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160; </div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="keywordtype">bool</span> AArch64PostLegalizerLowering::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;          MachineFunctionProperties::Property::FailedISel))</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;             MachineFunctionProperties::Property::Legalized) &amp;&amp;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;         <span class="stringliteral">&quot;Expected a legalized function?&quot;</span>);</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keyword">auto</span> *TPC = &amp;getAnalysis&lt;TargetPassConfig&gt;();</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>();</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  AArch64PostLegalizerLoweringInfo PCInfo(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasOptSize(), <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasMinSize());</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="classllvm_1_1Combiner.html">Combiner</a> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>(PCInfo, TPC);</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>.combineMachineInstrs(MF, <span class="comment">/*CSEInfo*/</span> <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;}</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160; </div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">AArch64PostLegalizerLowering::ID</a> = 0;</div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#add6a10c10fdbc00ddb2ae110effc4184">  692</a></span>&#160;<a class="code" href="AArch64PostLegalizerLowering_8cpp.html#add6a10c10fdbc00ddb2ae110effc4184">INITIALIZE_PASS_BEGIN</a>(AArch64PostLegalizerLowering, <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                      <span class="stringliteral">&quot;Lower AArch64 MachineInstrs after legalization&quot;</span>, <span class="keyword">false</span>,</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                      <span class="keyword">false</span>)</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<a class="code" href="SVEIntrinsicOpts_8cpp.html#a2bb87eb1bcbc74783a83ae945eb8fa36">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>)</div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">  696</a></span>&#160;<a class="code" href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a>(AArch64PostLegalizerLowering, <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="AArch64PostLegalizerLowering_8cpp.html#a86f36c0270a06b82c32f1028c82f61a7">  697</a></span>&#160;                    &quot;<a class="code" href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a5ff0dbefe0555c538e207b9ee20e26cf">Lower</a> AArch64 MachineInstrs after <a class="code" href="AArch64PostLegalizerLowering_8cpp.html#a654dadbb91ca951ac5172c79a97eb84d">legalization</a>&quot;, <a class="code" href="namespacefalse.html">false</a>,</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                    <a class="code" href="namespacefalse.html">false</a>)</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160; </div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;namespace <a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="namespacellvm.html#a5cf2d86ae5ed2a3207d2a752871a3373">  701</a></span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#a5cf2d86ae5ed2a3207d2a752871a3373">createAArch64PostLegalizerLowering</a>() {</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> AArch64PostLegalizerLowering();</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;}</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64GlobalISelUtils_8h_html"><div class="ttname"><a href="AArch64GlobalISelUtils_8h.html">AArch64GlobalISelUtils.h</a></div></div>
<div class="ttc" id="aAArch64ISelLowering_8cpp_html_a0ed62699b7aa575737f0a85b362eaee2"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a></div><div class="ttdeci">static bool isLegalArithImmed(uint64_t C)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02252">AArch64ISelLowering.cpp:2252</a></div></div>
<div class="ttc" id="aAArch64MCTargetDesc_8h_html"><div class="ttname"><a href="AArch64MCTargetDesc_8h.html">AArch64MCTargetDesc.h</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_a1e5ef068d1cda9caeae71e964bd05082"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#a1e5ef068d1cda9caeae71e964bd05082">matchVAshrLshrImm</a></div><div class="ttdeci">static bool matchVAshrLshrImm(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, int64_t &amp;Imm)</div><div class="ttdoc">Match a vector G_ASHR or G_LSHR with a valid immediate shift.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00397">AArch64PostLegalizerLowering.cpp:397</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_a2a02de5ec94987be379e880db7c29913"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#a2a02de5ec94987be379e880db7c29913">matchDupFromBuildVector</a></div><div class="ttdeci">static bool matchDupFromBuildVector(int Lane, MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</div><div class="ttdoc">Helper function for matchDup.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00303">AArch64PostLegalizerLowering.cpp:303</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_a389c68bf80cb275e6a6ea1b7dfda0915"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#a389c68bf80cb275e6a6ea1b7dfda0915">matchUZP</a></div><div class="ttdeci">static bool matchUZP(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00231">AArch64PostLegalizerLowering.cpp:231</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_a478ea65eb8e4ad3aaeb0f198fe40e236"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#a478ea65eb8e4ad3aaeb0f198fe40e236">matchTRN</a></div><div class="ttdeci">static bool matchTRN(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00210">AArch64PostLegalizerLowering.cpp:210</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_a47eec971e964d5999d3083403b0e9d33"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#a47eec971e964d5999d3083403b0e9d33">applyVAshrLshrImm</a></div><div class="ttdeci">static bool applyVAshrLshrImm(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, int64_t &amp;Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00407">AArch64PostLegalizerLowering.cpp:407</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_a52c0e4df8bf84a861e94ae423c2706db"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#a52c0e4df8bf84a861e94ae423c2706db">isVShiftRImm</a></div><div class="ttdeci">static bool isVShiftRImm(Register Reg, MachineRegisterInfo &amp;MRI, LLT Ty, int64_t &amp;Cnt)</div><div class="ttdoc">isVShiftRImm - Check if this is a valid vector for the immediate operand of a vector shift right oper...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00384">AArch64PostLegalizerLowering.cpp:384</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_a557d10a9abba96ca5d850418a59e7c1e"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#a557d10a9abba96ca5d850418a59e7c1e">matchDupLane</a></div><div class="ttdeci">bool matchDupLane(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, std::pair&lt; unsigned, int &gt; &amp;MatchInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00552">AArch64PostLegalizerLowering.cpp:552</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_a5ab2dfd44caad98e080e10ea9caa319a"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#a5ab2dfd44caad98e080e10ea9caa319a">matchDup</a></div><div class="ttdeci">static bool matchDup(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00319">AArch64PostLegalizerLowering.cpp:319</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_a5ad9efac20a39021c3f631dedbdbcd87"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#a5ad9efac20a39021c3f631dedbdbcd87">matchDupFromInsertVectorElt</a></div><div class="ttdeci">static bool matchDupFromInsertVectorElt(int Lane, MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</div><div class="ttdoc">Helper function for matchDup.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00264">AArch64PostLegalizerLowering.cpp:264</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_a654dadbb91ca951ac5172c79a97eb84d"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#a654dadbb91ca951ac5172c79a97eb84d">legalization</a></div><div class="ttdeci">Lower AArch64 MachineInstrs after legalization</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00697">AArch64PostLegalizerLowering.cpp:697</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_a7252860eb32b0f821a3f71f54f2cf170"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#a7252860eb32b0f821a3f71f54f2cf170">matchEXT</a></div><div class="ttdeci">static bool matchEXT(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00336">AArch64PostLegalizerLowering.cpp:336</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_a7b5f128a82ba926b451c442467400631"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#a7b5f128a82ba926b451c442467400631">matchZip</a></div><div class="ttdeci">static bool matchZip(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00247">AArch64PostLegalizerLowering.cpp:247</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_aa4fedf9318d495df50d4816e74164e96"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#aa4fedf9318d495df50d4816e74164e96">applyAdjustICmpImmAndPred</a></div><div class="ttdeci">bool applyAdjustICmpImmAndPred(MachineInstr &amp;MI, std::pair&lt; uint64_t, CmpInst::Predicate &gt; &amp;MatchInfo, MachineIRBuilder &amp;MIB, GISelChangeObserver &amp;Observer)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00537">AArch64PostLegalizerLowering.cpp:537</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_aa7a747b1a5b35b74da11ef4d831132aa"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#aa7a747b1a5b35b74da11ef4d831132aa">getExtMask</a></div><div class="ttdeci">static Optional&lt; std::pair&lt; bool, uint64_t &gt; &gt; getExtMask(ArrayRef&lt; int &gt; M, unsigned NumElts)</div><div class="ttdoc">Check if a G_EXT instruction can handle a shuffle mask M when the vector sources of the shuffle are d...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00105">AArch64PostLegalizerLowering.cpp:105</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_aae1a9fca6f493f19f6a04611ab92ad99"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#aae1a9fca6f493f19f6a04611ab92ad99">applyDupLane</a></div><div class="ttdeci">bool applyDupLane(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, std::pair&lt; unsigned, int &gt; &amp;MatchInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00602">AArch64PostLegalizerLowering.cpp:602</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_abc794c48dab43b6b663bbb9d00c0c86c"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#abc794c48dab43b6b663bbb9d00c0c86c">isZipMask</a></div><div class="ttdeci">static bool isZipMask(ArrayRef&lt; int &gt; M, unsigned NumElts, unsigned &amp;WhichResult)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00162">AArch64PostLegalizerLowering.cpp:162</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_abd9700a26610b64f4c99a91625fea4b7"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#abd9700a26610b64f4c99a91625fea4b7">matchREV</a></div><div class="ttdeci">static bool matchREV(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00181">AArch64PostLegalizerLowering.cpp:181</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_ac084df57a1934d8fbc2b8b31dd43f4b4"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#ac084df57a1934d8fbc2b8b31dd43f4b4">tryAdjustICmpImmAndPred</a></div><div class="ttdeci">Optional&lt; std::pair&lt; uint64_t, CmpInst::Predicate &gt; &gt; tryAdjustICmpImmAndPred(Register RHS, CmpInst::Predicate P, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Determine if it is possible to modify the RHS and predicate P of a G_ICMP instruction such that the r...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00428">AArch64PostLegalizerLowering.cpp:428</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_ac7dd9d6aaccc65666a11d717290db142"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#ac7dd9d6aaccc65666a11d717290db142">isTRNMask</a></div><div class="ttdeci">static bool isTRNMask(ArrayRef&lt; int &gt; M, unsigned NumElts, unsigned &amp;WhichResult)</div><div class="ttdoc">Determines if M is a shuffle vector mask for a TRN of NumElts.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00089">AArch64PostLegalizerLowering.cpp:89</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_acf7731ae350945fbd3ef5e614cbef5a9"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#acf7731ae350945fbd3ef5e614cbef5a9">isUZPMask</a></div><div class="ttdeci">static bool isUZPMask(ArrayRef&lt; int &gt; M, unsigned NumElts, unsigned &amp;WhichResult)</div><div class="ttdoc">Determines if M is a shuffle vector mask for a UZP of NumElts.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00147">AArch64PostLegalizerLowering.cpp:147</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_ad6341fc46ec30b1e834c0d590644f6e7"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#ad6341fc46ec30b1e834c0d590644f6e7">applyShuffleVectorPseudo</a></div><div class="ttdeci">static bool applyShuffleVectorPseudo(MachineInstr &amp;MI, ShuffleVectorPseudo &amp;MatchInfo)</div><div class="ttdoc">Replace a G_SHUFFLE_VECTOR instruction with a pseudo.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00359">AArch64PostLegalizerLowering.cpp:359</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_ad735ef5a758daa4baa0ff66a98ab2e04"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#ad735ef5a758daa4baa0ff66a98ab2e04">matchAdjustICmpImmAndPred</a></div><div class="ttdeci">bool matchAdjustICmpImmAndPred(MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, std::pair&lt; uint64_t, CmpInst::Predicate &gt; &amp;MatchInfo)</div><div class="ttdoc">Determine whether or not it is possible to update the RHS and predicate of a G_ICMP instruction such ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00524">AArch64PostLegalizerLowering.cpp:524</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00039">AArch64PostLegalizerLowering.cpp:39</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_add6a10c10fdbc00ddb2ae110effc4184"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#add6a10c10fdbc00ddb2ae110effc4184">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">INITIALIZE_PASS_BEGIN(AArch64PostLegalizerLowering, DEBUG_TYPE, &quot;Lower AArch64 MachineInstrs after legalization&quot;, false, false) INITIALIZE_PASS_END(AArch64PostLegalizerLowering</div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_ae0608a3448ce9580e9608fe739b01038"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#ae0608a3448ce9580e9608fe739b01038">isREVMask</a></div><div class="ttdeci">static bool isREVMask(ArrayRef&lt; int &gt; M, unsigned EltSize, unsigned NumElts, unsigned BlockSize)</div><div class="ttdoc">Check if a vector shuffle corresponds to a REV instruction with the specified blocksize.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00060">AArch64PostLegalizerLowering.cpp:60</a></div></div>
<div class="ttc" id="aAArch64PostLegalizerLowering_8cpp_html_af28e5fe5afdbb39ffd21746b703b7d61"><div class="ttname"><a href="AArch64PostLegalizerLowering_8cpp.html#af28e5fe5afdbb39ffd21746b703b7d61">applyEXT</a></div><div class="ttdeci">static bool applyEXT(MachineInstr &amp;MI, ShuffleVectorPseudo &amp;MatchInfo)</div><div class="ttdoc">Replace a G_SHUFFLE_VECTOR instruction with G_EXT.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00370">AArch64PostLegalizerLowering.cpp:370</a></div></div>
<div class="ttc" id="aAArch64TargetMachine_8h_html"><div class="ttname"><a href="AArch64TargetMachine_8h.html">AArch64TargetMachine.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aCombinerHelper_8h_html"><div class="ttname"><a href="CombinerHelper_8h.html">CombinerHelper.h</a></div></div>
<div class="ttc" id="aCombinerInfo_8h_html"><div class="ttname"><a href="CombinerInfo_8h.html">CombinerInfo.h</a></div></div>
<div class="ttc" id="aCombiner_8h_html"><div class="ttname"><a href="Combiner_8h.html">Combiner.h</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00100">IRTranslator.cpp:100</a></div></div>
<div class="ttc" id="aInitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00056">MD5.cpp:56</a></div></div>
<div class="ttc" id="aMIPatternMatch_8h_html"><div class="ttname"><a href="MIPatternMatch_8h.html">MIPatternMatch.h</a></div></div>
<div class="ttc" id="aMachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="aMachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class.</div></div>
<div class="ttc" id="aMachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01370">MachineSink.cpp:1370</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00061">NVVMIntrRange.cpp:61</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aRegBankSelect_8cpp_html_a0eee13989797c0d4612066f84ff7a7b8"><div class="ttname"><a href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a></div><div class="ttdeci">INITIALIZE_PASS_END(RegBankSelect, DEBUG_TYPE, &quot;Assign register bank of generic virtual registers&quot;, false, false) RegBankSelect</div><div class="ttdef"><b>Definition:</b> <a href="RegBankSelect_8cpp_source.html#l00069">RegBankSelect.cpp:69</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSVEIntrinsicOpts_8cpp_html_a2bb87eb1bcbc74783a83ae945eb8fa36"><div class="ttname"><a href="SVEIntrinsicOpts_8cpp.html#a2bb87eb1bcbc74783a83ae945eb8fa36">INITIALIZE_PASS_DEPENDENCY</a></div><div class="ttdeci">INITIALIZE_PASS_DEPENDENCY(DominatorTreeWrapperPass)</div></div>
<div class="ttc" id="aTarWriter_8cpp_html_aac035f4156e2604bfa42ba22c17b83ee"><div class="ttname"><a href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a></div><div class="ttdeci">static const int BlockSize</div><div class="ttdef"><b>Definition:</b> <a href="TarWriter_8cpp_source.html#l00033">TarWriter.cpp:33</a></div></div>
<div class="ttc" id="aTargetOpcodes_8h_html"><div class="ttname"><a href="TargetOpcodes_8h.html">TargetOpcodes.h</a></div></div>
<div class="ttc" id="aTargetPassConfig_8h_html"><div class="ttname"><a href="TargetPassConfig_8h.html">TargetPassConfig.h</a></div></div>
<div class="ttc" id="aVectorCombine_8cpp_html_abebbad42e65ebec270ffc7c4540f6b7f"><div class="ttname"><a href="VectorCombine_8cpp.html#abebbad42e65ebec270ffc7c4540f6b7f">combine</a></div><div class="ttdeci">vector combine</div><div class="ttdef"><b>Definition:</b> <a href="VectorCombine_8cpp_source.html#l00831">VectorCombine.cpp:831</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00070">APInt.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a217e0207d9cc8e046c2dccbf0e4bb198"><div class="ttname"><a href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">llvm::APInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Get zero extended value.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01631">APInt.h:1631</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_aae3b959a0a2981340fd03c29f528f2f0"><div class="ttname"><a href="classllvm_1_1APInt.html#aae3b959a0a2981340fd03c29f528f2f0">llvm::APInt::logBase2</a></div><div class="ttdeci">unsigned logBase2() const</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01816">APInt.h:1816</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass.</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00047">PassAnalysisSupport.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html_ae5c60fd282ee894c87ea02c3f0fcb6d0"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">llvm::AnalysisUsage::addRequired</a></div><div class="ttdeci">AnalysisUsage &amp; addRequired()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00075">PassAnalysisSupport.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html_af11a6ebf7ab3c388234cb6d5378439a3"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">llvm::AnalysisUsage::setPreservesCFG</a></div><div class="ttdeci">void setPreservesCFG()</div><div class="ttdoc">This function should be called by the pass, iff they do not:</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8cpp_source.html#l00253">Pass.cpp:253</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; int &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78b"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses.</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00722">InstrTypes.h:722</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">llvm::CmpInst::ICMP_SLT</a></div><div class="ttdeci">@ ICMP_SLT</div><div class="ttdoc">signed less than</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00751">InstrTypes.h:751</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba2751d6136a2819749dcef65dc19a4246"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba2751d6136a2819749dcef65dc19a4246">llvm::CmpInst::ICMP_SLE</a></div><div class="ttdeci">@ ICMP_SLE</div><div class="ttdoc">signed less or equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00752">InstrTypes.h:752</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba573bcd571c938fce863525330bbfc4b8"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba573bcd571c938fce863525330bbfc4b8">llvm::CmpInst::ICMP_UGE</a></div><div class="ttdeci">@ ICMP_UGE</div><div class="ttdoc">unsigned greater or equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00746">InstrTypes.h:746</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba607cecdc5172814382033e001ed11fad"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba607cecdc5172814382033e001ed11fad">llvm::CmpInst::ICMP_UGT</a></div><div class="ttdeci">@ ICMP_UGT</div><div class="ttdoc">unsigned greater than</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00745">InstrTypes.h:745</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba720a42e85f7e981afd61e28473b0000a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba720a42e85f7e981afd61e28473b0000a">llvm::CmpInst::ICMP_SGT</a></div><div class="ttdeci">@ ICMP_SGT</div><div class="ttdoc">signed greater than</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00749">InstrTypes.h:749</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba91d86a4753c8bd7624e01bf565d87f8e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba91d86a4753c8bd7624e01bf565d87f8e">llvm::CmpInst::ICMP_ULT</a></div><div class="ttdeci">@ ICMP_ULT</div><div class="ttdoc">unsigned less than</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00747">InstrTypes.h:747</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78bac1aa7b798ba11d2e497d5cce6ce6d3dc"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac1aa7b798ba11d2e497d5cce6ce6d3dc">llvm::CmpInst::ICMP_SGE</a></div><div class="ttdeci">@ ICMP_SGE</div><div class="ttdoc">signed greater or equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00750">InstrTypes.h:750</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78bad92f160316221fd4090520bb2b3cefc5"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bad92f160316221fd4090520bb2b3cefc5">llvm::CmpInst::ICMP_ULE</a></div><div class="ttdeci">@ ICMP_ULE</div><div class="ttdoc">unsigned less or equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00748">InstrTypes.h:748</a></div></div>
<div class="ttc" id="aclassllvm_1_1CombinerHelper_html"><div class="ttname"><a href="classllvm_1_1CombinerHelper.html">llvm::CombinerHelper</a></div><div class="ttdef"><b>Definition:</b> <a href="CombinerHelper_8h_source.html#l00089">CombinerHelper.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1CombinerInfo_html"><div class="ttname"><a href="classllvm_1_1CombinerInfo.html">llvm::CombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="CombinerInfo_8h_source.html#l00027">CombinerInfo.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1Combiner_html"><div class="ttname"><a href="classllvm_1_1Combiner.html">llvm::Combiner</a></div><div class="ttdef"><b>Definition:</b> <a href="Combiner_8h_source.html#l00027">Combiner.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations.</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00298">Pass.h:298</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00061">Function.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html">llvm::GISelChangeObserver</a></div><div class="ttdoc">Abstract class that contains various methods for clients to notify about changes.</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00028">GISelChangeObserver.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html_a1f637715070a99aa4140444e12697f9a"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr</a></div><div class="ttdeci">virtual void changingInstr(MachineInstr &amp;MI)=0</div><div class="ttdoc">This instruction is about to be mutated in some way.</div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html_a45a05a932f80f51023592ff5131d56a5"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr</a></div><div class="ttdeci">virtual void changedInstr(MachineInstr &amp;MI)=0</div><div class="ttdoc">This instruction was mutated in some way.</div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00040">LowLevelTypeImpl.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a2bc91c8c4ae44be6b6fc4c6d9c01bc5f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">llvm::LLT::getNumElements</a></div><div class="ttdeci">uint16_t getNumElements() const</div><div class="ttdoc">Returns the number of elements in a vector LLT.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00100">LowLevelTypeImpl.h:100</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a2f83ccee722f5accb98f8171f13c3e9f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">llvm::LLT::getScalarSizeInBits</a></div><div class="ttdeci">unsigned getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00163">LowLevelTypeImpl.h:163</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00043">LowLevelTypeImpl.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ad6731c7dd02dcf37c9fd46141a31bb42"><div class="ttname"><a href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">llvm::LLT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00096">LowLevelTypeImpl.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ae486b0ae79bab0cdf63e61944ec46e84"><div class="ttname"><a href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">llvm::LLT::getElementType</a></div><div class="ttdeci">LLT getElementType() const</div><div class="ttdoc">Returns the vector's element type. Only valid for vector types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00188">LowLevelTypeImpl.h:188</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00109">LowLevelTypeImpl.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00102">MachineFunctionPass.cpp:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionProperties_html_aacef05f16d3e71703f08bb4677e1d7a2"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">llvm::MachineFunctionProperties::hasProperty</a></div><div class="ttdeci">bool hasProperty(Property P) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00162">MachineFunction.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00227">MachineFunction.h:227</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a4b21394c138cc5ae719510bb529ee099"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00516">MachineFunction.h:516</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_acc5e979e3fa3c222553de9b741c3e12b"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">llvm::MachineFunction::getProperties</a></div><div class="ttdeci">const MachineFunctionProperties &amp; getProperties() const</div><div class="ttdoc">Get the function properties.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00641">MachineFunction.h:641</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00220">MachineIRBuilder.h:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a8bc92b8a902afb7675480ecc729a66d4"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">llvm::MachineIRBuilder::buildInstr</a></div><div class="ttdeci">MachineInstrBuilder buildInstr(unsigned Opcode)</div><div class="ttdoc">Build and insert &lt;empty&gt; = Opcode &lt;empty&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00375">MachineIRBuilder.h:375</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ab24db762f0912a99f1e4d9e44eaeaa44"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ab24db762f0912a99f1e4d9e44eaeaa44">llvm::MachineIRBuilder::setInstrAndDebugLoc</a></div><div class="ttdeci">void setInstrAndDebugLoc(MachineInstr &amp;MI)</div><div class="ttdoc">Set the insertion point to before MI, and set the debug loc to MI's loc.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00350">MachineIRBuilder.h:350</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aea93a9315aeba603531c6d3d3a07776e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">llvm::MachineIRBuilder::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdoc">Getter for MRI.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00288">MachineIRBuilder.h:288</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_af751c28a69e1d07e19dad11e4e26a70d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">llvm::MachineIRBuilder::buildConstant</a></div><div class="ttdeci">virtual MachineInstrBuilder buildConstant(const DstOp &amp;Res, const ConstantInt &amp;Val)</div><div class="ttdoc">Build and insert Res = G_CONSTANT Val.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00243">MachineIRBuilder.cpp:243</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00062">MachineInstr.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00055">MachineOperand.cpp:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00357">MachineOperand.h:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00239">Optional.h:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; SrcOp, 2 &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00057">StringRef.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdoc">Target-Independent Code Generator Pass Configuration Options.</div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8h_source.html#l00084">TargetPassConfig.h:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html_a18dbfcb332af7515599ee795cf462843"><div class="ttname"><a href="classllvm_1_1Value.html#a18dbfcb332af7515599ee795cf462843">llvm::Value::Value</a></div><div class="ttdeci">Value(Type *Ty, unsigned scid)</div><div class="ttdef"><b>Definition:</b> <a href="Value_8cpp_source.html#l00053">Value.cpp:53</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="allvm-c_2DataTypes_8h_html_a30654b4b67d97c42ca3f9b6052dda916"><div class="ttname"><a href="llvm-c_2DataTypes_8h.html#a30654b4b67d97c42ca3f9b6052dda916">UINT64_MAX</a></div><div class="ttdeci">#define UINT64_MAX</div><div class="ttdef"><b>Definition:</b> <a href="llvm-c_2DataTypes_8h_source.html#l00077">DataTypes.h:77</a></div></div>
<div class="ttc" id="allvm-c_2DataTypes_8h_html_ab21f12f372f67b8ff0aa3432336ede67"><div class="ttname"><a href="llvm-c_2DataTypes_8h.html#ab21f12f372f67b8ff0aa3432336ede67">INT64_MIN</a></div><div class="ttdeci">#define INT64_MIN</div><div class="ttdef"><b>Definition:</b> <a href="llvm-c_2DataTypes_8h_source.html#l00074">DataTypes.h:74</a></div></div>
<div class="ttc" id="allvm-c_2DataTypes_8h_html_ad0d744f05898e32d01f73f8af3cd2071"><div class="ttname"><a href="llvm-c_2DataTypes_8h.html#ad0d744f05898e32d01f73f8af3cd2071">INT64_MAX</a></div><div class="ttdeci">#define INT64_MAX</div><div class="ttdef"><b>Definition:</b> <a href="llvm-c_2DataTypes_8h_source.html#l00071">DataTypes.h:71</a></div></div>
<div class="ttc" id="allvm_2CodeGen_2GlobalISel_2Utils_8h_html"><div class="ttname"><a href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html">Utils.h</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Check_html_a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396"><div class="ttname"><a href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">llvm::Check::Size</a></div><div class="ttdeci">@ Size</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8h_source.html#l00074">FileCheck.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00036">TargetTransformInfo.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1LegalizeActions_html_a834a0e3032e20fe88a0c931e8f246654a5ff0dbefe0555c538e207b9ee20e26cf"><div class="ttname"><a href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a5ff0dbefe0555c538e207b9ee20e26cf">llvm::LegalizeActions::Lower</a></div><div class="ttdeci">@ Lower</div><div class="ttdoc">The operation itself must be expressed in terms of simpler actions on this target.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00076">LegalizerInfo.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a42b1e7334c8da7ebef6e192f085eb563"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a42b1e7334c8da7ebef6e192f085eb563">llvm::MIPatternMatch::m_ZeroInt</a></div><div class="ttdeci">SpecificConstantMatch m_ZeroInt()</div><div class="ttdoc">{ Convenience matchers for specific integer values.</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00087">MIPatternMatch.h:87</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_aa9bd186f4281a367fb872d17d0e7728b"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">llvm::MIPatternMatch::mi_match</a></div><div class="ttdeci">bool mi_match(Reg R, const MachineRegisterInfo &amp;MRI, Pattern &amp;&amp;P)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00023">MIPatternMatch.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1NVPTX_1_1PTXLdStInstCode_html_a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">llvm::NVPTX::PTXLdStInstCode::V2</a></div><div class="ttdeci">@ V2</div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00123">NVPTX.h:123</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0edf31d256ecb3ac003bf2d81a576c9e"><div class="ttname"><a href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">llvm::getOpcodeDef</a></div><div class="ttdeci">MachineInstr * getOpcodeDef(unsigned Opcode, Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">See if Reg is defined by an single def instruction that is Opcode.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00403">Utils.cpp:403</a></div></div>
<div class="ttc" id="anamespacellvm_html_a10bc1a254dc760a772c0f818065986c9"><div class="ttname"><a href="namespacellvm.html#a10bc1a254dc760a772c0f818065986c9">llvm::getBuildVectorConstantSplat</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getBuildVectorConstantSplat(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Returns a scalar constant of a G_BUILD_VECTOR splat if it exists.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00761">Utils.cpp:761</a></div></div>
<div class="ttc" id="anamespacellvm_html_a199d6087e8d7814677e5483a01975a60"><div class="ttname"><a href="namespacellvm.html#a199d6087e8d7814677e5483a01975a60">llvm::initializeAArch64PostLegalizerLoweringPass</a></div><div class="ttdeci">void initializeAArch64PostLegalizerLoweringPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_a5cf2d86ae5ed2a3207d2a752871a3373"><div class="ttname"><a href="namespacellvm.html#a5cf2d86ae5ed2a3207d2a752871a3373">llvm::createAArch64PostLegalizerLowering</a></div><div class="ttdeci">FunctionPass * createAArch64PostLegalizerLowering()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00701">AArch64PostLegalizerLowering.cpp:701</a></div></div>
<div class="ttc" id="anamespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01505">STLExtras.h:1505</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6497a581a4f7152729c29a368ac7d7be"><div class="ttname"><a href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">llvm::None</a></div><div class="ttdeci">const NoneType None</div><div class="ttdef"><b>Definition:</b> <a href="None_8h_source.html#l00023">None.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa353f9585311abf1b6f698049f5a29b7"><div class="ttname"><a href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">llvm::getSelectionDAGFallbackAnalysisUsage</a></div><div class="ttdeci">void getSelectionDAGFallbackAnalysisUsage(AnalysisUsage &amp;AU)</div><div class="ttdoc">Modify analysis usage so it preserves passes required for the SelectionDAG fallback.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00618">Utils.cpp:618</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac78c09ae232b2ce188ff590d51e3c268"><div class="ttname"><a href="namespacellvm.html#ac78c09ae232b2ce188ff590d51e3c268">llvm::find_if</a></div><div class="ttdeci">auto find_if(R &amp;&amp;Range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::find_if which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01525">STLExtras.h:1525</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad1a91b49e0c092818a0b82f6cc130a1b"><div class="ttname"><a href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges.</div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00053">iterator_range.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad3683d21f4f67e5b72dedb82e8216406"><div class="ttname"><a href="namespacellvm.html#ad3683d21f4f67e5b72dedb82e8216406">llvm::getConstantVRegValWithLookThrough</a></div><div class="ttdeci">Optional&lt; ValueAndVReg &gt; getConstantVRegValWithLookThrough(Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs=true, bool HandleFConstants=true, bool LookThroughAnyExt=false)</div><div class="ttdoc">If VReg is defined by a statically evaluable chain of instructions rooted on a G_F/CONSTANT (LookThro...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00284">Utils.cpp:284</a></div></div>
<div class="ttc" id="anamespacellvm_html_afe8a7cc03eb7adf81589f0744e379f74"><div class="ttname"><a href="namespacellvm.html#afe8a7cc03eb7adf81589f0744e379f74">llvm::getSplatIndex</a></div><div class="ttdeci">int getSplatIndex(ArrayRef&lt; int &gt; Mask)</div><div class="ttdoc">If all non-negative Mask elements are the same value, return that value.</div><div class="ttdef"><b>Definition:</b> <a href="VectorUtils_8cpp_source.html#l00328">VectorUtils.cpp:328</a></div></div>
<div class="ttc" id="anamespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00944">BitVector.h:944</a></div></div>
<div class="ttc" id="astructShuffleVectorPseudo_html"><div class="ttname"><a href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a></div><div class="ttdoc">Represents a pseudo instruction which replaces a G_SHUFFLE_VECTOR.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00048">AArch64PostLegalizerLowering.cpp:48</a></div></div>
<div class="ttc" id="astructShuffleVectorPseudo_html_aa1bea6bd0f0ea6d368c961ea4218ff3d"><div class="ttname"><a href="structShuffleVectorPseudo.html#aa1bea6bd0f0ea6d368c961ea4218ff3d">ShuffleVectorPseudo::Opc</a></div><div class="ttdeci">unsigned Opc</div><div class="ttdoc">Opcode for the instruction. (E.g. G_ZIP1)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00049">AArch64PostLegalizerLowering.cpp:49</a></div></div>
<div class="ttc" id="astructShuffleVectorPseudo_html_aa6062c8b8ddaf988fb7abec8d3c5e4e1"><div class="ttname"><a href="structShuffleVectorPseudo.html#aa6062c8b8ddaf988fb7abec8d3c5e4e1">ShuffleVectorPseudo::Dst</a></div><div class="ttdeci">Register Dst</div><div class="ttdoc">Destination register.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00050">AArch64PostLegalizerLowering.cpp:50</a></div></div>
<div class="ttc" id="astructShuffleVectorPseudo_html_ade5cd412585fa7e34ff7190390e5eded"><div class="ttname"><a href="structShuffleVectorPseudo.html#ade5cd412585fa7e34ff7190390e5eded">ShuffleVectorPseudo::ShuffleVectorPseudo</a></div><div class="ttdeci">ShuffleVectorPseudo(unsigned Opc, Register Dst, std::initializer_list&lt; SrcOp &gt; SrcOps)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00052">AArch64PostLegalizerLowering.cpp:52</a></div></div>
<div class="ttc" id="astructShuffleVectorPseudo_html_ae3c471fa0a0ea257a6f5b774a1504099"><div class="ttname"><a href="structShuffleVectorPseudo.html#ae3c471fa0a0ea257a6f5b774a1504099">ShuffleVectorPseudo::SrcOps</a></div><div class="ttdeci">SmallVector&lt; SrcOp, 2 &gt; SrcOps</div><div class="ttdoc">Source registers.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00051">AArch64PostLegalizerLowering.cpp:51</a></div></div>
<div class="ttc" id="astructShuffleVectorPseudo_html_af1c538f4c595a769542df7673d80f7a9"><div class="ttname"><a href="structShuffleVectorPseudo.html#af1c538f4c595a769542df7673d80f7a9">ShuffleVectorPseudo::ShuffleVectorPseudo</a></div><div class="ttdeci">ShuffleVectorPseudo()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PostLegalizerLowering_8cpp_source.html#l00055">AArch64PostLegalizerLowering.cpp:55</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jul 9 2021 06:02:37 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
