0.7
2020.2
Oct 19 2021
03:16:22
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/Program_BRAM/sim/Program_BRAM.v,1644695370,verilog,,,,Program_BRAM,,,../../../../HTMega_FPGA.gen/sources_1/ip/SysClkWizard,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/PM_Controller.vhd,1644761340,vhdl,,,,pm_controller,,,,,,,,
