
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.086966                       # Number of seconds simulated
sim_ticks                                 86966276000                       # Number of ticks simulated
final_tick                                86966276000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152104                       # Simulator instruction rate (inst/s)
host_op_rate                                   152104                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              171050688                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185032                       # Number of bytes of host memory used
host_seconds                                   508.42                       # Real time elapsed on the host
sim_insts                                    77333366                       # Number of instructions simulated
sim_ops                                      77333366                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86966276000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         144256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          43520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             187776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       144256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        144256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           12                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 12                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1658758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            500424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2159182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1658758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1658758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           8831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 8831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           8831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1658758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           500424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2168013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.114552933250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           44                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           44                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5809                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                704                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1803                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1803                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 114368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   47488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  187776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               115392                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1043                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               12                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   86966259000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2934                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1803                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.321839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.274916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.301435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          273     39.22%     39.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          193     27.73%     66.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           92     13.22%     80.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           53      7.61%     87.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      4.31%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      2.16%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.29%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.15%     96.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      3.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          696                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           44                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.545455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.514507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.547965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             12     27.27%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            19     43.18%     70.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5     11.36%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      4.55%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      2.27%     88.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      2.27%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      2.27%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      2.27%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      2.27%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      2.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            44                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           44                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.863636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.830071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.090997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               26     59.09%     59.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     38.64%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      2.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            44                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        70848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        43520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        47488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 814660.616260031704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 500423.865453316655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 546050.747303472017                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1803                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58858500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     72252000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2282715978000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26112.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    106252.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1266065434.28                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     97604250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               131110500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8935000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     54619.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73369.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1216                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     608                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   18358931.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3348660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1760880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9367680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3502620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         157962480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             63013500                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11262240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       449490030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       336117600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      20429786640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            21465648390                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            246.827269                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          86798677750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     23406000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      66820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  84937659750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    875326000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      77330000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    985734250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1685040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   880440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3391500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 370620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         141981840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             40017420                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              8975520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       342632700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       367560000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      20468311200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            21375806280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            245.794201                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          86855021500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     17843500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      60060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  85146570750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    957188250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33224250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    751389250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  86966276000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                13432472                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9599476                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            826321                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11485128                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6483950                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.455183                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1435592                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          449542                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             445465                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4077                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          126                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13547643                       # DTB read hits
system.cpu.dtb.read_misses                         20                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 13547663                       # DTB read accesses
system.cpu.dtb.write_hits                     7777977                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 7777983                       # DTB write accesses
system.cpu.dtb.data_hits                     21325620                       # DTB hits
system.cpu.dtb.data_misses                         26                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 21325646                       # DTB accesses
system.cpu.itb.fetch_hits                    49387683                       # ITB hits
system.cpu.itb.fetch_misses                        50                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                49387733                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                103689                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     86966276000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        173932554                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           50003439                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       89220708                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13432472                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8365007                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     122981489                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1652818                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           732                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  49387683                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                271042                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          173812116                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.513317                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.724821                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                108537687     62.45%     62.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 41328150     23.78%     86.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 23946279     13.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            173812116                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.077228                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.512962                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10391368                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             120537663                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3239488                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              38961015                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 682582                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              6343882                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                146725                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               83295260                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21298                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 682582                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11129219                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                90497474                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       10229708                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7802123                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              53471010                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               82402274                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              19227841                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      4                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   3283                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            59992528                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             107639655                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        104624787                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2654857                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              58706594                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1285934                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1203906                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         823699                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  74043890                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13547769                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7777998                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            720005                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   76492593                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             1543714                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  77928810                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             71241                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          702940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       160010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     173812116                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.448351                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.554576                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           101116985     58.18%     58.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            67461452     38.81%     96.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5233679      3.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       173812116                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 7990071     99.88%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1964      0.02%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    23      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  7758      0.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  255      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                49      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              53944073     69.22%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               407625      0.52%     69.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     69.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              962766      1.24%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              380804      0.49%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               80371      0.10%     71.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              95336      0.12%     71.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                7673      0.01%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4364      0.01%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             14097963     18.09%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7702016      9.88%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          169791      0.22%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          75979      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               77928810                       # Type of FU issued
system.cpu.iq.rate                           0.448040                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8000071                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.102659                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          334176878                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          76948440                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     75930273                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3564170                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1790807                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1765378                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               84141748                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1787084                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         4987                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          119                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 682582                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   39862                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   142                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            81443940                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            335281                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13547769                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7777998                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             823701                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   111                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         363391                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       331866                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               695257                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              77695853                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13547663                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            232957                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       3407633                       # number of nop insts executed
system.cpu.iew.exec_refs                     21325646                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12205655                       # Number of branches executed
system.cpu.iew.exec_stores                    7777983                       # Number of stores executed
system.cpu.iew.exec_rate                     0.446701                       # Inst execution rate
system.cpu.iew.wb_sent                       77695720                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      77695651                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16524375                       # num instructions producing a value
system.cpu.iew.wb_consumers                  16968503                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.446700                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.973826                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          716027                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1543714                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            682533                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    173124470                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.466300                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.576520                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     99625460     57.55%     57.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     66270142     38.28%     95.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7228868      4.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    173124470                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             80727878                       # Number of instructions committed
system.cpu.commit.committedOps               80727878                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       21320661                       # Number of memory references committed
system.cpu.commit.loads                      13542782                       # Number of loads committed
system.cpu.commit.membars                      720012                       # Number of memory barriers committed
system.cpu.commit.branches                   12109570                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1763455                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73938330                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1364384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      3394518      4.20%      4.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         53366056     66.11%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          407625      0.50%     70.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     70.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         959795      1.19%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         380249      0.47%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          71993      0.09%     72.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         94934      0.12%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           7673      0.01%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4361      0.01%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        14094230     17.46%     90.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7701994      9.54%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       168564      0.21%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        75886      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          80727878                       # Class of committed instruction
system.cpu.commit.bw_lim_events               7228868                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    247338883                       # The number of ROB reads
system.cpu.rob.rob_writes                   163575456                       # The number of ROB writes
system.cpu.timesIdled                            1628                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          120438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    77333366                       # Number of Instructions Simulated
system.cpu.committedOps                      77333366                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.249127                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.249127                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.444617                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.444617                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                103709352                       # number of integer regfile reads
system.cpu.int_regfile_writes                57917687                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2638099                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1262650                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 1970346                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1440028                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86966276000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           598.157781                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 511                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.483871                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   598.157781                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.584138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.584138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          649                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          641                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.633789                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42651722                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42651722                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86966276000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     12827026                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12827026                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7057168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7057168                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       720012                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       720012                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       720012                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       720012                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     19884194                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         19884194                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     19884194                       # number of overall hits
system.cpu.dcache.overall_hits::total        19884194                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           604                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          699                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          699                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1303                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1303                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1303                       # number of overall misses
system.cpu.dcache.overall_misses::total          1303                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     90333500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     90333500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     55949000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     55949000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    146282500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    146282500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    146282500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    146282500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12827630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12827630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7057867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7057867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     19885497                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19885497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     19885497                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19885497                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000066                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 149558.774834                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 149558.774834                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80041.487840                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80041.487840                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 112265.924789                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 112265.924789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 112265.924789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 112265.924789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          187                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          187                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          436                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          623                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          623                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          417                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          680                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     59242000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     59242000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     34558000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     34558000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     93800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     93800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     93800000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     93800000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000034                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 142067.146283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 142067.146283                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 131399.239544                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 131399.239544                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 137941.176471                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 137941.176471                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 137941.176471                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 137941.176471                       # average overall mshr miss latency
system.cpu.dcache.replacements                     31                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86966276000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           457.896566                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2291180                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1279.274149                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   457.896566                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.894329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.894329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          98777620                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         98777620                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86966276000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     49385179                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        49385179                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     49385179                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         49385179                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     49385179                       # number of overall hits
system.cpu.icache.overall_hits::total        49385179                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2504                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2504                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2504                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2504                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2504                       # number of overall misses
system.cpu.icache.overall_misses::total          2504                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    142314000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142314000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    142314000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142314000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    142314000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142314000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     49387683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     49387683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     49387683                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     49387683                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     49387683                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     49387683                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56834.664537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56834.664537                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56834.664537                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56834.664537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56834.664537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56834.664537                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1791                       # number of writebacks
system.cpu.icache.writebacks::total              1791                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          249                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          249                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          249                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          249                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          249                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          249                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2255                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2255                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    118164500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118164500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    118164500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118164500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    118164500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118164500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52401.108647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52401.108647                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52401.108647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52401.108647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52401.108647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52401.108647                       # average overall mshr miss latency
system.cpu.icache.replacements                   1791                       # number of replacements
system.membus.snoop_filter.tot_requests          4756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  86966276000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2671                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           12                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1791                       # Transaction distribution
system.membus.trans_dist::CleanEvict               19                       # Transaction distribution
system.membus.trans_dist::ReadExReq               263                       # Transaction distribution
system.membus.trans_dist::ReadExResp              263                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2254                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           417                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         6299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       258880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        44288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  303168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2934                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000341                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018462                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2933     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2934                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12552000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11612500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3638000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------