Magic 271485
Revision Verdi_S-2021.09-SP2-9

; Window Layout <x> <y> <width> <height> <signalwidth> <valuewidth>
viewPort 0 25 1920 416 100 65

; File list:
; openDirFile [-d delimiter] [-s time_offset] [-rf auto_bus_rule_file] path_name file_name
openDirFile -d / "" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/52.RV32I_Integrated_Test/sim/func_sim/wave.fsdb"

; file time scale:
; fileTimeScale ### s|ms|us|ns|ps

; signal spacing:
signalSpacing 5

; windowTimeUnit is used for zoom, cursor & marker
; waveform viewport range
zoom 410.464289 728.589289
cursor 10.000000
marker 10.000000

; user define markers
; userMarker time_pos marker_name color linestyle
; visible top row signal index
top 0
; marker line index
markerPos 10

; event list
; addEvent event_name event_expression
; curEvent event_name



COMPLEX_EVENT_BEGIN


COMPLEX_EVENT_END



; toolbar current search type
; curSTATUS search_type
curSTATUS ByChange


addGroup "G1"
activeDirFile "" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/52.RV32I_Integrated_Test/sim/func_sim/wave.fsdb"
addSignal -h 15 /cpu_tb/CPU/icpu/clk
addSignal -h 15 -holdScope n_rst
addSignal -h 15 -holdScope PC[31:0]
addSignal -h 15 -holdScope PCSrc[1:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/rf/rd1[31:0]
addSignal -h 15 -holdScope rd2[31:0]
addSignal -h 15 /cpu_tb/CPU/icpu/u_branch/Branch
addSignal -h 15 -holdScope Btaken
addSignal -h 15 -holdScope Jump[1:0]
addSignal -h 15 -holdScope C
addSignal -h 15 -holdScope N
addSignal -h 15 -holdScope V
addSignal -h 15 -holdScope Z
addSignal -h 15 -holdScope funct3[2:0]
addSignal -h 15 /cpu_tb/CPU/icpu/u_controller/Branch
addSignal -h 15 -holdScope Jump[1:0]
addGroup "G2"

; getSignalForm Scope Hierarchy Status
; active file of getSignalForm
activeDirFile "" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/52.RV32I_Integrated_Test/sim/func_sim/wave.fsdb"

GETSIGNALFORM_SCOPE_HIERARCHY_BEGIN
getSignalForm close

"/ASYNC_RAM_DP_WBE"
"/cpu_tb"
"/cpu_tb/CPU"
"/cpu_tb/CPU/icpu"
"/cpu_tb/CPU/icpu/u_controller"

SCOPE_LIST_BEGIN
"/ASYNC_RAM_DP_WBE"
"/cpu_tb"
"/cpu_tb/CPU"
"/cpu_tb/CPU/MemWriteE_M"
"/cpu_tb/CPU/icpu"
"/cpu_tb/CPU/icpu/i_datapath"
"/cpu_tb/CPU/imem"
"/cpu_tb/CPU/u_data_mux"
"/cpu_tb/CPU/u_tbman_wrap"
"/cpu_tb/CPU/u_uart_wrap"
"/cpu_tb/CPU/icpu/ALUControlD_E"
"/cpu_tb/CPU/icpu/ALUSrcBD_E"
"/cpu_tb/CPU/icpu/ALUSrcAD_E"
"/cpu_tb/CPU/icpu/BranchD_E"
"/cpu_tb/CPU/RegWriteE_M"
"/cpu_tb/CPU/U_GPIO"
"/cpu_tb/CPU/iDecoder"
"/cpu_tb/CPU/iTimer"
"/cpu_tb/CPU/icpu/InstrD_1d"
"/cpu_tb/CPU/icpu/InstrD_E"
"/cpu_tb/CPU/icpu/JumpD_E"
"/cpu_tb/CPU/icpu/MemWriteD_E"
"/cpu_tb/CPU/icpu/i_datapath/u_Csr_Logic"
"/cpu_tb/CPU/icpu/i_datapath/rf"
"/cpu_tb/CPU/icpu/i_datapath/u_Extend"
"/cpu_tb/CPU/icpu/u_branch"
"/cpu_tb/CPU/icpu/u_controller"
SCOPE_LIST_END

GETSIGNALFORM_SCOPE_HIERARCHY_END


