# RiscV_SingleCycleArchitectureWithCSR
A simple RISC-V single-cycle processor architecture implemented in HDL with support for Control and Status Registers (CSR). Demonstrates core RISC-V instructions, exceptions, and CSR functionality.
