ARM GAS  /var/folders/cp/ld40dmpn0vscyt7lwyq5gh2c0000gn/T//ccHlilTi.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/gpio.c"
  20              		.section	.text.gpio_led_state,"ax",%progbits
  21              		.align	1
  22              		.global	gpio_led_state
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	gpio_led_state:
  28              	.LVL0:
  29              	.LFB134:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** void gpio_led_state(uint8_t LED_ID , uint8_t state) {
  30              		.loc 1 25 53 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/cp/ld40dmpn0vscyt7lwyq5gh2c0000gn/T//ccHlilTi.s 			page 2


  34              		.loc 1 25 53 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  26:Core/Src/gpio.c **** GPIO_PinState pinState;
  40              		.loc 1 26 1 is_stmt 1 view .LVU2
  27:Core/Src/gpio.c **** pinState = (state == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET;
  41              		.loc 1 27 1 view .LVU3
  42              		.loc 1 27 40 is_stmt 0 view .LVU4
  43 0002 0129     		cmp	r1, #1
  44 0004 14BF     		ite	ne
  45 0006 0022     		movne	r2, #0
  46 0008 0122     		moveq	r2, #1
  47              	.LVL1:
  28:Core/Src/gpio.c **** 
  29:Core/Src/gpio.c **** switch(LED_ID) {
  48              		.loc 1 29 1 is_stmt 1 view .LVU5
  49 000a 0128     		cmp	r0, #1
  50 000c 06D0     		beq	.L2
  51 000e 0228     		cmp	r0, #2
  52 0010 08D1     		bne	.L1
  30:Core/Src/gpio.c **** 	case LED3_ORANGE_ID:
  31:Core/Src/gpio.c **** 		HAL_GPIO_WritePin(GPIOD, LED3_ORANGE_ID, pinState);
  32:Core/Src/gpio.c **** 		break;
  33:Core/Src/gpio.c **** 	case LED4_GREEN_ID:
  34:Core/Src/gpio.c **** 		HAL_GPIO_WritePin(GPIOD, LED4_GREEN_ID, pinState);
  53              		.loc 1 34 3 view .LVU6
  54 0012 0221     		movs	r1, #2
  55              	.LVL2:
  56              		.loc 1 34 3 is_stmt 0 view .LVU7
  57 0014 0448     		ldr	r0, .L6
  58              	.LVL3:
  59              		.loc 1 34 3 view .LVU8
  60 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
  61              	.LVL4:
  35:Core/Src/gpio.c **** 		break;
  62              		.loc 1 35 3 is_stmt 1 view .LVU9
  36:Core/Src/gpio.c **** 	}
  37:Core/Src/gpio.c **** }
  63              		.loc 1 37 1 is_stmt 0 view .LVU10
  64 001a 03E0     		b	.L1
  65              	.LVL5:
  66              	.L2:
  31:Core/Src/gpio.c **** 		break;
  67              		.loc 1 31 3 is_stmt 1 view .LVU11
  68 001c 0121     		movs	r1, #1
  69              	.LVL6:
  31:Core/Src/gpio.c **** 		break;
  70              		.loc 1 31 3 is_stmt 0 view .LVU12
  71 001e 0248     		ldr	r0, .L6
  72              	.LVL7:
  31:Core/Src/gpio.c **** 		break;
  73              		.loc 1 31 3 view .LVU13
  74 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
  75              	.LVL8:
ARM GAS  /var/folders/cp/ld40dmpn0vscyt7lwyq5gh2c0000gn/T//ccHlilTi.s 			page 3


  32:Core/Src/gpio.c **** 	case LED4_GREEN_ID:
  76              		.loc 1 32 3 is_stmt 1 view .LVU14
  77              	.L1:
  78              		.loc 1 37 1 is_stmt 0 view .LVU15
  79 0024 08BD     		pop	{r3, pc}
  80              	.L7:
  81 0026 00BF     		.align	2
  82              	.L6:
  83 0028 000C0240 		.word	1073875968
  84              		.cfi_endproc
  85              	.LFE134:
  87              		.section	.text.MX_GPIO_Init,"ax",%progbits
  88              		.align	1
  89              		.global	MX_GPIO_Init
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	MX_GPIO_Init:
  95              	.LFB135:
  38:Core/Src/gpio.c **** /* USER CODE END 0 */
  39:Core/Src/gpio.c **** 
  40:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  41:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  42:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  43:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c **** /* USER CODE END 1 */
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c **** /** Configure pins as
  48:Core/Src/gpio.c ****         * Analog
  49:Core/Src/gpio.c ****         * Input
  50:Core/Src/gpio.c ****         * Output
  51:Core/Src/gpio.c ****         * EVENT_OUT
  52:Core/Src/gpio.c ****         * EXTI
  53:Core/Src/gpio.c **** */
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  56:Core/Src/gpio.c **** {
  96              		.loc 1 56 1 is_stmt 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 32
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100 0000 30B5     		push	{r4, r5, lr}
 101              	.LCFI1:
 102              		.cfi_def_cfa_offset 12
 103              		.cfi_offset 4, -12
 104              		.cfi_offset 5, -8
 105              		.cfi_offset 14, -4
 106 0002 89B0     		sub	sp, sp, #36
 107              	.LCFI2:
 108              		.cfi_def_cfa_offset 48
  57:Core/Src/gpio.c **** 
  58:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 109              		.loc 1 58 3 view .LVU17
 110              		.loc 1 58 20 is_stmt 0 view .LVU18
 111 0004 0024     		movs	r4, #0
 112 0006 0394     		str	r4, [sp, #12]
ARM GAS  /var/folders/cp/ld40dmpn0vscyt7lwyq5gh2c0000gn/T//ccHlilTi.s 			page 4


 113 0008 0494     		str	r4, [sp, #16]
 114 000a 0594     		str	r4, [sp, #20]
 115 000c 0694     		str	r4, [sp, #24]
 116 000e 0794     		str	r4, [sp, #28]
  59:Core/Src/gpio.c **** 
  60:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  61:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 117              		.loc 1 61 3 is_stmt 1 view .LVU19
 118              	.LBB2:
 119              		.loc 1 61 3 view .LVU20
 120 0010 0194     		str	r4, [sp, #4]
 121              		.loc 1 61 3 view .LVU21
 122 0012 144B     		ldr	r3, .L10
 123 0014 1A6B     		ldr	r2, [r3, #48]
 124 0016 42F08002 		orr	r2, r2, #128
 125 001a 1A63     		str	r2, [r3, #48]
 126              		.loc 1 61 3 view .LVU22
 127 001c 1A6B     		ldr	r2, [r3, #48]
 128 001e 02F08002 		and	r2, r2, #128
 129 0022 0192     		str	r2, [sp, #4]
 130              		.loc 1 61 3 view .LVU23
 131 0024 019A     		ldr	r2, [sp, #4]
 132              	.LBE2:
 133              		.loc 1 61 3 view .LVU24
  62:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 134              		.loc 1 62 3 view .LVU25
 135              	.LBB3:
 136              		.loc 1 62 3 view .LVU26
 137 0026 0294     		str	r4, [sp, #8]
 138              		.loc 1 62 3 view .LVU27
 139 0028 1A6B     		ldr	r2, [r3, #48]
 140 002a 42F04002 		orr	r2, r2, #64
 141 002e 1A63     		str	r2, [r3, #48]
 142              		.loc 1 62 3 view .LVU28
 143 0030 1B6B     		ldr	r3, [r3, #48]
 144 0032 03F04003 		and	r3, r3, #64
 145 0036 0293     		str	r3, [sp, #8]
 146              		.loc 1 62 3 view .LVU29
 147 0038 029B     		ldr	r3, [sp, #8]
 148              	.LBE3:
 149              		.loc 1 62 3 view .LVU30
  63:Core/Src/gpio.c **** 
  64:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  65:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 150              		.loc 1 65 3 view .LVU31
 151 003a 0B4D     		ldr	r5, .L10+4
 152 003c 2246     		mov	r2, r4
 153 003e 4FF4C041 		mov	r1, #24576
 154 0042 2846     		mov	r0, r5
 155 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
 156              	.LVL9:
  66:Core/Src/gpio.c **** 
  67:Core/Src/gpio.c ****   /*Configure GPIO pins : PGPin PGPin */
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 157              		.loc 1 68 3 view .LVU32
 158              		.loc 1 68 23 is_stmt 0 view .LVU33
 159 0048 4FF4C043 		mov	r3, #24576
ARM GAS  /var/folders/cp/ld40dmpn0vscyt7lwyq5gh2c0000gn/T//ccHlilTi.s 			page 5


 160 004c 0393     		str	r3, [sp, #12]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 161              		.loc 1 69 3 is_stmt 1 view .LVU34
 162              		.loc 1 69 24 is_stmt 0 view .LVU35
 163 004e 0123     		movs	r3, #1
 164 0050 0493     		str	r3, [sp, #16]
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 165              		.loc 1 70 3 is_stmt 1 view .LVU36
 166              		.loc 1 70 24 is_stmt 0 view .LVU37
 167 0052 0594     		str	r4, [sp, #20]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 168              		.loc 1 71 3 is_stmt 1 view .LVU38
 169              		.loc 1 71 25 is_stmt 0 view .LVU39
 170 0054 0323     		movs	r3, #3
 171 0056 0693     		str	r3, [sp, #24]
  72:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 172              		.loc 1 72 3 is_stmt 1 view .LVU40
 173 0058 03A9     		add	r1, sp, #12
 174 005a 2846     		mov	r0, r5
 175 005c FFF7FEFF 		bl	HAL_GPIO_Init
 176              	.LVL10:
  73:Core/Src/gpio.c **** 
  74:Core/Src/gpio.c **** }
 177              		.loc 1 74 1 is_stmt 0 view .LVU41
 178 0060 09B0     		add	sp, sp, #36
 179              	.LCFI3:
 180              		.cfi_def_cfa_offset 12
 181              		@ sp needed
 182 0062 30BD     		pop	{r4, r5, pc}
 183              	.L11:
 184              		.align	2
 185              	.L10:
 186 0064 00380240 		.word	1073887232
 187 0068 00180240 		.word	1073879040
 188              		.cfi_endproc
 189              	.LFE135:
 191              		.text
 192              	.Letext0:
 193              		.file 2 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 194              		.file 3 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 195              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 196              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  /var/folders/cp/ld40dmpn0vscyt7lwyq5gh2c0000gn/T//ccHlilTi.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
/var/folders/cp/ld40dmpn0vscyt7lwyq5gh2c0000gn/T//ccHlilTi.s:21     .text.gpio_led_state:00000000 $t
/var/folders/cp/ld40dmpn0vscyt7lwyq5gh2c0000gn/T//ccHlilTi.s:27     .text.gpio_led_state:00000000 gpio_led_state
/var/folders/cp/ld40dmpn0vscyt7lwyq5gh2c0000gn/T//ccHlilTi.s:83     .text.gpio_led_state:00000028 $d
/var/folders/cp/ld40dmpn0vscyt7lwyq5gh2c0000gn/T//ccHlilTi.s:88     .text.MX_GPIO_Init:00000000 $t
/var/folders/cp/ld40dmpn0vscyt7lwyq5gh2c0000gn/T//ccHlilTi.s:94     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/cp/ld40dmpn0vscyt7lwyq5gh2c0000gn/T//ccHlilTi.s:186    .text.MX_GPIO_Init:00000064 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
