$date
	Sat Oct 22 23:46:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#772264
b11 !
1"
#772266
b11 &
b11 %
1$
#772267
0"
#772270
b1010 &
b1010 %
#772274
b101 &
b101 %
#772278
b10000 &
b10000 %
#772282
b1000 &
b1000 %
#772286
b100 &
b100 %
#772290
b10 &
b10 %
#772294
b1 &
1#
b1 %
#772298
b0 &
b0 %
0#
0$
#1708048
b1101 !
1"
#1708050
b1101 &
b1101 %
1$
#1708051
0"
#1708054
b101000 &
b101000 %
#1708058
b10100 &
b10100 %
#1708062
b1010 &
b1010 %
#1708066
b101 &
b101 %
#1708070
b10000 &
b10000 %
#1708074
b1000 &
b1000 %
#1708078
b100 &
b100 %
#1708082
b10 &
b10 %
#1708086
b1 &
1#
b1 %
#1708090
b0 &
b0 %
0#
0$
#2786742
b110 &
b110 %
1$
b110 !
1"
#2786743
0"
#2786746
b11 &
b11 %
#2786750
b1010 &
b1010 %
#2786754
b101 &
b101 %
#2786758
b10000 &
b10000 %
#2786762
b1000 &
b1000 %
#2786766
b100 &
b100 %
#2786770
b10 &
b10 %
#2786774
b1 &
1#
b1 %
#2786778
b0 &
b0 %
0#
0$
#4500012
