# jemdoc: menu{MENU}{publication.html}
== Publications

=== Journal Paper
- \[J1\] Jin Miao, Meng Li, Subhendu Roy, Yuzhe Ma and Bei Yu, [http://ieeexplore.ieee.org/document/8010808/ "SD-PUF: Spliced Digital Physical Unclonable Function"], IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (*TCAD*), vol. 37, no. 5, pp. 927–940, 2018. [http://www.cse.cuhk.edu.hk/~yzma/papers/J1-TCAD-DigitPUF.pdf (paper)]

=== Conference Papers
- \[C5\] Haoyu Yang, Shuhe Li, Yuzhe Ma, Bei Yu, and Evangeline F. Y. Young, "GAN-OPC: Mask Optimization with Lithography-guided Generative Adversarial Nets", ACM/IEEE Design Automation Conference (*DAC*), San Francisco, CA, June 24–28, 2018.

- \[C4\] Chak-Wa Pui, Gengjie Chen, Yuzhe Ma, Evangeline F. Y. Young and Bei Yu, [http://ieeexplore.ieee.org/document/8203880/ "Clock-Aware UltraScale FPGA Placement with Machine Learning Routability Prediction"], IEEE/ACM International Conference on Computer-Aided Design (*ICCAD*), pp. 915-922, Irvine, CA, Nov. 13-16, 2017. [http://www.cse.cuhk.edu.hk/~yzma/papers/C4-ICCAD2017-RippleFPGA.pdf (paper)] # (*Invited Paper*)

- \[C3\] Yuzhe Ma, Jhih-Rong Gao, Jian Kuang, Jin Miao and Bei Yu, [http://ieeexplore.ieee.org/document/8203763/ "A Unified Framework for Simultaneous Layout Decomposition and Mask Optimization"], IEEE/ACM International Conference on Computer-Aided Design (*ICCAD*), pp. 81-88, Irvine, CA, Nov. 13-16, 2017. [http://www.cse.cuhk.edu.hk/~yzma/papers/C3-ICCAD2017-MPL-OPC.pdf (paper)]

- \[C2\] Yuzhe Ma, Xuan Zeng and Bei Yu, [http://ieeexplore.ieee.org/document/8203477/ "Methodologies for Layout Decomposition and Mask Optimization: A Systematic Review"], IFIP/IEEE International Conference on Very Large Scale Integration (*VLSI-SoC*), Abu Dhabi, UAE, Oct. 23-25, 2017. ([http://www.cse.cuhk.edu.hk/~yzma/papers/C2-VLSI-SoC2017-LDMO.pdf paper]) #(*Invited Paper*)

- \[C1\] Subhendu Roy, Yuzhe Ma, Jin Miao and Bei Yu, [http://ieeexplore.ieee.org/abstract/document/8009168/ "A Learning Bridge from Architectural Synthesis to Physical Design for Exploring Power Efficient High-Performance Adders"], IEEE International Symposium on Low Power Electronics and Design (*ISLPED*), pp. 1-6, Taipei, Jul. 24-26, 2017. ([http://www.cse.cuhk.edu.hk/~yzma/papers/C1-ISLPED2017-MLAdder.pdf paper]) ([http://www.cse.cuhk.edu.hk/~yzma/papers/C1-ISLPED2017-MLAdder-slides.pdf slides])
