vendor_name = ModelSim
source_file = 1, C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/CNT10.bdf
source_file = 1, C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/CNT10.vwf
source_file = 1, C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/CNT100.bdf
source_file = 1, C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/CNT100.vwf
source_file = 1, C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/Register1.bdf
source_file = 1, C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/Register4.bdf
source_file = 1, C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/SRAM4x4.bdf
source_file = 1, C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/SRAM4x4.vwf
source_file = 1, C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/Register2.bdf
source_file = 1, C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/Register2.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/db/mux_pjc.tdf
design_name = Register1
instance = comp, \Dout~output , Dout~output, Register1, 1
instance = comp, \clk~input , clk~input, Register1, 1
instance = comp, \Din~input , Din~input, Register1, 1
instance = comp, \Ce~input , Ce~input, Register1, 1
instance = comp, \inst2~0 , inst2~0, Register1, 1
instance = comp, \inst2~feeder , inst2~feeder, Register1, 1
instance = comp, \rst_n~input , rst_n~input, Register1, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Register1, 1
