#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb  5 18:21:16 2025
# Process ID: 11852
# Current directory: D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/project/Final_Pjt/final_booth_algo_4bit/final_booth_algo_4bit.runs/design_1_Custom_Modified_Boot_0_0_synth_1
# Command line: vivado.exe -log design_1_Custom_Modified_Boot_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Custom_Modified_Boot_0_0.tcl
# Log file: D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/project/Final_Pjt/final_booth_algo_4bit/final_booth_algo_4bit.runs/design_1_Custom_Modified_Boot_0_0_synth_1/design_1_Custom_Modified_Boot_0_0.vds
# Journal file: D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/project/Final_Pjt/final_booth_algo_4bit/final_booth_algo_4bit.runs/design_1_Custom_Modified_Boot_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_Custom_Modified_Boot_0_0.tcl -notrace
Command: synth_design -top design_1_Custom_Modified_Boot_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_Custom_Modified_Boot_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 860.340 ; gain = 178.254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Custom_Modified_Boot_0_0' [d:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/project/Final_Pjt/final_booth_algo_4bit/final_booth_algo_4bit.srcs/sources_1/bd/design_1/ip/design_1_Custom_Modified_Boot_0_0/synth/design_1_Custom_Modified_Boot_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Custom_Modified_Booth_4bit' [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/Custom_Modified_Booth_4bit.v:1]
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter INPUT_1_MEM_OFFSET bound to: 8'b00001000 
	Parameter INPUT_2_MEM_OFFSET bound to: 8'b00001100 
	Parameter OUTPUT_MEM_OFFSET bound to: 8'b00011000 
	Parameter MULTIPLIER_IN_SIZE bound to: 5 - type: integer 
	Parameter MULTIPLIER_OUT_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Axi4_Lite_Booth_alg' [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/Axi4_Lite_Booth_alg.v:3]
	Parameter Axi_Data_Width bound to: 32 - type: integer 
	Parameter Axi_Addr_Width bound to: 8 - type: integer 
	Parameter Write_to_1_offset bound to: 8'b00001000 
	Parameter Write_to_2_offset bound to: 8'b00001100 
	Parameter read_from_1_offset bound to: 8'b00011000 
	Parameter WAIT_W_VALIDS bound to: 2'b01 
	Parameter ASSERT_W_RESP bound to: 2'b10 
	Parameter W_DATA_1_EN bound to: 8'b00001000 
	Parameter W_DATA_2_EN bound to: 8'b00001100 
	Parameter WAIT_4_RADDR_VALID bound to: 3'b001 
	Parameter GEN_RDATA_VALID bound to: 3'b010 
	Parameter CHK_RDATA_READY bound to: 3'b100 
	Parameter R_DATA_1_EN bound to: 8'b00011000 
	Parameter data_zero bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'axi_wready_reg' into 'axi_awready_reg' [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/Axi4_Lite_Booth_alg.v:71]
INFO: [Synth 8-4471] merging register 'r_write_en_reg' into 'axi_awready_reg' [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/Axi4_Lite_Booth_alg.v:74]
INFO: [Synth 8-4471] merging register 'r_read_en_reg' into 'axi_arready_reg' [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/Axi4_Lite_Booth_alg.v:160]
WARNING: [Synth 8-6014] Unused sequential element axi_wready_reg was removed.  [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/Axi4_Lite_Booth_alg.v:71]
WARNING: [Synth 8-6014] Unused sequential element r_write_en_reg was removed.  [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/Axi4_Lite_Booth_alg.v:74]
WARNING: [Synth 8-6014] Unused sequential element r_read_en_reg was removed.  [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/Axi4_Lite_Booth_alg.v:160]
INFO: [Synth 8-6155] done synthesizing module 'Axi4_Lite_Booth_alg' (1#1) [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/Axi4_Lite_Booth_alg.v:3]
INFO: [Synth 8-6157] synthesizing module 'AXI_to_MBA' [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/AXI_to_MBA.v:1]
	Parameter AXI_SIZE bound to: 32 - type: integer 
	Parameter MBA_SIZE_IN bound to: 5 - type: integer 
	Parameter MBA_SIZE_OUT bound to: 10 - type: integer 
	Parameter SIGN_PADDING bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_to_MBA' (2#1) [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/AXI_to_MBA.v:1]
INFO: [Synth 8-6157] synthesizing module 'modified_booth_algorithm_4bit' [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/modified_booth_algorithm_4bit.v:1]
	Parameter WAIT bound to: 3'b000 
	Parameter CHECK_DATA1 bound to: 3'b001 
	Parameter CHECK_DATA2 bound to: 3'b010 
	Parameter TWOS_C bound to: 3'b011 
	Parameter ST_CH bound to: 3'b100 
	Parameter SET_RECODE_BIT_ADD bound to: 3'b101 
	Parameter RECODE_MULT_SEL bound to: 3'b110 
	Parameter WAIT_REC bound to: 4'b0000 
	Parameter SEL_MULT bound to: 4'b0001 
	Parameter MULT_OVER bound to: 4'b0010 
	Parameter WAIT_ADD bound to: 2'b00 
	Parameter SUM_1 bound to: 2'b01 
	Parameter SUM_2 bound to: 2'b10 
	Parameter SIGN_CHK bound to: 2'b00 
	Parameter SIGN_CHK2 bound to: 2'b01 
	Parameter DATA_OUTS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'm_2s_complement_mod' [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/m_2s_complement_mod.v:1]
	Parameter BITLEN bound to: 4'b0101 
	Parameter WAIT bound to: 1'b0 
	Parameter FIN bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/m_2s_complement_mod.v:28]
INFO: [Synth 8-6155] done synthesizing module 'm_2s_complement_mod' (3#1) [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/m_2s_complement_mod.v:1]
INFO: [Synth 8-6157] synthesizing module 'm_2s_complement_mod__parameterized0' [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/m_2s_complement_mod.v:1]
	Parameter BITLEN bound to: 4'b1010 
	Parameter WAIT bound to: 1'b0 
	Parameter FIN bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/m_2s_complement_mod.v:28]
INFO: [Synth 8-6155] done synthesizing module 'm_2s_complement_mod__parameterized0' (3#1) [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/m_2s_complement_mod.v:1]
INFO: [Synth 8-6155] done synthesizing module 'modified_booth_algorithm_4bit' (4#1) [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/modified_booth_algorithm_4bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Custom_Modified_Booth_4bit' (5#1) [D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/CODES/final_codes/Custom_Modified_Booth_4bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Custom_Modified_Boot_0_0' (6#1) [d:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/project/Final_Pjt/final_booth_algo_4bit/final_booth_algo_4bit.srcs/sources_1/bd/design_1/ip/design_1_Custom_Modified_Boot_0_0/synth/design_1_Custom_Modified_Boot_0_0.v:58]
WARNING: [Synth 8-3331] design Axi4_Lite_Booth_alg has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Axi4_Lite_Booth_alg has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Axi4_Lite_Booth_alg has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Axi4_Lite_Booth_alg has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design Axi4_Lite_Booth_alg has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design Axi4_Lite_Booth_alg has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design Axi4_Lite_Booth_alg has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design Axi4_Lite_Booth_alg has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Axi4_Lite_Booth_alg has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Axi4_Lite_Booth_alg has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 928.855 ; gain = 246.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 928.855 ; gain = 246.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 928.855 ; gain = 246.770
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1044.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1047.191 ; gain = 2.227
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1047.191 ; gain = 365.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1047.191 ; gain = 365.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1047.191 ; gain = 365.105
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'write_stm_reg' in module 'Axi4_Lite_Booth_alg'
INFO: [Synth 8-802] inferred FSM for state register 'read_stm_reg' in module 'Axi4_Lite_Booth_alg'
INFO: [Synth 8-5544] ROM "lut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'add_stm_reg' in module 'modified_booth_algorithm_4bit'
INFO: [Synth 8-802] inferred FSM for state register 'chk_sign_stm_reg' in module 'modified_booth_algorithm_4bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           WAIT_W_VALIDS |                               01 |                               01
           ASSERT_W_RESP |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'write_stm_reg' in module 'Axi4_Lite_Booth_alg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
      WAIT_4_RADDR_VALID |                              001 |                              001
         GEN_RDATA_VALID |                              010 |                              010
         CHK_RDATA_READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'read_stm_reg' in module 'Axi4_Lite_Booth_alg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                WAIT_ADD |                              001 |                               00
                   SUM_1 |                              010 |                               01
                   SUM_2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'add_stm_reg' using encoding 'one-hot' in module 'modified_booth_algorithm_4bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SIGN_CHK |                                0 |                               00
               SIGN_CHK2 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'chk_sign_stm_reg' using encoding 'sequential' in module 'modified_booth_algorithm_4bit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.191 ; gain = 365.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   9 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 10    
	   9 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Axi4_Lite_Booth_alg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
Module AXI_to_MBA 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module m_2s_complement_mod 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module m_2s_complement_mod__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module modified_booth_algorithm_4bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 3     
	   9 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_Custom_Modified_Boot_0_0 has unconnected port s_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design design_1_Custom_Modified_Boot_0_0 has unconnected port s_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design design_1_Custom_Modified_Boot_0_0 has unconnected port s_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design design_1_Custom_Modified_Boot_0_0 has unconnected port s_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design design_1_Custom_Modified_Boot_0_0 has unconnected port s_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design design_1_Custom_Modified_Boot_0_0 has unconnected port s_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design design_1_Custom_Modified_Boot_0_0 has unconnected port s_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design design_1_Custom_Modified_Boot_0_0 has unconnected port s_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design design_1_Custom_Modified_Boot_0_0 has unconnected port s_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design design_1_Custom_Modified_Boot_0_0 has unconnected port s_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dut/recode_store_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/dut/main_stm_nxt_reg[0]' (FDCE) to 'inst/dut/main_stm_nxt_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dut/recode_store_reg[6]' (FDCE) to 'inst/dut/recode_store_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dut/r_recode_store_reg[6]' (FDCE) to 'inst/dut/r_recode_store_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dut/recode_l1_stm_reg[3]' (FDCE) to 'inst/dut/recode_l1_stm_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dut/recode_l1_stm_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/dut/recode_l3_stm_reg[3]' (FDCE) to 'inst/dut/recode_l3_stm_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dut/recode_l3_stm_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/dut/recode_l2_stm_reg[3]' (FDCE) to 'inst/dut/recode_l2_stm_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dut/recode_l2_stm_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/dut/mult_data_reg[1][0]' (FDCE) to 'inst/dut/mult_data_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dut/mult_data_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'inst/dut/mult_data_reg[0][5]' (FDCE) to 'inst/dut/mult_data_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/dut/mult_data_reg[0][6]' (FDCE) to 'inst/dut/mult_data_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/dut/mult_data_reg[0][7]' (FDCE) to 'inst/dut/mult_data_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/dut/mult_data_reg[1][7]' (FDCE) to 'inst/dut/mult_data_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'inst/dut/mult_data_reg[0][8]' (FDCE) to 'inst/dut/mult_data_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/dut/mult_data_reg[1][8]' (FDCE) to 'inst/dut/mult_data_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'inst/dut/mult_data_reg[2][0]' (FDCE) to 'inst/dut/mult_data_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/dut/mult_data_reg[2][1]' (FDCE) to 'inst/dut/mult_data_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/dut/mult_data_reg[2][2]' (FDCE) to 'inst/dut/mult_data_reg[2][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dut/mult_data_reg[2][3] )
INFO: [Synth 8-3886] merging instance 'inst/dut/level_2_data_reg[0]' (FDCE) to 'inst/dut/level_3_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/dut/level_2_data_reg[1]' (FDCE) to 'inst/dut/level_3_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/dut/level_1_data_reg[5]' (FDCE) to 'inst/dut/level_1_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/dut/level_1_data_reg[6]' (FDCE) to 'inst/dut/level_1_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/dut/level_1_data_reg[7]' (FDCE) to 'inst/dut/level_1_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/dut/level_2_data_reg[7]' (FDCE) to 'inst/dut/level_2_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/dut/level_1_data_reg[8]' (FDCE) to 'inst/dut/level_1_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dut/level_2_data_reg[8]' (FDCE) to 'inst/dut/level_2_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dut/level_3_data_reg[0]' (FDCE) to 'inst/dut/level_3_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dut/level_3_data_reg[1]' (FDCE) to 'inst/dut/level_3_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dut/level_3_data_reg[2]' (FDCE) to 'inst/dut/level_3_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_lite/axi_rresp_reg[0]' (FDRE) to 'inst/AXI_lite/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_lite/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_lite/axi_bresp_reg[0]' (FDRE) to 'inst/AXI_lite/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_lite/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/dut/mult_reg[0][1]' (FDCE) to 'inst/dut/mult_reg[0][2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.191 ; gain = 365.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1047.191 ; gain = 365.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1047.191 ; gain = 365.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1048.188 ; gain = 366.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.996 ; gain = 372.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.996 ; gain = 372.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.996 ; gain = 372.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.996 ; gain = 372.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.996 ; gain = 372.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.996 ; gain = 372.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |    27|
|4     |LUT3   |    27|
|5     |LUT4   |    20|
|6     |LUT5   |    31|
|7     |LUT6   |    43|
|8     |FDCE   |   142|
|9     |FDPE   |     1|
|10    |FDRE   |    99|
|11    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+------------------------------+------+
|      |Instance              |Module                        |Cells |
+------+----------------------+------------------------------+------+
|1     |top                   |                              |   397|
|2     |  inst                |Custom_Modified_Booth_4bit    |   397|
|3     |    AXI_lite          |Axi4_Lite_Booth_alg           |    69|
|4     |    dut               |modified_booth_algorithm_4bit |   285|
|5     |      TWOS_Compl_5bit |m_2s_complement_mod           |    46|
|6     |    interconnect      |AXI_to_MBA                    |    43|
+------+----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.996 ; gain = 372.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1054.996 ; gain = 254.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.996 ; gain = 372.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1067.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1067.480 ; gain = 654.922
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1067.480 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/project/Final_Pjt/final_booth_algo_4bit/final_booth_algo_4bit.runs/design_1_Custom_Modified_Boot_0_0_synth_1/design_1_Custom_Modified_Boot_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.480 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/RHITHIK/MY_WORK/MODIFIED_BOOTH_4BIT/project/Final_Pjt/final_booth_algo_4bit/final_booth_algo_4bit.runs/design_1_Custom_Modified_Boot_0_0_synth_1/design_1_Custom_Modified_Boot_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Custom_Modified_Boot_0_0_utilization_synth.rpt -pb design_1_Custom_Modified_Boot_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 18:21:33 2025...
