
build/ch.elf:     file format elf32-littlearm
build/ch.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x080001c1

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x00001b60 memsz 0x00001b60 flags rwx
    LOAD off    0x00020800 vaddr 0x20000800 paddr 0x08001b60 align 2**16
         filesz 0x00000038 memsz 0x00000320 flags rw-
    LOAD off    0x00030000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00020000 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 startup       000001c0  08000000  08000000  00010000  2**7
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000019a0  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .textalign    00000000  08001b60  08001b60  00020838  2**0
                  CONTENTS
  3 .mstack       00000400  20000000  20000000  00030000  2**0
                  ALLOC
  4 .pstack       00000400  20000400  20000400  00030000  2**0
                  ALLOC
  5 .data         00000038  20000800  08001b60  00020800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002e8  20000838  08001b98  00020838  2**3
                  ALLOC
  7 .ram0_init    00000000  20000b20  20000b20  00020838  2**2
                  CONTENTS
  8 .ram0         00000000  20000b20  20000b20  00020838  2**2
                  CONTENTS
  9 .ram1_init    00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 10 .ram1         00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 11 .ram2_init    00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 12 .ram2         00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 13 .ram3_init    00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 14 .ram3         00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 15 .ram4_init    00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 16 .ram4         00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 17 .ram5_init    00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 18 .ram5         00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 19 .ram6_init    00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 20 .ram6         00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 21 .ram7_init    00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 22 .ram7         00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 23 .heap         0001f4e0  20000b20  20000b20  00030000  2**0
                  ALLOC
 24 .ARM.attributes 0000002d  00000000  00000000  00020838  2**0
                  CONTENTS, READONLY
 25 .comment      00000031  00000000  00000000  00020865  2**0
                  CONTENTS, READONLY
 26 .debug_info   000078c3  00000000  00000000  00020896  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_abbrev 00000ec0  00000000  00000000  00028159  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_loc    000025d7  00000000  00000000  00029019  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_aranges 000001e0  00000000  00000000  0002b5f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_ranges 00000f98  00000000  00000000  0002b7d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_line   00002090  00000000  00000000  0002c768  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_str    00001897  00000000  00000000  0002e7f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_frame  000005e8  00000000  00000000  00030090  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08000000 l    d  startup	00000000 startup
080001c0 l    d  .text	00000000 .text
08001b60 l    d  .textalign	00000000 .textalign
20000000 l    d  .mstack	00000000 .mstack
20000400 l    d  .pstack	00000000 .pstack
20000800 l    d  .data	00000000 .data
20000838 l    d  .bss	00000000 .bss
20000b20 l    d  .ram0_init	00000000 .ram0_init
20000b20 l    d  .ram0	00000000 .ram0
00000000 l    d  .ram1_init	00000000 .ram1_init
00000000 l    d  .ram1	00000000 .ram1
00000000 l    d  .ram2_init	00000000 .ram2_init
00000000 l    d  .ram2	00000000 .ram2
00000000 l    d  .ram3_init	00000000 .ram3_init
00000000 l    d  .ram3	00000000 .ram3
00000000 l    d  .ram4_init	00000000 .ram4_init
00000000 l    d  .ram4	00000000 .ram4
00000000 l    d  .ram5_init	00000000 .ram5_init
00000000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
20000b20 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 
080002c0 l     F .text	00000010 notify1
080002d0 l     F .text	00000010 notify2
080002e0 l     F .text	00000038 sd_lld_init
08000320 l     F .text	00000064 VectorA4
08000390 l     F .text	00000004 VectorAC
080003a0 l     F .text	000001b4 serve_interrupt
08000560 l     F .text	00000014 VectorD8
08000580 l     F .text	00000014 VectorD4
20000880 l     O .bss	00000078 SD1
200008f8 l     O .bss	00000078 SD2
20000ac0 l     O .bss	00000020 default_heap
20000800 l     O .data	00000003 main_timer
20000804 l     O .data	00000034 pwmcfg
08001a30 l     O .text	00000016 ch_debug
08001a50 l     O .text	0000001c icucfgA
08001a70 l     O .text	0000001c icucfgB
08001a90 l     O .text	0000001c icucfgC
00000000 l    df *ABS*	00000000 build/obj/crt0_v7m.o
080001e2 l       .text	00000000 msloop
080001f0 l       .text	00000000 psloop
08000200 l       .text	00000000 dloop
08000214 l       .text	00000000 bloop
0800022a l       .text	00000000 initloop
08000236 l       .text	00000000 endinitloop
0800023e l       .text	00000000 finiloop
0800024a l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v7m.o
0000000c l       *ABS*	00000000 CONTEXT_OFFSET
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
00000000 l    df *ABS*	00000000 
08000d70 l     F .text	0000008c icu_lld_serve_interrupt
08000e60 l     F .text	0000006c wakeup
08000ee0 l     F .text	00000024 chSchGoSleepS
08001530 l     F .text	00000028 chThdEnqueueTimeoutS
08001560 l     F .text	00000086 chOQWriteTimeout
08001610 l     F .text	00000052 chOQPutTimeout
08001690 l     F .text	00000076 chIQReadTimeout
08001730 l     F .text	0000004e chIQGetTimeout
08001ac0 l     O .text	00000080 ram_areas
00000000 l    df *ABS*	00000000 
20000b18 l     O .bss	00000006 rotations_per_sec
08001b40 l     O .text	00000020 vmt
08001880 g     F .text	00000002 .hidden Vector58
08001880 g     F .text	00000002 .hidden VectorE8
08001880 g     F .text	00000002 .hidden Vector9C
080015f0 g     F .text	00000006 .hidden writet.lto_priv.28
08001830 g     F .text	00000048 chThdExit
080017d0 g     F .text	0000005c .hidden chEvtBroadcastFlagsI
080013d0 g     F .text	00000158 .hidden chSchGoSleepTimeoutS
08001880 g     F .text	00000002 .hidden DebugMon_Handler
08001880 g     F .text	00000002 .hidden Vector1A0
00000000 g       startup	00000000 __ram4_start__
08001670 g     F .text	00000006 .hidden putt.lto_priv.26
08001880 g     F .text	00000002 .hidden Vector5C
08001880 g     F .text	00000002 .hidden Vector11C
00000000 g       .ram5	00000000 __ram5_clear__
08001880 g     F .text	00000002 .hidden HardFault_Handler
08001880 g     F .text	00000002 .hidden Vector1B8
08001880 g     F .text	00000002 .hidden Vector19C
20000b20 g       .ram0_init	00000000 __ram0_init__
20000850 g     O .bss	00000018 .hidden ICUD3
20000b0c g     O .bss	0000000c .hidden motor_freqs
08001880 g     F .text	00000002 .hidden Vector8C
08001880 g     F .text	00000002 .hidden SysTick_Handler
00000000 g       .ram1	00000000 __ram1_free__
08001880 g     F .text	00000002 .hidden VectorDC
00000000 g       startup	00000000 __ram6_start__
08001880 g     F .text	00000002 .hidden PendSV_Handler
08001880 g     F .text	00000002 .hidden Vector168
08001880 g     F .text	00000002 .hidden NMI_Handler
08000000 g     O startup	000001c0 _vectors
08001b60 g       .text	00000000 __exidx_end
08001880 g     F .text	00000002 .hidden Vector110
20000b20 g       .ram0	00000000 __ram0_free__
20000b20 g       .heap	00000000 __heap_base__
08001880 g     F .text	00000002 .hidden Vector120
08001880 g     F .text	00000002 .hidden VectorC8
08001790 g     F .text	0000000a .hidden get.lto_priv.25
08001b98 g       *ABS*	00000000 __ram3_init_text__
08001880 g     F .text	00000002 .hidden Vector94
00000000 g       *ABS*	00000000 __ram5_end__
00000000 g       .ram5	00000000 __ram5_noinit__
00000000 g       *ABS*	00000000 __ram5_size__
08001780 g     F .text	00000006 .hidden gett.lto_priv.27
08001880 g     F .text	00000002 .hidden VectorA8
08001250 g     F .text	00000014 .hidden VectorB4
080017a0 g     F .text	00000028 .hidden chSchReadyI
08001340 g     F .text	00000044 .hidden chTMStopMeasurementX
080001c0 g       startup	00000000 __fini_array_end
20000800 g       .pstack	00000000 __main_thread_stack_end__
080019c0 g     F .text	0000000c .hidden chTMStartMeasurementX.constprop.17
08001880 g     F .text	00000002 .hidden Vector74
08001880 g     F .text	00000002 .hidden Vector160
08001880 g     F .text	00000002 .hidden Vector1B0
08001880 g     F .text	00000002 .hidden UsageFault_Handler
08001880 g     F .text	00000002 .hidden VectorEC
20000838 g       .bss	00000000 _bss_start
20020000 g       .heap	00000000 __heap_end__
00000000 g       *ABS*	00000000 __ram1_size__
08001880 g     F .text	00000002 .hidden Vector40
08001880 g     F .text	00000002 .hidden VectorF8
08001230 g     F .text	00000014 .hidden Vector108
08001880 g     F .text	00000002 .hidden VectorBC
08001880 g     F .text	00000002 .hidden Vector190
08001880 g     F .text	00000002 .hidden Vector150
00000000 g       .ram1	00000000 __ram1_clear__
08001880 g     F .text	00000002 .hidden Vector124
00000000 g       .ram7	00000000 __ram7_free__
00000000 g       *ABS*	00000000 __ram4_size__
00000000 g       *ABS*	00000000 __ram1_end__
00000000 g       *ABS*	00000000 __ram4_end__
08001b60 g       .text	00000000 __exidx_start
08001680 g     F .text	0000000a .hidden put.lto_priv.24
20000868 g     O .bss	00000018 .hidden ICUD5
08001b98 g       *ABS*	00000000 __ram0_init_text__
08001b98 g       *ABS*	00000000 __ram1_init_text__
08001880 g     F .text	00000002 .hidden Vector148
08001880 g     F .text	00000002 .hidden Vector188
00020000 g       *ABS*	00000000 __ram0_size__
08001b98 g       *ABS*	00000000 __ram5_init_text__
08001880 g     F .text	00000002 .hidden Vector198
08001880 g     F .text	00000002 .hidden Vector118
08001880 g     F .text	00000002 .hidden Vector64
20000b20 g       .bss	00000000 _bss_end
080010d0 g     F .text	000000ce .hidden _pal_lld_setgroupmode
080001c0 g     F .text	00000000 Reset_Handler
08001880 g     F .text	00000002 .hidden VectorCC
08001880 g     F .text	00000002 .hidden Vector54
08001880 g     F .text	00000002 .hidden Vector98
00000000 g       .ram4	00000000 __ram4_clear__
00000000 g       .ram5	00000000 __ram5_free__
08001b98 g       *ABS*	00000000 __ram6_init_text__
08001880 g     F .text	00000002 .hidden Vector138
20000b04 g     O .bss	00000006 .hidden motor_actual_speeds
08001880 g     F .text	00000002 .hidden Vector24
00000000 g       .ram3	00000000 __ram3_clear__
08001900 g     F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
00000000 g       .ram6_init	00000000 __ram6_init__
08001880 g     F .text	00000002 .hidden Vector1AC
08001390 g     F .text	0000003c chSchDoReschedule
00000000 g       .ram7_init	00000000 __ram7_init__
08001880 g     F .text	00000002 .hidden Vector178
00000000 g       .ram6	00000000 __ram6_free__
08001930 g     F .text	00000084 .hidden encoder_pulse_captured
08001880 g     F .text	00000002 .hidden Vector84
00000000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .ram6	00000000 __ram6_noinit__
00000000 g       .ram4_init	00000000 __ram4_init__
08001880 g     F .text	00000002 .hidden Vector1A4
00000000 g       .ram7	00000000 __ram7_clear__
08001880 g     F .text	00000002 .hidden VectorD0
20000800 g       .data	00000000 _data_start
00000000 g       *ABS*	00000000 __ram7_size__
08001880 g     F .text	00000002 .hidden Vector1B4
08001880 g     F .text	00000002 .hidden Vector140
08001880 g     F .text	00000002 .hidden VectorE4
08001880 g     F .text	00000002 .hidden VectorC0
08001880 g     F .text	00000002 .hidden Vector158
08001880 g     F .text	00000002 .hidden Vector130
08000290 g     F .text	00000000 _port_switch
08001920 g     F .text	00000002 __core_init
00000000 g       .ram4	00000000 __ram4_noinit__
08001910 g     F .text	00000002 __late_init
080011d0 g     F .text	0000005c .hidden _port_irq_epilogue
08001880 g     F .text	00000002 .hidden Vector134
00000000 g       startup	00000000 __ram7_start__
00000000 g       .ram6	00000000 __ram6_clear__
08000e20 g     F .text	00000038 .hidden chCoreAlloc
08001090 g     F .text	00000040 .hidden icu_lld_init
08001880 g     F .text	00000002 .hidden VectorF0
08001880 g     F .text	00000002 .hidden Vector12C
20000838 g       .data	00000000 _data_end
08001600 g     F .text	0000000a .hidden write.lto_priv.22
08001880 g     F .text	00000002 .hidden Vector13C
08001720 g     F .text	0000000a .hidden read.lto_priv.23
00000000 g       *ABS*	00000000 __ram3_size__
08001880 g     F .text	00000002 .hidden Vector100
08001880 g     F .text	00000002 .hidden VectorE0
00000000 g       startup	00000000 _text
08001880 g     F .text	00000002 .hidden VectorF4
080001c0 g       startup	00000000 __fini_array_start
00000000 g       .ram2	00000000 __ram2_clear__
00000000 g       *ABS*	00000000 __ram3_end__
00000000 g       *ABS*	00000000 __ram2_size__
00000000 g       startup	00000000 __ram1_start__
08001880 g     F .text	00000002 .hidden MemManage_Handler
080005a0 g     F .text	00000718 main
08001880 g     F .text	00000002 .hidden Vector6C
00000000 g       *ABS*	00000000 __ram6_size__
08001880 g     F .text	00000002 .hidden VectorA0
08001b98 g       *ABS*	00000000 __ram2_init_text__
08000e00 g     F .text	0000001a .hidden SVC_Handler
00000000 g       .ram3	00000000 __ram3_free__
080001c0 g       startup	00000000 __init_array_end
20000ae8 g     O .bss	0000001c .hidden PWMD1
08001880 g     F .text	00000002 .hidden VectorC4
08001880 g     F .text	00000002 .hidden Vector7C
08001880 g     F .text	00000002 .hidden Vector180
08001b98 g       *ABS*	00000000 __ram4_init_text__
00000000 g       .ram1	00000000 __ram1_noinit__
08001710 g     F .text	00000006 .hidden readt.lto_priv.29
080019d0 g     F .text	00000058 .hidden sdObjectInit.constprop.11
20000ae4 g     O .bss	00000004 .hidden nextmem.lto_priv.32
08001270 g     F .text	00000014 .hidden VectorB0
08001880 g     F .text	00000002 .hidden Vector90
08001880 g     F .text	00000002 .hidden Vector114
080002a0 g     F .text	00000000 _port_thread_start
08001880 g     F .text	00000002 .hidden Vector164
08001880 g     F .text	00000002 .hidden Vector60
08001880 g     F .text	00000002 .hidden Vector1C
08001880 g     F .text	00000002 .hidden Vector1BC
08001880 g     F .text	00000002 .hidden Vector17C
08001880 g     F .text	00000002 .hidden Vector48
00000000 g       .ram2_init	00000000 __ram2_init__
00000000 g       *ABS*	00000000 __ram2_end__
20000400 g       .pstack	00000000 __process_stack_base__
08001880 g     F .text	00000002 .hidden Vector1A8
08000ed0 g     F .text	00000002 .hidden _idle_thread.lto_priv.30
08001880 g     F .text	00000002 .hidden Vector16C
20000b20 g       .ram0	00000000 __ram0_clear__
08001880 g     F .text	00000002 .hidden Vector70
00000000 g       .ram3	00000000 __ram3_noinit__
08000f50 g     F .text	0000013c .hidden icu_lld_start
20000b20 g       .ram0	00000000 __ram0_noinit__
08001890 g     F .text	00000064 __init_ram_areas
08001880 g     F .text	00000002 .hidden Vector4C
00000000 g       startup	00000000 __ram2_start__
08001880 g     F .text	00000002 .hidden Vector144
08001880 g     F .text	00000002 .hidden Vector80
080002b0 g     F .text	00000000 _port_switch_from_isr
20000838 g     O .bss	00000018 .hidden ICUD2
08001880 g     F .text	00000002 .hidden Vector15C
00000000 g       *ABS*	00000000 __ram7_end__
08001880 g     F .text	00000002 .hidden Vector68
20000400 g       .mstack	00000000 __main_stack_end__
08001880 g     F .text	00000002 .hidden Vector78
00000000 g       .ram5_init	00000000 __ram5_init__
08001880 g     F .text	00000002 .hidden _unhandled_exception
080011a0 g     F .text	00000026 .hidden icuStartCapture
08001880 g     F .text	00000002 .hidden Vector170
08001880 g     F .text	00000002 .hidden Vector88
20000400 g       .pstack	00000000 __main_thread_stack_base__
08001b98 g       *ABS*	00000000 __ram7_init_text__
00000000 g       .ram3_init	00000000 __ram3_init__
08001880 g     F .text	00000002 .hidden Vector104
08001880 g     F .text	00000002 .hidden Vector184
08001880 g     F .text	00000002 .hidden Vector10C
20000000 g       startup	00000000 __ram0_start__
080002b4 g       .text	00000000 _port_exit_from_isr
00000000 g       .ram1_init	00000000 __ram1_init__
080001c0 g       startup	00000000 __init_array_start
08001b60 g       *ABS*	00000000 _textdata_start
08001880 g     F .text	00000002 .hidden Vector14C
00000000 g       startup	00000000 __ram5_start__
08001880 g     F .text	00000002 .hidden BusFault_Handler
08001880 g     F .text	00000002 .hidden Vector50
20000970 g     O .bss	00000150 .hidden ch
08000f10 g     F .text	0000003c .hidden icu_lld_enable_notifications
00000000 g       .ram2	00000000 __ram2_free__
08001880 g     F .text	00000002 .hidden Vector194
08001880 g     F .text	00000002 .hidden Vector154
00000000 g       .ram4	00000000 __ram4_free__
20020000 g       *ABS*	00000000 __ram0_end__
20000ae0 g     O .bss	00000004 .hidden endmem.lto_priv.31
20000000 g       .mstack	00000000 __main_stack_base__
08001880 g     F .text	00000002 .hidden Vector44
08001880 g     F .text	00000002 .hidden Vector28
08001290 g     F .text	000000a4 .hidden VectorB8
00000400 g       *ABS*	00000000 __main_stack_size__
08001880 g     F .text	00000002 .hidden VectorFC
00000000 g       .ram7	00000000 __ram7_noinit__
20000800 g       .pstack	00000000 __process_stack_end__
08001880 g     F .text	00000002 .hidden Vector34
08000cc0 g     F .text	000000b0 __early_init
08001880 g     F .text	00000002 .hidden Vector128
00000000 g       startup	00000000 __ram3_start__
00000400 g       *ABS*	00000000 __process_stack_size__
08001880 g     F .text	00000002 .hidden Vector20
08001880 g     F .text	00000002 .hidden Vector18C
08001880 g     F .text	00000002 .hidden Vector174


