// Seed: 871307524
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3,
    output id_4
);
  always @(posedge id_2 == 1 or negedge 1) begin
    id_4 <= id_0[1] && 1;
  end
endmodule
