[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/IfGen1/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 161
LIB: work
FILE: ${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv
n<> u<160> t<Top_level_rule> c<1> l<1:1> el<20:1>
  n<> u<1> t<Null_rule> p<160> s<159> l<1:1>
  n<> u<159> t<Source_text> p<160> c<158> l<1:1> el<19:16>
    n<> u<158> t<Description> p<159> c<157> l<1:1> el<19:16>
      n<> u<157> t<Module_declaration> p<158> c<22> l<1:1> el<19:16>
        n<> u<22> t<Module_nonansi_header> p<157> c<2> s<47> l<1:1> el<5:3>
          n<module> u<2> t<Module_keyword> p<22> s<3> l<1:1> el<1:7>
          n<lzc> u<3> t<STRING_CONST> p<22> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<22> s<20> l<1:12> el<1:12>
          n<> u<20> t<Parameter_port_list> p<22> c<19> s<21> l<1:12> el<3:2>
            n<> u<19> t<Parameter_port_declaration> p<20> c<18> l<2:3> el<2:36>
              n<> u<18> t<Parameter_declaration> p<19> c<8> l<2:3> el<2:36>
                n<> u<8> t<Data_type_or_implicit> p<18> c<7> s<17> l<2:13> el<2:25>
                  n<> u<7> t<Data_type> p<8> c<5> l<2:13> el<2:25>
                    n<> u<5> t<IntegerAtomType_Int> p<7> s<6> l<2:13> el<2:16>
                    n<> u<6> t<Signing_Unsigned> p<7> l<2:17> el<2:25>
                n<> u<17> t<Param_assignment_list> p<18> c<16> l<2:26> el<2:36>
                  n<> u<16> t<Param_assignment> p<17> c<9> l<2:26> el<2:36>
                    n<WIDTH> u<9> t<STRING_CONST> p<16> s<15> l<2:26> el<2:31>
                    n<> u<15> t<Constant_param_expression> p<16> c<14> l<2:34> el<2:36>
                      n<> u<14> t<Constant_mintypmax_expression> p<15> c<13> l<2:34> el<2:36>
                        n<> u<13> t<Constant_expression> p<14> c<12> l<2:34> el<2:36>
                          n<> u<12> t<Constant_primary> p<13> c<11> l<2:34> el<2:36>
                            n<> u<11> t<Primary_literal> p<12> c<10> l<2:34> el<2:36>
                              n<64> u<10> t<INT_CONST> p<11> l<2:34> el<2:36>
          n<> u<21> t<Port_list> p<22> l<3:3> el<5:2>
        n<> u<47> t<Module_item> p<157> c<46> s<66> l<7:3> el<7:45>
          n<> u<46> t<Non_port_module_item> p<47> c<45> l<7:3> el<7:45>
            n<> u<45> t<Module_or_generate_item> p<46> c<44> l<7:3> el<7:45>
              n<> u<44> t<Module_common_item> p<45> c<43> l<7:3> el<7:45>
                n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<7:3> el<7:45>
                  n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<7:3> el<7:45>
                    n<> u<41> t<Local_parameter_declaration> p<42> c<25> l<7:3> el<7:44>
                      n<> u<25> t<Data_type_or_implicit> p<41> c<24> s<40> l<7:14> el<7:17>
                        n<> u<24> t<Data_type> p<25> c<23> l<7:14> el<7:17>
                          n<> u<23> t<IntegerAtomType_Int> p<24> l<7:14> el<7:17>
                      n<> u<40> t<Param_assignment_list> p<41> c<39> l<7:18> el<7:44>
                        n<> u<39> t<Param_assignment> p<40> c<26> l<7:18> el<7:44>
                          n<NUM_LEVELS> u<26> t<STRING_CONST> p<39> s<38> l<7:18> el<7:28>
                          n<> u<38> t<Constant_param_expression> p<39> c<37> l<7:31> el<7:44>
                            n<> u<37> t<Constant_mintypmax_expression> p<38> c<36> l<7:31> el<7:44>
                              n<> u<36> t<Constant_expression> p<37> c<35> l<7:31> el<7:44>
                                n<> u<35> t<Constant_primary> p<36> c<34> l<7:31> el<7:44>
                                  n<> u<34> t<Subroutine_call> p<35> c<27> l<7:31> el<7:44>
                                    n<> u<27> t<Dollar_keyword> p<34> s<28> l<7:31> el<7:32>
                                    n<clog2> u<28> t<STRING_CONST> p<34> s<33> l<7:32> el<7:37>
                                    n<> u<33> t<Argument_list> p<34> c<32> l<7:38> el<7:43>
                                      n<> u<32> t<Expression> p<33> c<31> l<7:38> el<7:43>
                                        n<> u<31> t<Primary> p<32> c<30> l<7:38> el<7:43>
                                          n<> u<30> t<Primary_literal> p<31> c<29> l<7:38> el<7:43>
                                            n<WIDTH> u<29> t<STRING_CONST> p<30> l<7:38> el<7:43>
        n<> u<66> t<Module_item> p<157> c<65> s<154> l<8:3> el<8:29>
          n<> u<65> t<Non_port_module_item> p<66> c<64> l<8:3> el<8:29>
            n<> u<64> t<Module_or_generate_item> p<65> c<63> l<8:3> el<8:29>
              n<> u<63> t<Module_common_item> p<64> c<62> l<8:3> el<8:29>
                n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<8:3> el<8:29>
                  n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<8:3> el<8:29>
                    n<> u<60> t<Local_parameter_declaration> p<61> c<50> l<8:3> el<8:28>
                      n<> u<50> t<Data_type_or_implicit> p<60> c<49> s<59> l<8:14> el<8:17>
                        n<> u<49> t<Data_type> p<50> c<48> l<8:14> el<8:17>
                          n<> u<48> t<IntegerAtomType_Int> p<49> l<8:14> el<8:17>
                      n<> u<59> t<Param_assignment_list> p<60> c<58> l<8:19> el<8:28>
                        n<> u<58> t<Param_assignment> p<59> c<51> l<8:19> el<8:28>
                          n<level> u<51> t<STRING_CONST> p<58> s<57> l<8:19> el<8:24>
                          n<> u<57> t<Constant_param_expression> p<58> c<56> l<8:27> el<8:28>
                            n<> u<56> t<Constant_mintypmax_expression> p<57> c<55> l<8:27> el<8:28>
                              n<> u<55> t<Constant_expression> p<56> c<54> l<8:27> el<8:28>
                                n<> u<54> t<Constant_primary> p<55> c<53> l<8:27> el<8:28>
                                  n<> u<53> t<Primary_literal> p<54> c<52> l<8:27> el<8:28>
                                    n<4> u<52> t<INT_CONST> p<53> l<8:27> el<8:28>
        n<> u<154> t<Module_item> p<157> c<153> s<156> l<10:5> el<16:8>
          n<> u<153> t<Non_port_module_item> p<154> c<152> l<10:5> el<16:8>
            n<> u<152> t<Module_or_generate_item> p<153> c<151> l<10:5> el<16:8>
              n<> u<151> t<Module_common_item> p<152> c<150> l<10:5> el<16:8>
                n<> u<150> t<Conditional_generate_construct> p<151> c<149> l<10:5> el<16:8>
                  n<> u<149> t<If_generate_construct> p<150> c<147> l<10:5> el<16:8>
                    n<> u<147> t<IF> p<149> s<82> l<10:5> el<10:7>
                    n<> u<82> t<Constant_expression> p<149> c<70> s<86> l<10:9> el<10:30>
                      n<> u<70> t<Constant_expression> p<82> c<69> s<81> l<10:9> el<10:14>
                        n<> u<69> t<Constant_primary> p<70> c<68> l<10:9> el<10:14>
                          n<> u<68> t<Primary_literal> p<69> c<67> l<10:9> el<10:14>
                            n<level> u<67> t<STRING_CONST> p<68> l<10:9> el<10:14>
                      n<> u<81> t<BinOp_Equiv> p<82> s<80> l<10:15> el<10:17>
                      n<> u<80> t<Constant_expression> p<82> c<74> l<10:18> el<10:30>
                        n<> u<74> t<Constant_expression> p<80> c<73> s<79> l<10:18> el<10:28>
                          n<> u<73> t<Constant_primary> p<74> c<72> l<10:18> el<10:28>
                            n<> u<72> t<Primary_literal> p<73> c<71> l<10:18> el<10:28>
                              n<NUM_LEVELS> u<71> t<STRING_CONST> p<72> l<10:18> el<10:28>
                        n<> u<79> t<BinOp_Minus> p<80> s<78> l<10:28> el<10:29>
                        n<> u<78> t<Constant_expression> p<80> c<77> l<10:29> el<10:30>
                          n<> u<77> t<Constant_primary> p<78> c<76> l<10:29> el<10:30>
                            n<> u<76> t<Primary_literal> p<77> c<75> l<10:29> el<10:30>
                              n<1> u<75> t<INT_CONST> p<76> l<10:29> el<10:30>
                    n<> u<86> t<Generate_item> p<149> c<85> s<148> l<10:32> el<11:8>
                      n<> u<85> t<Generate_begin_end_block> p<86> c<83> l<10:32> el<11:8>
                        n<g_last_level> u<83> t<STRING_CONST> p<85> s<84> l<10:40> el<10:52>
                        n<> u<84> t<END> p<85> l<11:5> el<11:8>
                    n<> u<148> t<ELSE> p<149> s<146> l<11:10> el<11:14>
                    n<> u<146> t<Generate_item> p<149> c<145> l<11:15> el<16:8>
                      n<> u<145> t<Generate_begin_end_block> p<146> c<110> l<11:15> el<16:8>
                        n<> u<110> t<Generate_item> p<145> c<109> s<143> l<12:7> el<12:40>
                          n<> u<109> t<Module_or_generate_item> p<110> c<108> l<12:7> el<12:40>
                            n<> u<108> t<Module_common_item> p<109> c<107> l<12:7> el<12:40>
                              n<> u<107> t<Module_or_generate_item_declaration> p<108> c<106> l<12:7> el<12:40>
                                n<> u<106> t<Package_or_generate_item_declaration> p<107> c<105> l<12:7> el<12:40>
                                  n<> u<105> t<Local_parameter_declaration> p<106> c<89> l<12:7> el<12:39>
                                    n<> u<89> t<Data_type_or_implicit> p<105> c<88> s<104> l<12:18> el<12:21>
                                      n<> u<88> t<Data_type> p<89> c<87> l<12:18> el<12:21>
                                        n<> u<87> t<IntegerAtomType_Int> p<88> l<12:18> el<12:21>
                                    n<> u<104> t<Param_assignment_list> p<105> c<103> l<12:22> el<12:39>
                                      n<> u<103> t<Param_assignment> p<104> c<90> l<12:22> el<12:39>
                                        n<POWER> u<90> t<STRING_CONST> p<103> s<102> l<12:22> el<12:27>
                                        n<> u<102> t<Constant_param_expression> p<103> c<101> l<12:31> el<12:39>
                                          n<> u<101> t<Constant_mintypmax_expression> p<102> c<100> l<12:31> el<12:39>
                                            n<> u<100> t<Constant_expression> p<101> c<94> l<12:31> el<12:39>
                                              n<> u<94> t<Constant_expression> p<100> c<93> s<99> l<12:31> el<12:32>
                                                n<> u<93> t<Constant_primary> p<94> c<92> l<12:31> el<12:32>
                                                  n<> u<92> t<Primary_literal> p<93> c<91> l<12:31> el<12:32>
                                                    n<2> u<91> t<INT_CONST> p<92> l<12:31> el<12:32>
                                              n<> u<99> t<BinOp_MultMult> p<100> s<98> l<12:32> el<12:34>
                                              n<> u<98> t<Constant_expression> p<100> c<97> l<12:34> el<12:39>
                                                n<> u<97> t<Constant_primary> p<98> c<96> l<12:34> el<12:39>
                                                  n<> u<96> t<Primary_literal> p<97> c<95> l<12:34> el<12:39>
                                                    n<level> u<95> t<STRING_CONST> p<96> l<12:34> el<12:39>
                        n<> u<143> t<Generate_item> p<145> c<142> s<144> l<13:7> el<14:10>
                          n<> u<142> t<Module_or_generate_item> p<143> c<141> l<13:7> el<14:10>
                            n<> u<141> t<Module_common_item> p<142> c<140> l<13:7> el<14:10>
                              n<> u<140> t<Loop_generate_construct> p<141> c<116> l<13:7> el<14:10>
                                n<> u<116> t<Genvar_initialization> p<140> c<111> s<132> l<13:12> el<13:24>
                                  n<l> u<111> t<STRING_CONST> p<116> s<115> l<13:19> el<13:20>
                                  n<> u<115> t<Constant_expression> p<116> c<114> l<13:23> el<13:24>
                                    n<> u<114> t<Constant_primary> p<115> c<113> l<13:23> el<13:24>
                                      n<> u<113> t<Primary_literal> p<114> c<112> l<13:23> el<13:24>
                                        n<0> u<112> t<INT_CONST> p<113> l<13:23> el<13:24>
                                n<> u<132> t<Constant_expression> p<140> c<120> s<135> l<13:26> el<13:38>
                                  n<> u<120> t<Constant_expression> p<132> c<119> s<131> l<13:26> el<13:27>
                                    n<> u<119> t<Constant_primary> p<120> c<118> l<13:26> el<13:27>
                                      n<> u<118> t<Primary_literal> p<119> c<117> l<13:26> el<13:27>
                                        n<l> u<117> t<STRING_CONST> p<118> l<13:26> el<13:27>
                                  n<> u<131> t<BinOp_Less> p<132> s<130> l<13:28> el<13:29>
                                  n<> u<130> t<Constant_expression> p<132> c<124> l<13:30> el<13:38>
                                    n<> u<124> t<Constant_expression> p<130> c<123> s<129> l<13:30> el<13:31>
                                      n<> u<123> t<Constant_primary> p<124> c<122> l<13:30> el<13:31>
                                        n<> u<122> t<Primary_literal> p<123> c<121> l<13:30> el<13:31>
                                          n<2> u<121> t<INT_CONST> p<122> l<13:30> el<13:31>
                                    n<> u<129> t<BinOp_MultMult> p<130> s<128> l<13:31> el<13:33>
                                    n<> u<128> t<Constant_expression> p<130> c<127> l<13:33> el<13:38>
                                      n<> u<127> t<Constant_primary> p<128> c<126> l<13:33> el<13:38>
                                        n<> u<126> t<Primary_literal> p<127> c<125> l<13:33> el<13:38>
                                          n<level> u<125> t<STRING_CONST> p<126> l<13:33> el<13:38>
                                n<> u<135> t<Genvar_iteration> p<140> c<133> s<139> l<13:40> el<13:43>
                                  n<l> u<133> t<STRING_CONST> p<135> s<134> l<13:40> el<13:41>
                                  n<> u<134> t<IncDec_PlusPlus> p<135> l<13:41> el<13:43>
                                n<> u<139> t<Generate_item> p<140> c<138> l<13:45> el<14:10>
                                  n<> u<138> t<Generate_begin_end_block> p<139> c<136> l<13:45> el<14:10>
                                    n<g_level> u<136> t<STRING_CONST> p<138> s<137> l<13:53> el<13:60>
                                    n<> u<137> t<END> p<138> l<14:7> el<14:10>
                        n<> u<144> t<END> p<145> l<16:5> el<16:8>
        n<> u<156> t<ENDMODULE> p<157> s<155> l<19:1> el<19:10>
        n<lzc> u<155> t<STRING_CONST> p<157> l<19:13> el<19:16>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv:1:1: No timescale set for "lzc".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv:1:1: Compile module "work@lzc".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  3
Constant                                               6
Design                                                 1
GenFor                                                 1
GenIfElse                                              1
IntTypespec                                            4
Module                                                 1
Operation                                              6
ParamAssign                                            4
Parameter                                              4
RefObj                                                 7
RefTypespec                                            4
RefVar                                                 1
SourceFile                                             1
SysFuncCall                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/IfGen1/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@lzc
  |vpiParameter:
  \_Parameter: (work@lzc.WIDTH), line:2:26, endln:2:36
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
    |UINT:64
    |vpiTypespec:
    \_RefTypespec: (work@lzc.WIDTH), line:2:13, endln:2:25
      |vpiParent:
      \_Parameter: (work@lzc.WIDTH), line:2:26, endln:2:36
      |vpiFullName:work@lzc.WIDTH
      |vpiActual:
      \_IntTypespec: 
    |vpiName:WIDTH
    |vpiFullName:work@lzc.WIDTH
  |vpiParameter:
  \_Parameter: (work@lzc.NUM_LEVELS), line:7:18, endln:7:44
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
    |vpiTypespec:
    \_RefTypespec: (work@lzc.NUM_LEVELS), line:7:14, endln:7:17
      |vpiParent:
      \_Parameter: (work@lzc.NUM_LEVELS), line:7:18, endln:7:44
      |vpiFullName:work@lzc.NUM_LEVELS
      |vpiActual:
      \_IntTypespec: 
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:NUM_LEVELS
    |vpiFullName:work@lzc.NUM_LEVELS
  |vpiParameter:
  \_Parameter: (work@lzc.level), line:8:19, endln:8:28
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
    |UINT:4
    |vpiTypespec:
    \_RefTypespec: (work@lzc.level), line:8:14, endln:8:17
      |vpiParent:
      \_Parameter: (work@lzc.level), line:8:19, endln:8:28
      |vpiFullName:work@lzc.level
      |vpiActual:
      \_IntTypespec: 
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:level
    |vpiFullName:work@lzc.level
  |vpiParamAssign:
  \_ParamAssign: , line:2:26, endln:2:36
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
    |vpiRhs:
    \_Constant: , line:2:34, endln:2:36
      |vpiParent:
      \_ParamAssign: , line:2:26, endln:2:36
      |vpiDecompile:64
      |vpiSize:64
      |UINT:64
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@lzc.WIDTH), line:2:26, endln:2:36
  |vpiParamAssign:
  \_ParamAssign: , line:7:18, endln:7:44
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
    |vpiRhs:
    \_SysFuncCall: ($clog2), line:7:31, endln:7:44
      |vpiParent:
      \_ParamAssign: , line:7:18, endln:7:44
      |vpiArgument:
      \_RefObj: (work@lzc.WIDTH), line:7:38, endln:7:43
        |vpiParent:
        \_SysFuncCall: ($clog2), line:7:31, endln:7:44
        |vpiName:WIDTH
        |vpiFullName:work@lzc.WIDTH
        |vpiActual:
        \_Parameter: (work@lzc.WIDTH), line:2:26, endln:2:36
      |vpiName:$clog2
    |vpiLhs:
    \_Parameter: (work@lzc.NUM_LEVELS), line:7:18, endln:7:44
  |vpiParamAssign:
  \_ParamAssign: , line:8:19, endln:8:28
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
    |vpiRhs:
    \_Constant: , line:8:27, endln:8:28
      |vpiParent:
      \_ParamAssign: , line:8:19, endln:8:28
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@lzc.level), line:8:19, endln:8:28
  |vpiInternalScope:
  \_Begin: (work@lzc.g_last_level), line:10:32, endln:11:8
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
    |vpiName:g_last_level
    |vpiFullName:work@lzc.g_last_level
  |vpiInternalScope:
  \_Begin: (work@lzc), line:11:15, endln:16:8
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
    |vpiFullName:work@lzc
    |vpiParameter:
    \_Parameter: (work@lzc.POWER), line:12:22, endln:12:27
      |vpiParent:
      \_Begin: (work@lzc), line:11:15, endln:16:8
      |vpiTypespec:
      \_RefTypespec: (work@lzc.POWER), line:12:18, endln:12:21
        |vpiParent:
        \_Parameter: (work@lzc.POWER), line:12:22, endln:12:27
        |vpiFullName:work@lzc.POWER
        |vpiActual:
        \_IntTypespec: 
      |vpiLocalParam:1
      |vpiName:POWER
      |vpiFullName:work@lzc.POWER
    |vpiParamAssign:
    \_ParamAssign: , line:12:22, endln:12:39
      |vpiParent:
      \_Begin: (work@lzc), line:11:15, endln:16:8
      |vpiRhs:
      \_Operation: , line:12:31, endln:12:39
        |vpiParent:
        \_ParamAssign: , line:12:22, endln:12:39
        |vpiOpType:43
        |vpiOperand:
        \_Constant: , line:12:31, endln:12:32
          |vpiParent:
          \_Operation: , line:12:31, endln:12:39
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_RefObj: (work@lzc.level), line:12:34, endln:12:39
          |vpiParent:
          \_Operation: , line:12:31, endln:12:39
          |vpiName:level
          |vpiFullName:work@lzc.level
          |vpiActual:
          \_Parameter: (work@lzc.level), line:8:19, endln:8:28
      |vpiLhs:
      \_Parameter: (work@lzc.POWER), line:12:22, endln:12:27
    |vpiInternalScope:
    \_GenFor: (work@lzc), line:13:7, endln:14:10
      |vpiParent:
      \_Begin: (work@lzc), line:11:15, endln:16:8
      |vpiFullName:work@lzc
      |vpiVariables:
      \_RefVar: (work@lzc.l), line:13:19, endln:13:20
        |vpiParent:
        \_GenFor: (work@lzc), line:13:7, endln:14:10
        |vpiName:l
        |vpiFullName:work@lzc.l
      |vpiInternalScope:
      \_Begin: (work@lzc.g_level), line:13:45, endln:14:10
        |vpiParent:
        \_GenFor: (work@lzc), line:13:7, endln:14:10
        |vpiName:g_level
        |vpiFullName:work@lzc.g_level
      |vpiImportTypespec:
      \_RefVar: (work@lzc.l), line:13:19, endln:13:20
      |vpiImportTypespec:
      \_LogicNet: (work@lzc.l), line:13:26, endln:13:27
        |vpiParent:
        \_GenFor: (work@lzc), line:13:7, endln:14:10
        |vpiName:l
        |vpiFullName:work@lzc.l
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@lzc.l), line:13:40, endln:13:41
        |vpiParent:
        \_GenFor: (work@lzc), line:13:7, endln:14:10
        |vpiName:l
        |vpiFullName:work@lzc.l
        |vpiNetType:1
      |vpiForInitStmt:
      \_Assignment: , line:13:12, endln:13:24
        |vpiParent:
        \_GenFor: (work@lzc), line:13:7, endln:14:10
        |vpiRhs:
        \_Constant: , line:13:23, endln:13:24
          |vpiParent:
          \_Assignment: , line:13:12, endln:13:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefVar: (work@lzc.l), line:13:19, endln:13:20
      |vpiCondition:
      \_Operation: , line:13:26, endln:13:38
        |vpiParent:
        \_GenFor: (work@lzc), line:13:7, endln:14:10
        |vpiOpType:20
        |vpiOperand:
        \_RefObj: (work@lzc.l), line:13:26, endln:13:27
          |vpiParent:
          \_Operation: , line:13:26, endln:13:38
          |vpiName:l
          |vpiFullName:work@lzc.l
          |vpiActual:
          \_LogicNet: (work@lzc.l), line:13:26, endln:13:27
        |vpiOperand:
        \_Operation: , line:13:30, endln:13:38
          |vpiParent:
          \_Operation: , line:13:26, endln:13:38
          |vpiOpType:43
          |vpiOperand:
          \_Constant: , line:13:30, endln:13:31
            |vpiParent:
            \_Operation: , line:13:30, endln:13:38
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_RefObj: (work@lzc.level), line:13:33, endln:13:38
            |vpiParent:
            \_Operation: , line:13:30, endln:13:38
            |vpiName:level
            |vpiFullName:work@lzc.level
            |vpiActual:
            \_Parameter: (work@lzc.level), line:8:19, endln:8:28
      |vpiForIncStmt:
      \_Operation: , line:13:40, endln:13:43
        |vpiParent:
        \_GenFor: (work@lzc), line:13:7, endln:14:10
        |vpiOpType:62
        |vpiOperand:
        \_RefObj: (work@lzc.l), line:13:40, endln:13:41
          |vpiParent:
          \_Operation: , line:13:40, endln:13:43
          |vpiName:l
          |vpiFullName:work@lzc.l
          |vpiActual:
          \_LogicNet: (work@lzc.l), line:13:40, endln:13:41
      |vpiStmt:
      \_Begin: (work@lzc.g_level), line:13:45, endln:14:10
    |vpiStmt:
    \_ParamAssign: , line:12:22, endln:12:39
    |vpiStmt:
    \_GenFor: (work@lzc), line:13:7, endln:14:10
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiDefName:work@lzc
  |vpiGenStmt:
  \_GenIfElse: , line:10:5, endln:16:8
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test1/dut1.sv, line:1:1, endln:19:16
    |vpiCondition:
    \_Operation: , line:10:9, endln:10:30
      |vpiParent:
      \_GenIfElse: , line:10:5, endln:16:8
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@lzc.level), line:10:9, endln:10:14
        |vpiParent:
        \_Operation: , line:10:9, endln:10:30
        |vpiName:level
        |vpiFullName:work@lzc.level
        |vpiActual:
        \_Parameter: (work@lzc.level), line:8:19, endln:8:28
      |vpiOperand:
      \_Operation: , line:10:18, endln:10:30
        |vpiParent:
        \_Operation: , line:10:9, endln:10:30
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@lzc.NUM_LEVELS), line:10:18, endln:10:28
          |vpiParent:
          \_Operation: , line:10:18, endln:10:30
          |vpiName:NUM_LEVELS
          |vpiFullName:work@lzc.NUM_LEVELS
          |vpiActual:
          \_Parameter: (work@lzc.NUM_LEVELS), line:7:18, endln:7:44
        |vpiOperand:
        \_Constant: , line:10:29, endln:10:30
          |vpiParent:
          \_Operation: , line:10:18, endln:10:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@lzc.g_last_level), line:10:32, endln:11:8
    |vpiElseStmt:
    \_Begin: (work@lzc), line:11:15, endln:16:8
  |vpiEndLabel:lzc
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
