// Seed: 2486772059
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input tri  id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri0 id_5
);
  supply1 id_7 = 1, id_8;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input supply0 id_2,
    output logic id_3
);
  task id_5(input id_6 = 1);
    reg id_7, id_8;
    input id_9;
    begin
      if (1) begin
        if (1'b0) id_6 <= 1;
        id_7 = id_8 == 1'h0;
      end
      if (1) begin
        if (id_6) begin
          if (1) id_7 <= id_0 < 1;
          else deassign id_3;
          id_5 = 1 - 1'b0;
          id_3 <= (1);
        end else id_9 = id_6;
      end else begin
        id_8 <= id_7;
      end
    end
  endtask
  module_0(
      id_0, id_2, id_0, id_0, id_0, id_0
  ); id_10();
  uwire id_11 = 1;
endmodule
