###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        64087   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        49485   # Number of read row buffer hits
num_read_cmds                  =        64087   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        14620   # Number of ACT commands
num_pre_cmds                   =        14601   # Number of PRE commands
num_ondemand_pres              =         2714   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6552671   # Cyles of rank active rank.0
rank_active_cycles.1           =      5969959   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3447329   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4030041   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        57216   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          172   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           43   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           21   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           11   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            6   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           10   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           10   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6576   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        33581   # Read request latency (cycles)
read_latency[40-59]            =        15780   # Read request latency (cycles)
read_latency[60-79]            =         5113   # Read request latency (cycles)
read_latency[80-99]            =         1427   # Read request latency (cycles)
read_latency[100-119]          =         1151   # Read request latency (cycles)
read_latency[120-139]          =          891   # Read request latency (cycles)
read_latency[140-159]          =          571   # Read request latency (cycles)
read_latency[160-179]          =          547   # Read request latency (cycles)
read_latency[180-199]          =          526   # Read request latency (cycles)
read_latency[200-]             =         4500   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.58399e+08   # Read energy
act_energy                     =  4.00003e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.65472e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.93442e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.08887e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.72525e+09   # Active standby energy rank.1
average_read_latency           =      70.9688   # Average read request latency (cycles)
average_interarrival           =      156.035   # Average request interarrival latency (cycles)
total_energy                   =  1.24063e+10   # Total energy (pJ)
average_power                  =      1240.63   # Average power (mW)
average_bandwidth              =     0.546876   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        70096   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        54177   # Number of read row buffer hits
num_read_cmds                  =        70096   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15934   # Number of ACT commands
num_pre_cmds                   =        15917   # Number of PRE commands
num_ondemand_pres              =         2941   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6265513   # Cyles of rank active rank.0
rank_active_cycles.1           =      6154109   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3734487   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3845891   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        63184   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          211   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           49   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           23   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            7   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            8   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6578   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        35434   # Read request latency (cycles)
read_latency[40-59]            =        17723   # Read request latency (cycles)
read_latency[60-79]            =         6633   # Read request latency (cycles)
read_latency[80-99]            =         1902   # Read request latency (cycles)
read_latency[100-119]          =         1324   # Read request latency (cycles)
read_latency[120-139]          =          869   # Read request latency (cycles)
read_latency[140-159]          =          590   # Read request latency (cycles)
read_latency[160-179]          =          496   # Read request latency (cycles)
read_latency[180-199]          =          543   # Read request latency (cycles)
read_latency[200-]             =         4582   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.82627e+08   # Read energy
act_energy                     =  4.35954e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.79255e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.84603e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.90968e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.84016e+09   # Active standby energy rank.1
average_read_latency           =      70.9792   # Average read request latency (cycles)
average_interarrival           =      142.659   # Average request interarrival latency (cycles)
total_energy                   =  1.24193e+10   # Total energy (pJ)
average_power                  =      1241.93   # Average power (mW)
average_bandwidth              =     0.598153   # Average bandwidth
