INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/InsDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/MUX2to1RS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1RS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/PCALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/RS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/expand_truncation_imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expand_truncation_imm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/pipeline_CPU/pipeline_CPU/pipeline_CPU.srcs/sim_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
