# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1460 0.001024 2048 4.58042e-41 880 23424 2.07101 47.5714 65.5651 115.258 115.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1460 0.001024 2048 4.58449e-41 880 23400 2.06842 59.6109 65.4556 127.186 127.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1460 0.001024 2048 4.56207e-41 880 23440 2.07414 62.7821 65.6082 130.517 130.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1460 0.001024 2048 4.58925e-41 880 23424 2.07229 57.8504 65.6089 125.583 125.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1460 0.001024 2048 4.57482e-41 880 23400 2.07616 58.4122 65.5469 126.085 126.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1460 0.001024 2048 4.56585e-41 880 23408 2.07184 59.7873 65.5998 127.51 127.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1460 0.001024 2048 4.58028e-41 880 23400 2.07053 60.937 65.7562 128.813 128.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1460 0.001024 2048 4.57636e-41 880 23296 2.06438 59.1874 65.3423 126.646 126.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1460 0.001024 2048 4.55548e-41 880 23232 2.0607 58.7735 65.3357 126.226 126.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1460 0.001024 2048 4.58785e-41 880 23200 2.06016 63.8799 65.3353 131.328 131.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1460 0.001024 2048 4.56445e-41 880 23040 2.05414 71.5237 64.988 138.618 138.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1460 0.001024 2048 4.57734e-41 885 23488 2.07258 50.0982 65.6616 117.881 117.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1460 0.001024 2048 4.56669e-41 885 23480 2.07053 50.7697 65.6654 118.555 118.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1460 0.001024 2048 4.55758e-41 885 23472 2.06848 51.106 65.6205 118.846 118.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1460 0.001024 2048 4.58323e-41 885 23464 2.06998 51.2243 65.6683 119.014 119.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1460 0.001024 2048 4.55884e-41 885 23424 2.07037 50.8978 65.5371 118.557 118.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1460 0.001024 2048 4.58435e-41 885 23400 2.06643 60.5596 65.528 128.208 128.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1460 0.001024 2048 4.55674e-41 885 23440 2.07053 59.9096 65.6177 127.649 127.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1460 0.001024 2048 4.58939e-41 885 23424 2.07085 63.3042 65.6127 131.042 131.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1460 0.001024 2048 4.56781e-41 885 23400 2.07312 64.4473 65.5526 132.125 132.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1460 0.001024 2048 4.58e-41 885 23408 2.07005 63.5064 66.2407 131.87 131.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1460 0.001024 2048 4.5772e-41 885 23400 2.06774 63.5027 65.6535 131.277 131.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1460 0.001024 2048 4.58435e-41 885 23296 2.06077 60.1205 65.4162 127.65 127.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1460 0.001024 2048 4.56333e-41 885 23232 2.05914 65.5874 65.4076 133.106 133.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1460 0.001024 2048 4.58911e-41 885 23200 2.06029 70.0873 65.3511 137.553 137.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1460 0.001024 2048 4.56795e-41 885 23040 2.05414 63.8472 65.016 130.971 131.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1460 0.001024 2048 4.56557e-41 880 23488 2.07578 47.2347 65.6478 115.008 115.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1460 0.001024 2048 4.55618e-41 880 23480 2.07462 53.0718 65.5964 120.794 120.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1460 0.001024 2048 4.58561e-41 880 23472 2.07456 50.2359 65.6011 117.965 118.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1460 0.001024 2048 4.57734e-41 880 23464 2.0712 51.0321 65.6552 118.813 118.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1460 0.001024 2048 4.55814e-41 880 23424 2.06883 48.4114 65.5651 116.096 116.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1460 0.001024 2048 4.58365e-41 880 23400 2.06848 63.9852 65.5292 131.632 131.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1460 0.001024 2048 4.56137e-41 880 23328 2.06707 45.2957 65.4677 112.883 112.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1460 0.001024 2048 4.55632e-41 880 23440 2.07462 63.927 65.6587 131.714 131.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1460 0.001024 2048 4.56039e-41 880 23360 2.07328 43.9902 65.6603 111.78 111.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1460 0.001024 2048 4.55702e-41 880 23424 2.07142 58.9864 65.6487 126.757 126.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1460 0.001024 2048 4.58169e-41 880 23232 2.06253 41.5171 65.3852 109.019 109.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1460 0.001024 2048 4.55786e-41 880 23400 2.07206 60.1771 65.5539 127.855 127.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1460 0.001024 2048 4.55912e-41 880 23200 2.05824 42.6701 65.2741 110.056 110.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1460 0.001024 2048 4.5786e-41 880 23408 2.07178 75.0551 65.6512 142.83 142.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1460 0.001024 2048 4.56403e-41 880 23296 2.07037 48.4884 65.649 116.261 116.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1460 0.001024 2048 4.56333e-41 880 23400 2.07165 73.0541 65.8381 141.013 141.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1460 0.001024 2048 4.58925e-41 880 23280 2.0705 49.705 65.5836 117.412 117.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1460 0.001024 2048 4.58141e-41 880 23296 2.06438 71.2417 65.3916 138.751 138.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1460 0.001024 2048 4.57048e-41 880 23040 2.05296 48.1157 65.0045 115.227 115.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1460 0.001024 2048 4.57356e-41 880 23232 2.06211 62.8859 65.3339 130.335 130.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1460 0.001024 2048 4.57132e-41 880 23040 2.0641 43.9819 65.3864 111.482 111.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1460 0.001024 2048 4.58897e-41 880 23200 2.0583 66.1873 65.2749 133.571 133.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1460 0.001024 2048 4.56417e-41 880 22800 2.04813 47.0017 64.8047 113.907 113.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1460 0.001024 2048 4.58771e-41 888 23488 2.0743 48.0569 65.6626 115.844 115.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1460 0.001024 2048 4.58351e-41 888 23480 2.07258 50.4996 65.6688 118.29 118.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1460 0.001024 2048 4.57636e-41 888 23472 2.07258 49.9853 65.6825 117.791 117.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1460 0.001024 2048 4.55576e-41 888 23424 2.07443 33.4404 65.6723 101.238 101.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1460 0.001024 2048 4.5566e-41 888 23464 2.07254 57.2861 65.665 125.074 125.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1460 0.001024 2048 4.56305e-41 888 23408 2.07446 37.5294 65.6649 105.319 105.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1460 0.001024 2048 4.58757e-41 888 23424 2.07197 54.4236 65.5322 122.082 122.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1460 0.001024 2048 4.57832e-41 888 23296 2.064 33.8917 65.4128 101.42 101.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1460 0.001024 2048 4.56235e-41 888 23400 2.06851 61.7882 65.4928 129.403 129.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1460 0.001024 2048 4.56053e-41 888 23328 2.07053 44.6054 65.4892 112.221 112.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1460 0.001024 2048 4.59009e-41 888 23440 2.07581 59.861 65.682 127.672 127.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1460 0.001024 2048 4.56067e-41 888 23360 2.07258 42.4284 65.6814 110.233 110.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1460 0.001024 2048 4.5772e-41 888 23424 2.07296 72.9344 65.6277 140.688 140.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1460 0.001024 2048 4.58519e-41 888 23232 2.06029 46.932 65.3628 114.409 114.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1460 0.001024 2048 4.57832e-41 888 23400 2.07091 73.188 65.55 140.861 140.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1460 0.001024 2048 4.55646e-41 888 23200 2.06 49.6475 65.3595 117.119 117.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1460 0.001024 2048 4.58084e-41 888 23408 2.06832 70.268 65.6812 138.069 138.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1460 0.001024 2048 4.5723e-41 888 23296 2.07216 46.9709 65.6056 114.7 114.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1460 0.001024 2048 4.56921e-41 888 23400 2.07242 66.1122 65.6812 133.919 133.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1460 0.001024 2048 4.58225e-41 888 23280 2.07258 46.1269 65.679 113.93 113.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1460 0.001024 2048 4.56837e-41 888 23296 2.06381 64.0164 65.4004 131.534 131.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1460 0.001024 2048 4.59037e-41 888 23040 2.05619 44.9308 65.0708 112.109 112.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1460 0.001024 2048 4.5765e-41 875 23488 2.06422 52.608 65.6349 120.357 120.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1460 0.001024 2048 4.55884e-41 875 23480 2.06454 47.8312 65.5872 115.536 115.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1460 0.001024 2048 4.56641e-41 875 23440 2.06538 31.4307 65.6455 99.1939 99.2559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1460 0.001024 2048 4.58589e-41 875 23472 2.06394 51.2273 65.6395 118.983 119.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1460 0.001024 2048 4.59009e-41 875 23424 2.06358 34.1875 65.6483 101.95 102.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1460 0.001024 2048 4.57566e-41 875 23464 2.06042 54.4592 65.6469 122.223 122.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1460 0.001024 2048 4.56921e-41 875 23408 2.06262 35.5698 65.6317 103.317 103.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1460 0.001024 2048 4.55548e-41 875 23424 2.06234 53.0225 65.5001 120.635 120.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1460 0.001024 2048 4.58897e-41 875 23296 2.05482 35.0834 65.3739 102.561 102.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1460 0.001024 2048 4.58014e-41 875 23400 2.06381 62.4599 65.4391 130.014 130.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1460 0.001024 2048 4.55926e-41 875 23328 2.0585 44.1168 65.5201 111.752 111.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1460 0.001024 2048 4.56473e-41 875 23440 2.0631 59.4739 65.5872 127.176 127.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1460 0.001024 2048 4.58911e-41 875 23360 2.06374 42.2064 65.6474 109.971 110.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1460 0.001024 2048 4.57174e-41 875 23424 2.0641 71.3247 65.5811 139.021 139.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1460 0.001024 2048 4.57118e-41 875 23232 2.05619 46.8832 65.324 114.315 114.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1460 0.001024 2048 4.57972e-41 875 23400 2.06579 72.2284 65.5957 139.941 140.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1460 0.001024 2048 4.5559e-41 875 23200 2.05181 48.9402 65.4648 116.509 116.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1460 0.001024 2048 4.56851e-41 875 23408 2.06474 66.7152 65.6383 134.47 134.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1460 0.001024 2048 4.58267e-41 875 23296 2.06234 44.972 65.5918 112.681 112.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1460 0.001024 2048 4.57594e-41 875 23400 2.06154 64.3605 65.6302 132.104 132.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1460 0.001024 2048 4.56977e-41 875 23280 2.06544 45.2442 65.6309 112.992 113.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1460 0.001024 2048 4.57454e-41 875 23296 2.05338 64.9892 65.3171 132.41 132.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1460 0.001024 2048 4.57048e-41 875 23040 2.04643 44.4517 64.9824 111.532 111.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1460 0.001024 2048 4.57832e-41 896 23456 2.07293 47.6642 65.6075 115.399 115.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1460 0.001024 2048 4.58253e-41 896 23424 2.07325 31.4119 65.5462 99.0836 99.1438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1460 0.001024 2048 4.58197e-41 896 23440 2.07424 49.1333 65.5887 116.849 116.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1460 0.001024 2048 4.57748e-41 896 23360 2.06438 32.7068 65.4386 100.261 100.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1460 0.001024 2048 4.58673e-41 896 23424 2.07414 54.6457 65.5771 122.35 122.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1460 0.001024 2048 4.57636e-41 896 23328 2.06397 34.1262 65.4342 101.676 101.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1460 0.001024 2048 4.55828e-41 896 23408 2.06957 51.3787 65.5559 119.056 119.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1460 0.001024 2048 4.58028e-41 896 23296 2.05834 33.3394 65.3409 100.789 100.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1460 0.001024 2048 4.5751e-41 896 23184 2.05712 28.1336 65.2462 95.49 95.5528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1460 0.001024 2048 4.56445e-41 896 23424 2.0751 50.1453 65.5665 117.838 117.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1460 0.001024 2048 4.57188e-41 896 23296 2.06598 32.7066 65.3696 100.191 100.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1460 0.001024 2048 4.5744e-41 896 23232 2.06704 27.3076 65.3852 94.8114 94.8731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1460 0.001024 2048 4.57594e-41 896 23400 2.06998 73.6614 65.573 141.356 141.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1460 0.001024 2048 4.58141e-41 896 23328 2.07069 47.5028 65.5724 115.197 115.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1460 0.001024 2048 4.58673e-41 896 23112 2.06189 39.9693 65.1257 107.207 107.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1460 0.001024 2048 4.58575e-41 896 23360 2.06438 70.6613 65.4878 138.264 138.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1460 0.001024 2048 4.57804e-41 896 23200 2.0607 48.4395 65.2731 115.825 115.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1460 0.001024 2048 4.57524e-41 896 23040 2.05235 38.526 64.9962 105.631 105.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1460 0.001024 2048 4.56935e-41 896 23328 2.06438 63.2118 65.6291 130.958 131.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1460 0.001024 2048 4.57202e-41 896 23232 2.06451 44.2262 65.3713 111.715 111.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1460 0.001024 2048 4.58631e-41 896 23040 2.06253 39.7578 65.1671 107.037 107.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1460 0.001024 2048 4.58281e-41 896 23400 2.07107 66.4987 65.6381 134.26 134.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1460 0.001024 2048 4.5573e-41 896 23200 2.06176 45.3281 65.3292 112.773 112.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1460 0.001024 2048 4.57706e-41 896 23100 2.06022 39.6466 65.3211 107.08 107.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1460 0.001024 2048 4.5573e-41 896 23296 2.06253 62.9312 65.3934 130.44 130.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1460 0.001024 2048 4.56263e-41 896 23072 2.05699 44.2491 65.0937 111.453 111.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1460 0.001024 2048 4.57482e-41 896 22848 2.04746 37.7908 64.748 104.637 104.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1460 0.001024 2048 4.5723e-41 896 23280 2.06234 64.3545 65.5067 131.975 132.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1460 0.001024 2048 4.56935e-41 896 23040 2.05238 44.5911 65.2493 111.947 112.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1460 0.001024 2048 4.58449e-41 896 23040 2.06461 38.3693 65.379 105.865 105.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1460 0.001024 2048 4.56501e-41 896 23296 2.06259 62.4271 65.4363 129.982 130.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1460 0.001024 2048 4.57832e-41 896 23040 2.05776 46.4764 65.0967 113.685 113.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1460 0.001024 2048 4.58365e-41 896 23040 2.06646 38.3093 65.3934 105.82 105.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1460 0.001024 2048 4.55772e-41 880 23488 2.07258 48.1288 65.6479 115.899 115.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1460 0.001024 2048 4.5566e-41 880 23424 2.07107 31.8492 65.5108 99.4824 99.5451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1460 0.001024 2048 4.58056e-41 880 23480 2.07462 53.144 65.6565 120.924 120.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1460 0.001024 2048 4.58197e-41 880 23440 2.07494 35.4055 65.654 103.184 103.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1460 0.001024 2048 4.56585e-41 880 23400 2.07066 29.4819 65.6605 97.2636 97.3281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1460 0.001024 2048 4.58897e-41 880 23472 2.07443 50.9262 65.5974 118.647 118.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1460 0.001024 2048 4.58911e-41 880 23424 2.07021 33.0192 65.6048 100.746 100.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1460 0.001024 2048 4.57524e-41 880 23328 2.06848 27.2527 65.4731 94.8483 94.9105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1460 0.001024 2048 4.55814e-41 880 23464 2.06858 67.4958 65.5823 135.199 135.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1460 0.001024 2048 4.5765e-41 880 23408 2.07258 43.0326 65.6527 110.809 110.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1460 0.001024 2048 4.56697e-41 880 23352 2.07258 36.8678 65.5989 104.588 104.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1460 0.001024 2048 4.56291e-41 880 23424 2.0745 63.0367 65.5105 130.672 130.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1460 0.001024 2048 4.55632e-41 880 23296 2.06128 39.9831 65.3542 107.453 107.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1460 0.001024 2048 4.56053e-41 880 23232 2.05578 32.9851 65.34 100.432 100.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1460 0.001024 2048 4.59009e-41 880 23400 2.07053 65.45 65.538 133.108 133.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1460 0.001024 2048 4.57776e-41 880 23328 2.07258 45.3881 65.5242 113.039 113.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1460 0.001024 2048 4.56095e-41 880 23112 2.05414 40.2333 65.144 107.481 107.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1460 0.001024 2048 4.55534e-41 880 23040 2.05824 35.4692 65.0866 102.665 102.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1460 0.001024 2048 4.57524e-41 880 23440 2.07315 64.4834 65.5892 132.196 132.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1460 0.001024 2048 4.56081e-41 880 23360 2.07405 44.544 65.5975 112.267 112.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1460 0.001024 2048 4.57328e-41 880 23280 2.07258 39.4322 65.6394 107.195 107.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1460 0.001024 2048 4.56431e-41 880 23040 2.06253 35.0032 65.1698 102.286 102.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1460 0.001024 2048 4.58729e-41 880 23424 2.07462 61.6789 65.5849 129.388 129.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1460 0.001024 2048 4.57202e-41 880 23232 2.06406 43.0055 65.3418 110.465 110.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1460 0.001024 2048 4.5709e-41 880 23040 2.05837 36.6271 65.0844 103.824 103.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1460 0.001024 2048 4.58169e-41 880 23040 2.06157 33.9784 65.3386 101.429 101.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1460 0.001024 2048 4.55758e-41 880 23400 2.07053 62.5947 65.547 130.265 130.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1460 0.001024 2048 4.56571e-41 880 23200 2.0577 46.2295 65.2821 113.62 113.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1460 0.001024 2048 4.56165e-41 880 23100 2.06035 38.1559 65.3312 105.599 105.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1460 0.001024 2048 4.56893e-41 880 22800 2.04621 35.67 64.7937 102.567 102.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1460 0.001024 2048 4.58855e-41 912 23456 2.07267 55.1771 65.6496 122.953 123.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1460 0.001024 2048 4.55898e-41 912 23424 2.07123 34.5804 65.645 102.345 102.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1460 0.001024 2048 4.58477e-41 912 23328 2.06448 28.5184 65.4751 96.1101 96.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1460 0.001024 2048 4.56585e-41 912 23440 2.07258 52.1374 65.5676 119.829 119.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1460 0.001024 2048 4.56109e-41 912 23360 2.06832 33.9046 65.4664 101.491 101.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1460 0.001024 2048 4.58533e-41 912 23280 2.06131 28.2337 65.4151 95.7609 95.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1460 0.001024 2048 4.55744e-41 912 23424 2.07462 68.3317 65.5583 136.016 136.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1460 0.001024 2048 4.573e-41 912 23328 2.06445 43.3426 65.4756 110.936 110.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1460 0.001024 2048 4.58645e-41 912 23328 2.07514 36.965 65.6012 104.693 104.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1460 0.001024 2048 4.5779e-41 912 23232 2.0657 31.3227 65.435 98.8754 98.9376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1460 0.001024 2048 4.58211e-41 912 23408 2.07053 65.3452 65.5423 133.011 133.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1460 0.001024 2048 4.56081e-41 912 23296 2.06643 42.0099 65.382 109.511 109.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1460 0.001024 2048 4.56823e-41 912 23184 2.06147 34.967 65.2336 102.316 102.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1460 0.001024 2048 4.56137e-41 912 23072 2.05456 30.6033 65.0917 97.8023 97.8683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1460 0.001024 2048 4.56851e-41 912 23424 2.07242 62.5828 65.6055 130.312 130.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1460 0.001024 2048 4.57062e-41 912 23296 2.06432 39.7134 65.4734 107.303 107.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1460 0.001024 2048 4.57538e-41 912 23232 2.06422 32.7724 65.4294 100.318 100.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1460 0.001024 2048 4.56291e-41 912 23040 2.05978 29.5363 65.1312 96.7777 96.8399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1460 0.001024 2048 4.58925e-41 912 23400 2.07344 64.2826 65.6056 132.012 132.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1460 0.001024 2048 4.56963e-41 912 23328 2.07251 45.567 65.6199 113.314 113.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1460 0.001024 2048 4.58295e-41 912 23112 2.0567 38.7116 65.2212 106.043 106.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1460 0.001024 2048 4.58155e-41 912 23040 2.05872 36.5979 65.1568 103.864 103.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1460 0.001024 2048 4.56053e-41 912 23360 2.06643 63.8095 65.5215 131.452 131.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1460 0.001024 2048 4.56963e-41 912 23200 2.0625 44.7948 65.3144 112.223 112.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1460 0.001024 2048 4.57902e-41 912 23040 2.05814 38.4108 65.0913 105.609 105.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1460 0.001024 2048 4.57202e-41 912 23040 2.06458 35.99 65.2566 103.363 103.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1460 0.001024 2048 4.57356e-41 900 23456 2.07312 54.1471 65.6283 121.901 121.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1460 0.001024 2048 4.58575e-41 900 23424 2.07405 36.166 65.5806 103.871 103.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1460 0.001024 2048 4.57958e-41 900 23328 2.06435 29.8828 65.4508 97.4485 97.5121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1460 0.001024 2048 4.57734e-41 900 23440 2.07328 51.2676 65.559 118.955 119.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1460 0.001024 2048 4.56389e-41 900 23360 2.06349 33.5166 65.4358 101.068 101.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1460 0.001024 2048 4.5573e-41 900 23280 2.06234 28.1765 65.3894 95.6786 95.7426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1460 0.001024 2048 4.59023e-41 900 23200 2.06518 24.7022 65.2293 92.0497 92.1116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1460 0.001024 2048 4.57033e-41 900 23424 2.07597 66.7177 65.5248 134.367 134.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1460 0.001024 2048 4.5723e-41 900 23328 2.06211 42.2343 65.4553 109.803 109.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1460 0.001024 2048 4.57342e-41 900 23328 2.07261 35.3333 65.506 102.964 103.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1460 0.001024 2048 4.55604e-41 900 23232 2.06435 30.9617 65.4067 98.4825 98.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1460 0.001024 2048 4.55983e-41 900 23408 2.06643 63.628 65.5665 131.312 131.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1460 0.001024 2048 4.57076e-41 900 23296 2.05907 41.1382 65.4019 108.651 108.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1460 0.001024 2048 4.56795e-41 900 23184 2.05824 33.7797 65.2105 101.101 101.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1460 0.001024 2048 4.55758e-41 900 23072 2.05584 30.0189 65.0349 97.1637 97.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1460 0.001024 2048 4.57734e-41 900 23424 2.07299 59.9751 65.5602 127.663 127.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1460 0.001024 2048 4.5709e-41 900 23296 2.06438 40.3056 65.3983 107.821 107.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1460 0.001024 2048 4.56305e-41 900 23232 2.06403 33.62 65.4658 101.202 101.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1460 0.001024 2048 4.58042e-41 900 23040 2.0584 29.6305 65.1083 96.8479 96.9109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1460 0.001024 2048 4.57804e-41 900 23400 2.07402 65.9682 65.5334 133.629 133.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1460 0.001024 2048 4.58953e-41 900 23328 2.07258 46.5133 65.5239 114.162 114.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1460 0.001024 2048 4.56291e-41 900 23112 2.0577 39.4517 65.1965 106.755 106.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1460 0.001024 2048 4.59023e-41 900 23040 2.05824 36.6572 65.1447 103.912 103.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1460 0.001024 2048 4.58981e-41 900 23040 2.06208 34.6441 65.3896 102.148 102.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1460 0.001024 2048 4.58281e-41 900 23360 2.06397 63.9317 65.4842 131.531 131.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1460 0.001024 2048 4.57174e-41 900 23200 2.06234 45.7586 65.2816 113.153 113.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1460 0.001024 2048 4.59009e-41 900 23040 2.05414 38.2951 65.0637 105.466 105.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1460 0.001024 2048 4.57594e-41 900 23040 2.06234 36.4053 65.2346 103.754 103.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1460 0.001024 2048 4.58813e-41 900 22800 2.05005 36.35 64.7926 103.246 103.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1460 0.001024 2048 4.58295e-41 900 23456 2.07427 51.0725 65.6306 118.83 118.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1460 0.001024 2048 4.58897e-41 900 23424 2.07462 33.3517 65.5693 101.048 101.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1460 0.001024 2048 4.55674e-41 900 23328 2.06166 27.5164 65.4428 95.074 95.1356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1460 0.001024 2048 4.56305e-41 900 23296 2.06605 24.6003 65.3763 92.0945 92.1581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1460 0.001024 2048 4.59051e-41 900 23440 2.07258 66.9245 65.5387 134.589 134.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1460 0.001024 2048 4.56445e-41 900 23360 2.06262 42.1718 65.4996 109.787 109.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1460 0.001024 2048 4.57958e-41 900 23280 2.06234 35.3972 65.3918 102.905 102.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1460 0.001024 2048 4.58323e-41 900 23200 2.05824 30.7144 65.2319 98.0542 98.1175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1460 0.001024 2048 4.56753e-41 900 23424 2.07258 63.8644 65.5829 131.571 131.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1460 0.001024 2048 4.57776e-41 900 23328 2.06029 40.5966 65.3887 108.094 108.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1460 0.001024 2048 4.56417e-41 900 23328 2.06643 33.4377 65.5777 101.133 101.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1460 0.001024 2048 4.56417e-41 900 23232 2.06438 29.3676 65.4032 96.8873 96.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1460 0.001024 2048 4.55716e-41 900 23040 2.05402 27.1954 65.022 94.3243 94.3886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1460 0.001024 2048 4.5779e-41 900 23408 2.06707 59.0954 65.5628 126.778 126.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1460 0.001024 2048 4.58897e-41 900 23296 2.06378 39.1069 65.3501 106.574 106.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1460 0.001024 2048 4.55744e-41 900 23184 2.05824 33.0969 65.255 100.462 100.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1460 0.001024 2048 4.58183e-41 900 23072 2.05658 28.7273 65.0496 95.8875 95.9529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1460 0.001024 2048 4.55884e-41 900 22960 2.0521 26.6382 64.9433 93.6847 93.7483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1460 0.001024 2048 4.56949e-41 900 23424 2.07277 56.3578 65.5672 124.051 124.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1460 0.001024 2048 4.58911e-41 900 23296 2.06643 38.3262 65.3767 105.822 105.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1460 0.001024 2048 4.58155e-41 900 23232 2.06048 31.7219 65.3838 99.2179 99.2816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1460 0.001024 2048 4.56053e-41 900 23040 2.05917 27.6169 65.1139 94.8414 94.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1460 0.001024 2048 4.56683e-41 900 23040 2.05952 25.1113 65.2739 92.4994 92.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1460 0.001024 2048 4.57496e-41 896 23456 2.07299 50.0012 65.5543 117.68 117.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1460 0.001024 2048 4.58869e-41 896 23424 2.07258 32.5222 65.6164 100.262 100.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1460 0.001024 2048 4.58281e-41 896 23328 2.06435 27.3114 65.3811 94.8077 94.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1460 0.001024 2048 4.56669e-41 896 23296 2.06438 23.9514 65.382 91.4479 91.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1460 0.001024 2048 4.58603e-41 896 23440 2.07306 64.6918 65.5412 132.356 132.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1460 0.001024 2048 4.56123e-41 896 23360 2.064 40.5133 65.4847 108.116 108.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1460 0.001024 2048 4.55898e-41 896 23280 2.0687 33.2045 65.3742 100.712 100.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1460 0.001024 2048 4.58463e-41 896 23200 2.06442 29.399 65.262 96.7791 96.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1460 0.001024 2048 4.55884e-41 896 23200 2.06074 25.8599 65.3164 93.2885 93.3518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1460 0.001024 2048 4.5786e-41 896 23424 2.07062 61.698 65.5099 129.332 129.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1460 0.001024 2048 4.58995e-41 896 23328 2.06243 39.3523 65.4381 106.904 106.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1460 0.001024 2048 4.59079e-41 896 23328 2.07232 32.6814 65.5774 100.381 100.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1460 0.001024 2048 4.57454e-41 896 23232 2.06458 28.5329 65.4379 96.0887 96.1534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1460 0.001024 2048 4.58883e-41 896 23040 2.05536 24.8248 65.0062 91.9375 91.9994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1460 0.001024 2048 4.56291e-41 896 23408 2.07056 57.2332 65.5529 124.909 124.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1460 0.001024 2048 4.56865e-41 896 23296 2.06234 36.979 65.3406 104.434 104.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1460 0.001024 2048 4.55674e-41 896 23184 2.05786 31.5502 65.2345 98.8955 98.9574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1460 0.001024 2048 4.58617e-41 896 23072 2.0545 28.0495 65.0372 95.1931 95.2574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1460 0.001024 2048 4.56025e-41 896 22960 2.05274 24.2518 64.894 91.252 91.3162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1460 0.001024 2048 4.56921e-41 896 23424 2.07462 54.7986 65.5522 122.476 122.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1460 0.001024 2048 4.58281e-41 896 23296 2.06122 36.7767 65.4397 104.327 104.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1460 0.001024 2048 4.57566e-41 896 23232 2.06486 30.4708 65.3841 97.9738 98.0357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1460 0.001024 2048 4.57804e-41 896 23040 2.05859 26.866 65.0365 94.0134 94.0728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1460 0.001024 2048 4.573e-41 896 23040 2.0601 24.3713 65.2777 91.7606 91.8265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1460 0.001024 2048 4.56067e-41 896 23040 2.06234 23.38 65.4328 90.9305 90.9921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1460 0.001024 2048 4.56501e-41 896 23488 2.07037 49.6824 65.597 117.405 117.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1460 0.001024 2048 4.58491e-41 896 23456 2.07389 55.1525 65.8178 123.093 123.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1460 0.001024 2048 4.58659e-41 896 23424 2.07398 36.7953 65.5421 104.468 104.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1460 0.001024 2048 4.55758e-41 896 23328 2.06326 30.9602 65.3974 98.4726 98.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1460 0.001024 2048 4.56753e-41 896 23296 2.06467 26.9644 65.3758 94.457 94.5216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1460 0.001024 2048 4.57972e-41 896 23200 2.06166 24.1522 65.2749 91.5397 91.6034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1460 0.001024 2048 4.58351e-41 896 23232 2.06234 23.5934 65.4446 91.1546 91.2196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1460 0.001024 2048 4.56137e-41 896 23072 2.05546 21.7733 65.0245 88.9043 88.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1460 0.001024 2048 4.5594e-41 896 23040 2.05824 21.4432 65.0892 88.6404 88.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1460 0.001024 2048 4.56249e-41 900 23072 2.05661 20.2793 65.1095 87.499 87.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1460 0.001024 2048 4.56515e-41 896 23072 2.06189 20.4575 65.0349 87.608 87.6728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1460 0.001024 2048 4.58183e-41 900 22960 2.05213 20.5253 65.1258 87.7549 87.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1460 0.001024 2048 4.55828e-41 912 22960 2.05056 20.6308 64.9328 87.6658 87.7282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1460 0.001024 2048 4.56025e-41 896 23296 2.06438 23.2817 65.3811 90.7795 90.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1460 0.001024 2048 4.56333e-41 896 22560 2.03738 32.8659 64.3561 99.3101 99.3731
