{"version":"1.1.0","info":[["/Users/koka/GitHUB/sv/con2425_g26/task-0/lfsr.sv",[[[[[["lfsr",[[6,0],[11,2]],[[6,7],[6,11]],[],["module"]],[40,9]],[[["clk_i",[[7,4],[7,21]],[[7,16],[7,21]],["lfsr"],["port","logic"]],["reset_i",[[8,4],[8,23]],[[8,16],[8,23]],["lfsr"],["port","logic"]],["lfsr_state_o",[[10,4],[10,36]],[[10,24],[10,36]],["lfsr"],["port","logic"]],["lfsr_p",[[14,4],[14,23]],[[14,17],[14,23]],["lfsr"],["variable","logic"]],["lfsr_n",[[14,4],[14,31]],[[14,25],[14,31]],["lfsr"],["variable","lfsr_p"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-0/testbench.sv",[[[[[["testbench",[[0,0],[0,19]],[[0,7],[0,16]],[],["module"]],[28,9]],[[["clk",[[3,4],[3,13]],[[3,10],[3,13]],["testbench"],["variable","logic"]],["reset",[[10,4],[10,15]],[[10,10],[10,15]],["testbench"],["variable","logic"]],["lfsr_state_o",[[18,4],[18,29]],[[18,17],[18,29]],["testbench"],["variable","logic"]],["dut",[[20,4],[20,38]],[[20,9],[20,12]],["testbench"],["instance","lfsr"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-1/lib/cmos_cells.v",[[[[[["BUF",[[1,0],[1,17]],[[1,7],[1,10]],[],["module"]],[6,0]],[[["A",[[2,6],[2,7]],[[2,6],[2,7]],["BUF"],["port"]],["Y",[[1,14],[1,15]],[[1,14],[1,15]],["BUF"],["port","A"]],["Y",[[3,7],[3,8]],[[3,7],[3,8]],["BUF"],["port"]]]]],[[["NOT",[[7,0],[7,17]],[[7,7],[7,10]],[],["module"]],[12,0]],[[["A",[[8,6],[8,7]],[[8,6],[8,7]],["NOT"],["port"]],["Y",[[7,14],[7,15]],[[7,14],[7,15]],["NOT"],["port","A"]],["Y",[[9,7],[9,8]],[[9,7],[9,8]],["NOT"],["port"]]]]],[[["NAND",[[13,0],[13,21]],[[13,7],[13,11]],[],["module"]],[18,0]],[[["A",[[14,6],[14,7]],[[14,6],[14,7]],["NAND"],["port"]],["B",[[14,7],[14,10]],[[14,9],[14,10]],["NAND"],["port","A"]],["Y",[[13,18],[13,19]],[[13,18],[13,19]],["NAND"],["port","B"]],["Y",[[15,7],[15,8]],[[15,7],[15,8]],["NAND"],["port"]]]]],[[["NOR",[[19,0],[19,20]],[[19,7],[19,10]],[],["module"]],[24,0]],[[["A",[[20,6],[20,7]],[[20,6],[20,7]],["NOR"],["port"]],["B",[[20,7],[20,10]],[[20,9],[20,10]],["NOR"],["port","A"]],["Y",[[19,17],[19,18]],[[19,17],[19,18]],["NOR"],["port","B"]],["Y",[[21,7],[21,8]],[[21,7],[21,8]],["NOR"],["port"]]]]],[[["DFF",[[25,0],[25,20]],[[25,7],[25,10]],[],["module"]],[31,0]],[[["C",[[26,6],[26,7]],[[26,6],[26,7]],["DFF"],["port"]],["D",[[26,7],[26,10]],[[26,9],[26,10]],["DFF"],["port","C"]],["Q",[[25,17],[25,18]],[[25,17],[25,18]],["DFF"],["port","D"]],["Q",[[27,7],[27,12]],[[27,11],[27,12]],["DFF"],["port","reg"]]]]],[[["DFFSR",[[32,0],[32,28]],[[32,7],[32,12]],[],["module"]],[43,0]],[[["C",[[33,6],[33,7]],[[33,6],[33,7]],["DFFSR"],["port"]],["D",[[33,7],[33,10]],[[33,9],[33,10]],["DFFSR"],["port","C"]],["Q",[[32,19],[32,20]],[[32,19],[32,20]],["DFFSR"],["port","D"]],["S",[[32,22],[32,23]],[[32,22],[32,23]],["DFFSR"],["port","Q"]],["R",[[33,13],[33,16]],[[33,15],[33,16]],["DFFSR"],["port","S"]],["S",[[33,10],[33,13]],[[33,12],[33,13]],["DFFSR"],["port","D"]],["Q",[[34,7],[34,12]],[[34,11],[34,12]],["DFFSR"],["port","reg"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-1/src/addsub.sv",[[[[[["addsub",[[0,0],[6,6]],[[0,7],[0,13]],[],["module"]],[10,9]],[[["a_i",[[1,4],[1,25]],[[1,22],[1,25]],["addsub"],["port","logic"]],["b_i",[[2,4],[2,25]],[[2,22],[2,25]],["addsub"],["port","logic"]],["mode_i",[[3,4],[3,28]],[[3,22],[3,28]],["addsub"],["port","logic"]],["result_o",[[5,4],[5,31]],[[5,23],[5,31]],["addsub"],["port","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-1/src/calculator.sv",[[[[[["calculator",[[0,0],[13,6]],[[0,7],[0,17]],[],["module"]],[17,9]],[[["clk_i",[[1,4],[1,28]],[[1,23],[1,28]],["calculator"],["port","logic"]],["rst_i",[[2,4],[2,28]],[[2,23],[2,28]],["calculator"],["port","logic"]],["a_i",[[4,4],[4,26]],[[4,23],[4,26]],["calculator"],["port","logic"]],["b_i",[[5,4],[5,26]],[[5,23],[5,26]],["calculator"],["port","logic"]],["input_valid_i",[[6,4],[6,36]],[[6,23],[6,36]],["calculator"],["port","logic"]],["calc_i",[[7,4],[7,29]],[[7,23],[7,29]],["calculator"],["port","logic"]],["mode_i",[[8,4],[8,29]],[[8,23],[8,29]],["calculator"],["port","logic"]],["clear_i",[[9,4],[9,30]],[[9,23],[9,30]],["calculator"],["port","logic"]],["result_o",[[11,4],[11,31]],[[11,23],[11,31]],["calculator"],["port","logic"]],["output_valid_o",[[12,4],[12,37]],[[12,23],[12,37]],["calculator"],["port","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-1/src/fulladder.sv",[[],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-1/tb/calc_tb.sv",[[[[[["calc_tb",[[5,0],[5,18]],[[5,7],[5,14]],[],["module"]],[115,9]],[[["reset",[[8,4],[8,19]],[[8,10],[8,15]],["calc_tb"],["variable","logic"]],["clk",[[17,4],[17,13]],[[17,10],[17,13]],["calc_tb"],["variable","logic"]],["ticks",[[24,4],[24,21]],[[24,12],[24,17]],["calc_tb"],["variable","integer"]],["calc_inp_a",[[38,4],[38,26]],[[38,16],[38,26]],["calc_tb"],["variable","logic"]],["calc_inp_b",[[39,4],[39,26]],[[39,16],[39,26]],["calc_tb"],["variable","logic"]],["calc_inp_v",[[40,4],[40,26]],[[40,16],[40,26]],["calc_tb"],["variable","logic"]],["calc_calc",[[41,4],[41,25]],[[41,16],[41,25]],["calc_tb"],["variable","logic"]],["calc_mode",[[42,4],[42,25]],[[42,16],[42,25]],["calc_tb"],["variable","logic"]],["calc_clear",[[43,4],[43,26]],[[43,16],[43,26]],["calc_tb"],["variable","logic"]],["calc_result",[[45,4],[45,27]],[[45,16],[45,27]],["calc_tb"],["variable","logic"]],["calc_output_v",[[46,4],[46,29]],[[46,16],[46,29]],["calc_tb"],["variable","logic"]],["inp_file",[[49,4],[49,20]],[[49,12],[49,20]],["calc_tb"],["variable","integer"]],["outp_file",[[49,4],[49,31]],[[49,22],[49,31]],["calc_tb"],["variable","inp_file"]],["ret",[[49,4],[49,36]],[[49,33],[49,36]],["calc_tb"],["variable","outp_file"]],["dut",[[53,4],[64,9]],[[53,15],[53,18]],["calc_tb"],["instance","calculator"]]],[],[[[["run_testcase",[[72,4],[72,95]],[[72,16],[72,28]],["calc_tb"],["task"]],[89,10]],[[["tc_file",[[72,29],[72,50]],[[72,43],[72,50]],["calc_tb","run_testcase"],["port","integer"]],["out_file",[[72,52],[72,74]],[[72,66],[72,74]],["calc_tb","run_testcase"],["port","integer"]],["ret",[[72,76],[72,94]],[[72,91],[72,94]],["calc_tb","run_testcase"],["port","integer"]]]]]]]]],null,null,null,[["HALF_PERIOD",[[0,0],[1,0]],[[0,8],[0,19]],["source.systemverilog"],["macro"]],["PERIOD",[[1,0],[2,0]],[[1,8],[1,14]],["source.systemverilog"],["macro"]],["RESET_DELAY",[[2,0],[3,0]],[[2,8],[2,19]],["source.systemverilog"],["macro"]],["TIMEOUT",[[3,0],[5,0]],[[3,8],[3,15]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-2/lib/cmos_cells.v",[[[[[["BUF",[[1,0],[1,17]],[[1,7],[1,10]],[],["module"]],[6,0]],[[["A",[[2,6],[2,7]],[[2,6],[2,7]],["BUF"],["port"]],["Y",[[1,14],[1,15]],[[1,14],[1,15]],["BUF"],["port","A"]],["Y",[[3,7],[3,8]],[[3,7],[3,8]],["BUF"],["port"]]]]],[[["NOT",[[7,0],[7,17]],[[7,7],[7,10]],[],["module"]],[12,0]],[[["A",[[8,6],[8,7]],[[8,6],[8,7]],["NOT"],["port"]],["Y",[[7,14],[7,15]],[[7,14],[7,15]],["NOT"],["port","A"]],["Y",[[9,7],[9,8]],[[9,7],[9,8]],["NOT"],["port"]]]]],[[["NAND",[[13,0],[13,21]],[[13,7],[13,11]],[],["module"]],[18,0]],[[["A",[[14,6],[14,7]],[[14,6],[14,7]],["NAND"],["port"]],["B",[[14,7],[14,10]],[[14,9],[14,10]],["NAND"],["port","A"]],["Y",[[13,18],[13,19]],[[13,18],[13,19]],["NAND"],["port","B"]],["Y",[[15,7],[15,8]],[[15,7],[15,8]],["NAND"],["port"]]]]],[[["NOR",[[19,0],[19,20]],[[19,7],[19,10]],[],["module"]],[24,0]],[[["A",[[20,6],[20,7]],[[20,6],[20,7]],["NOR"],["port"]],["B",[[20,7],[20,10]],[[20,9],[20,10]],["NOR"],["port","A"]],["Y",[[19,17],[19,18]],[[19,17],[19,18]],["NOR"],["port","B"]],["Y",[[21,7],[21,8]],[[21,7],[21,8]],["NOR"],["port"]]]]],[[["DFF",[[25,0],[25,20]],[[25,7],[25,10]],[],["module"]],[31,0]],[[["C",[[26,6],[26,7]],[[26,6],[26,7]],["DFF"],["port"]],["D",[[26,7],[26,10]],[[26,9],[26,10]],["DFF"],["port","C"]],["Q",[[25,17],[25,18]],[[25,17],[25,18]],["DFF"],["port","D"]],["Q",[[27,7],[27,12]],[[27,11],[27,12]],["DFF"],["port","reg"]]]]],[[["DFFSR",[[32,0],[32,28]],[[32,7],[32,12]],[],["module"]],[43,0]],[[["C",[[33,6],[33,7]],[[33,6],[33,7]],["DFFSR"],["port"]],["D",[[33,7],[33,10]],[[33,9],[33,10]],["DFFSR"],["port","C"]],["Q",[[32,19],[32,20]],[[32,19],[32,20]],["DFFSR"],["port","D"]],["S",[[32,22],[32,23]],[[32,22],[32,23]],["DFFSR"],["port","Q"]],["R",[[33,13],[33,16]],[[33,15],[33,16]],["DFFSR"],["port","S"]],["S",[[33,10],[33,13]],[[33,12],[33,13]],["DFFSR"],["port","D"]],["Q",[[34,7],[34,12]],[[34,11],[34,12]],["DFFSR"],["port","reg"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-2/src/cordic.sv",[[[[[["cordic",[[7,0],[16,2]],[[7,7],[7,13]],[],["module"]],[60,0]],[[["clk_i",[[8,2],[8,27]],[[8,22],[8,27]],["cordic"],["port","logic"]],["reset_i",[[9,2],[9,29]],[[9,22],[9,29]],["cordic"],["port","logic"]],["angle_i",[[10,2],[10,29]],[[10,22],[10,29]],["cordic"],["port","logic"]],["sine_cosine_i",[[11,2],[11,35]],[[11,22],[11,35]],["cordic"],["port","logic"]],["start_i",[[12,2],[12,29]],[[12,22],[12,29]],["cordic"],["port","logic"]],["result_o",[[13,2],[13,30]],[[13,22],[13,30]],["cordic"],["port","logic"]],["busy_o",[[14,2],[14,28]],[[14,22],[14,28]],["cordic"],["port","logic"]],["valid_o",[[15,2],[15,29]],[[15,22],[15,29]],["cordic"],["port","logic"]],["K",[[18,2],[18,49]],[[18,26],[18,27]],["cordic"],["localparam","logic"]],["PI_1",[[19,2],[19,49]],[[19,26],[19,30]],["cordic"],["localparam","logic"]],["PI_2",[[20,2],[20,49]],[[20,26],[20,30]],["cordic"],["localparam","logic"]],["PI_HALF",[[21,2],[21,49]],[[21,26],[21,33]],["cordic"],["localparam","logic"]],["alpha",[[24,2],[24,24]],[[24,15],[24,20]],["cordic"],["variable","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-2/testbench/testbed_cordic.sv",[[[[[["testbed_cordic",[[0,0],[0,24]],[[0,7],[0,21]],[],["module"]],[79,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["testbed_cordic"],["variable","logic"]],["reset",[[2,4],[2,20]],[[2,15],[2,20]],["testbed_cordic"],["variable","clk"]],["angle",[[5,4],[5,22]],[[5,17],[5,22]],["testbed_cordic"],["variable","logic"]],["sine_cosine",[[6,4],[6,28]],[[6,17],[6,28]],["testbed_cordic"],["variable","logic"]],["start",[[7,4],[7,22]],[[7,17],[7,22]],["testbed_cordic"],["variable","logic"]],["result",[[8,4],[8,23]],[[8,17],[8,23]],["testbed_cordic"],["variable","logic"]],["busy",[[9,4],[9,21]],[[9,17],[9,21]],["testbed_cordic"],["variable","logic"]],["valid",[[10,4],[10,22]],[[10,17],[10,22]],["testbed_cordic"],["variable","logic"]],["inp_file",[[11,4],[11,20]],[[11,12],[11,20]],["testbed_cordic"],["variable","integer"]],["outp_file",[[11,4],[11,31]],[[11,22],[11,31]],["testbed_cordic"],["variable","inp_file"]],["tmp",[[11,4],[11,36]],[[11,33],[11,36]],["testbed_cordic"],["variable","outp_file"]],["cordic_i",[[14,4],[23,5]],[[14,11],[14,19]],["testbed_cordic"],["instance","cordic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/ips/alu.sv",[[[[[["alu",[[2,0],[8,2]],[[2,7],[2,10]],[],["module"]],[36,9]],[[["alu_rs1_i",[[3,2],[3,31]],[[3,22],[3,31]],["alu"],["port","logic"]],["alu_rs2_i",[[4,2],[4,31]],[[4,22],[4,31]],["alu"],["port","logic"]],["alu_op_i",[[5,2],[5,30]],[[5,22],[5,30]],["alu"],["port","alu_op_t"]],["alu_branch_o",[[6,2],[6,34]],[[6,22],[6,34]],["alu"],["port","logic"]],["alu_result_o",[[7,2],[7,34]],[[7,22],[7,34]],["alu"],["port","logic"]],["is_equal",[[23,2],[23,16]],[[23,8],[23,16]],["alu"],["variable","logic"]],["is_greater",[[23,2],[23,28]],[[23,18],[23,28]],["alu"],["variable","is_equal"]]]]]],null,[["cpu_pkg",["*"]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/ips/cpu_package.sv",[[[[[["cpu_pkg",[[0,0],[0,16]],[[0,8],[0,15]],[],["package"]],[36,10]],[[["RESET_ADDR",[[2,0],[2,36]],[[2,10],[2,20]],["cpu_pkg"],["parameter"]],["OPC_LOAD",[[5,0],[5,29]],[[5,10],[5,18]],["cpu_pkg"],["parameter"]],["OPC_IMM",[[6,0],[6,29]],[[6,10],[6,17]],["cpu_pkg"],["parameter"]],["OPC_STORE",[[7,0],[7,29]],[[7,10],[7,19]],["cpu_pkg"],["parameter"]],["OPC_ALSU",[[8,0],[8,29]],[[8,10],[8,18]],["cpu_pkg"],["parameter"]],["OPC_BRANCH",[[9,0],[9,29]],[[9,10],[9,20]],["cpu_pkg"],["parameter"]],["OPC_SYSTEM",[[10,0],[10,29]],[[10,10],[10,20]],["cpu_pkg"],["parameter"]],["OPC_AUIPC",[[11,0],[11,29]],[[11,10],[11,19]],["cpu_pkg"],["parameter"]],["OPC_LUI",[[12,0],[12,29]],[[12,10],[12,17]],["cpu_pkg"],["parameter"]],["OPC_JALR",[[13,0],[13,29]],[[13,10],[13,18]],["cpu_pkg"],["parameter"]],["OPC_JAL",[[14,0],[14,29]],[[14,10],[14,17]],["cpu_pkg"],["parameter"]],["F3_BEQ",[[17,0],[17,27]],[[17,10],[17,16]],["cpu_pkg"],["parameter"]],["F3_BNE",[[18,0],[18,27]],[[18,10],[18,16]],["cpu_pkg"],["parameter"]],["F3_BLT",[[19,0],[19,27]],[[19,10],[19,16]],["cpu_pkg"],["parameter"]],["F3_BGE",[[20,0],[20,27]],[[20,10],[20,16]],["cpu_pkg"],["parameter"]],["F3_ADD",[[22,0],[22,27]],[[22,10],[22,16]],["cpu_pkg"],["parameter"]],["F3_SLL",[[23,0],[23,27]],[[23,10],[23,16]],["cpu_pkg"],["parameter"]],["F3_SRL",[[24,0],[24,27]],[[24,10],[24,16]],["cpu_pkg"],["parameter"]],["F3_OR",[[25,0],[25,27]],[[25,10],[25,15]],["cpu_pkg"],["parameter"]],["F3_AND",[[26,0],[26,27]],[[26,10],[26,16]],["cpu_pkg"],["parameter"]],["F3_XOR",[[27,0],[27,27]],[[27,10],[27,16]],["cpu_pkg"],["parameter"]],["F3_LW",[[28,0],[28,27]],[[28,10],[28,15]],["cpu_pkg"],["parameter"]],["IMM_I",[[30,27],[30,32]],[[30,27],[30,32]],["cpu_pkg"],["enum_member","#AnonymousEnum4"]],["IMM_U",[[30,34],[30,39]],[[30,34],[30,39]],["cpu_pkg"],["enum_member","#AnonymousEnum4"]],["IMM_UJ",[[30,41],[30,47]],[[30,41],[30,47]],["cpu_pkg"],["enum_member","#AnonymousEnum4"]],["IMM_SB",[[30,49],[30,55]],[[30,49],[30,55]],["cpu_pkg"],["enum_member","#AnonymousEnum4"]],["IMM_S",[[30,57],[30,62]],[[30,57],[30,62]],["cpu_pkg"],["enum_member","#AnonymousEnum4"]],["imm_t",[[30,0],[30,71]],[[30,65],[30,70]],["cpu_pkg"],["typedef","#AnonymousEnum4"]],["ALU_ADD",[[32,27],[32,34]],[[32,27],[32,34]],["cpu_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_SUB",[[32,36],[32,43]],[[32,36],[32,43]],["cpu_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_XOR",[[32,45],[32,52]],[[32,45],[32,52]],["cpu_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_OR",[[32,54],[32,60]],[[32,54],[32,60]],["cpu_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_AND",[[33,27],[33,34]],[[33,27],[33,34]],["cpu_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_SRL",[[33,36],[33,43]],[[33,36],[33,43]],["cpu_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_SRA",[[33,45],[33,52]],[[33,45],[33,52]],["cpu_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_SLL",[[33,54],[33,61]],[[33,54],[33,61]],["cpu_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_EQ",[[34,27],[34,33]],[[34,27],[34,33]],["cpu_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_NE",[[34,35],[34,41]],[[34,35],[34,41]],["cpu_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_GES",[[34,43],[34,50]],[[34,43],[34,50]],["cpu_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_LTS",[[34,52],[34,59]],[[34,52],[34,59]],["cpu_pkg"],["enum_member","#AnonymousEnum5"]],["alu_op_t",[[32,0],[34,71]],[[34,62],[34,70]],["cpu_pkg"],["typedef","#AnonymousEnum5"]]]]]]],[],0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/ips/defines.vh",[[null,null,null,null,[["STDIN_FILE",[[0,0],[1,0]],[[0,8],[0,18]],["source.systemverilog"],["macro"]],["STDOUT_FILE",[[1,0],[2,0]],[[1,8],[1,19]],["source.systemverilog"],["macro"]],["PAROUT_FILE",[[2,0],[4,0]],[[2,8],[2,19]],["source.systemverilog"],["macro"]],["PRINT_MEM_LOCATIONS",[[5,0],[7,0]],[[5,8],[5,27]],["source.systemverilog"],["macro"]],["HALF_PERIOD",[[8,0],[9,0]],[[8,8],[8,19]],["source.systemverilog"],["macro"]],["RESET_DELAY",[[9,0],[11,0]],[[9,8],[9,19]],["source.systemverilog"],["macro"]],["MEM_START",[[11,0],[12,0]],[[11,8],[11,17]],["source.systemverilog"],["macro"]],["MEM_SIZE",[[12,0],[14,0]],[[12,8],[12,16]],["source.systemverilog"],["macro"]],["PAR_IN_START",[[14,0],[15,0]],[[14,8],[14,20]],["source.systemverilog"],["macro"]],["PAR_IN_SIZE",[[15,0],[17,0]],[[15,8],[15,19]],["source.systemverilog"],["macro"]],["PAR_OUT_START",[[17,0],[18,0]],[[17,8],[17,21]],["source.systemverilog"],["macro"]],["PAR_OUT_SIZE",[[18,0],[20,0]],[[18,8],[18,20]],["source.systemverilog"],["macro"]],["STDOUT_START",[[20,0],[21,0]],[[20,8],[20,20]],["source.systemverilog"],["macro"]],["STDOUT_SIZE",[[21,0],[23,0]],[[21,8],[21,19]],["source.systemverilog"],["macro"]],["STDIN_START",[[23,0],[24,0]],[[23,8],[23,19]],["source.systemverilog"],["macro"]],["STDIN_SIZE",[[24,0],[25,0]],[[24,8],[24,18]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/ips/memory.sv",[[[[[["memory",[[2,0],[10,2]],[[2,7],[2,13]],[],["module"]],[65,9]],[[["clk_i",[[3,2],[3,27]],[[3,22],[3,27]],["memory"],["port","logic"]],["mem_data_addr_i",[[4,2],[4,37]],[[4,22],[4,37]],["memory"],["port","logic"]],["mem_instr_addr_i",[[5,2],[5,38]],[[5,22],[5,38]],["memory"],["port","logic"]],["mem_data_wdata_i",[[6,2],[6,38]],[[6,22],[6,38]],["memory"],["port","logic"]],["mem_data_rdata_o",[[7,2],[7,38]],[[7,22],[7,38]],["memory"],["port","logic"]],["mem_instr_rdata_o",[[8,2],[8,39]],[[8,22],[8,39]],["memory"],["port","logic"]],["write_i",[[9,2],[9,29]],[[9,22],[9,29]],["memory"],["port","logic"]],["mem",[[12,2],[12,32]],[[12,14],[12,17]],["memory"],["variable","logic"]],["hex_program",[[15,2],[15,28]],[[15,17],[15,28]],["memory"],["variable","logic"]],["i",[[16,2],[16,15]],[[16,10],[16,11]],["memory"],["variable","integer"]],["ret",[[17,2],[17,17]],[[17,10],[17,13]],["memory"],["variable","integer"]],["fd",[[18,2],[18,12]],[[18,10],[18,12]],["memory"],["variable","integer"]],["initial_length",[[19,2],[19,24]],[[19,10],[19,24]],["memory"],["variable","integer"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/ips/micro_riscv.sv",[[[[[["micro_riscv",[[3,0],[17,2]],[[3,7],[3,18]],[],["module"]],[307,9]],[[["clk_i",[[4,2],[4,27]],[[4,22],[4,27]],["micro_riscv"],["port","logic"]],["reset_i",[[5,2],[5,29]],[[5,22],[5,29]],["micro_riscv"],["port","logic"]],["cpu_data_addr_o",[[7,2],[7,37]],[[7,22],[7,37]],["micro_riscv"],["port","logic"]],["cpu_data_rdata_i",[[8,2],[8,38]],[[8,22],[8,38]],["micro_riscv"],["port","logic"]],["cpu_data_wdata_o",[[9,2],[9,38]],[[9,22],[9,38]],["micro_riscv"],["port","logic"]],["cpu_data_re_o",[[10,2],[10,35]],[[10,22],[10,35]],["micro_riscv"],["port","logic"]],["cpu_data_we_o",[[11,2],[11,35]],[[11,22],[11,35]],["micro_riscv"],["port","logic"]],["cpu_instr_addr_o",[[13,2],[13,38]],[[13,22],[13,38]],["micro_riscv"],["port","logic"]],["cpu_instr_rdata_i",[[14,2],[14,39]],[[14,22],[14,39]],["micro_riscv"],["port","logic"]],["cpu_finish_o",[[16,2],[16,34]],[[16,22],[16,34]],["micro_riscv"],["port","logic"]],["illegal_insn",[[19,2],[19,20]],[[19,8],[19,20]],["micro_riscv"],["variable","logic"]],["cpu_halt",[[19,2],[19,30]],[[19,22],[19,30]],["micro_riscv"],["variable","illegal_insn"]],["PC_p",[[25,2],[25,19]],[[25,15],[25,19]],["micro_riscv"],["variable","logic"]],["PC_n",[[25,2],[25,25]],[[25,21],[25,25]],["micro_riscv"],["variable","PC_p"]],["PC_incr",[[26,2],[26,22]],[[26,15],[26,22]],["micro_riscv"],["variable","logic"]],["PC_src",[[27,2],[27,14]],[[27,8],[27,14]],["micro_riscv"],["variable","logic"]],["opcode",[[74,2],[74,21]],[[74,15],[74,21]],["micro_riscv"],["variable","logic"]],["funct3",[[75,2],[75,21]],[[75,15],[75,21]],["micro_riscv"],["variable","logic"]],["funct7",[[76,2],[76,21]],[[76,15],[76,21]],["micro_riscv"],["variable","logic"]],["funct12",[[77,2],[77,22]],[[77,15],[77,22]],["micro_riscv"],["variable","logic"]],["rd",[[78,2],[78,17]],[[78,15],[78,17]],["micro_riscv"],["variable","logic"]],["rs1",[[79,2],[79,18]],[[79,15],[79,18]],["micro_riscv"],["variable","logic"]],["rs2",[[80,2],[80,18]],[[80,15],[80,18]],["micro_riscv"],["variable","logic"]],["rs1_valid",[[81,2],[81,17]],[[81,8],[81,17]],["micro_riscv"],["variable","logic"]],["rs2_valid",[[81,2],[81,28]],[[81,19],[81,28]],["micro_riscv"],["variable","rs1_valid"]],["Instruction",[[84,2],[84,26]],[[84,15],[84,26]],["micro_riscv"],["variable","logic"]],["reg_data_1",[[95,2],[95,32]],[[95,22],[95,32]],["micro_riscv"],["variable","signed"]],["reg_data_2",[[95,2],[95,44]],[[95,34],[95,44]],["micro_riscv"],["variable","reg_data_1"]],["reg_write_data",[[95,2],[95,60]],[[95,46],[95,60]],["micro_riscv"],["variable","reg_data_2"]],["alu_reg_write",[[96,2],[96,21]],[[96,8],[96,21]],["micro_riscv"],["variable","logic"]],["reg_file_i",[[99,2],[109,3]],[[99,16],[99,26]],["micro_riscv"],["instance","register_file"]],["alu_src",[[111,2],[111,15]],[[111,8],[111,15]],["micro_riscv"],["variable","logic"]],["alu_is_branch",[[111,2],[111,30]],[[111,17],[111,30]],["micro_riscv"],["variable","alu_src"]],["alu_is_jump",[[111,2],[111,43]],[[111,32],[111,43]],["micro_riscv"],["variable","alu_is_branch"]],["alu_mem_write",[[111,2],[111,58]],[[111,45],[111,58]],["micro_riscv"],["variable","alu_is_jump"]],["alu_mem_read",[[111,2],[111,72]],[[111,60],[111,72]],["micro_riscv"],["variable","alu_mem_write"]],["mem_to_reg",[[111,2],[112,18]],[[112,8],[112,18]],["micro_riscv"],["variable","alu_mem_read"]],["alu_pc_reg_src",[[111,2],[112,34]],[[112,20],[112,34]],["micro_riscv"],["variable","mem_to_reg"]],["imm_sel",[[113,2],[113,15]],[[113,8],[113,15]],["micro_riscv"],["variable","imm_t"]],["alu_operator",[[114,2],[114,23]],[[114,11],[114,23]],["micro_riscv"],["variable","alu_op_t"]],["i_imm",[[243,2],[243,27]],[[243,22],[243,27]],["micro_riscv"],["variable","signed"]],["s_imm",[[244,2],[244,27]],[[244,22],[244,27]],["micro_riscv"],["variable","signed"]],["sb_imm",[[245,2],[245,28]],[[245,22],[245,28]],["micro_riscv"],["variable","signed"]],["u_imm",[[246,2],[246,27]],[[246,22],[246,27]],["micro_riscv"],["variable","signed"]],["uj_imm",[[247,2],[247,28]],[[247,22],[247,28]],["micro_riscv"],["variable","signed"]],["alu_imm",[[248,2],[248,29]],[[248,22],[248,29]],["micro_riscv"],["variable","signed"]],["alu_data_2",[[268,2],[268,32]],[[268,22],[268,32]],["micro_riscv"],["variable","signed"]],["alu_result",[[269,2],[269,32]],[[269,22],[269,32]],["micro_riscv"],["variable","signed"]],["alu_branch_o",[[270,2],[270,20]],[[270,8],[270,20]],["micro_riscv"],["variable","logic"]],["alu_i",[[275,2],[281,3]],[[275,6],[275,11]],["micro_riscv"],["instance","alu"]],["PC_alu",[[285,2],[285,21]],[[285,15],[285,21]],["micro_riscv"],["variable","logic"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"],[["cpu_pkg",["*"]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/ips/multiplier.sv",[[[[[["multiplier",[[0,0],[9,2]],[[0,7],[0,17]],[],["module"]],[11,9]],[[["clk_i",[[1,2],[1,27]],[[1,22],[1,27]],["multiplier"],["port","logic"]],["rst_i",[[2,2],[2,27]],[[2,22],[2,27]],["multiplier"],["port","logic"]],["start_i",[[3,2],[3,29]],[[3,22],[3,29]],["multiplier"],["port","logic"]],["a_i",[[4,2],[4,25]],[[4,22],[4,25]],["multiplier"],["port","logic"]],["b_i",[[5,2],[5,25]],[[5,22],[5,25]],["multiplier"],["port","logic"]],["busy_o",[[6,2],[6,28]],[[6,22],[6,28]],["multiplier"],["port","logic"]],["finish_o",[[7,2],[7,30]],[[7,22],[7,30]],["multiplier"],["port","logic"]],["result_o",[[8,2],[8,30]],[[8,22],[8,30]],["multiplier"],["port","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/ips/register_file.sv",[[[[[["register_file",[[0,0],[13,2]],[[0,7],[0,20]],[],["module"]],[39,9]],[[["clk_i",[[1,2],[1,27]],[[1,22],[1,27]],["register_file"],["port","logic"]],["reset_i",[[2,2],[2,29]],[[2,22],[2,29]],["register_file"],["port","logic"]],["read_reg_1_i",[[4,2],[4,34]],[[4,22],[4,34]],["register_file"],["port","logic"]],["read_data_1_o",[[5,2],[5,35]],[[5,22],[5,35]],["register_file"],["port","logic"]],["read_reg_2_i",[[7,2],[7,34]],[[7,22],[7,34]],["register_file"],["port","logic"]],["read_data_2_o",[[8,2],[8,35]],[[8,22],[8,35]],["register_file"],["port","logic"]],["write_i",[[10,2],[10,29]],[[10,22],[10,29]],["register_file"],["port","logic"]],["write_reg_i",[[11,2],[11,33]],[[11,22],[11,33]],["register_file"],["port","logic"]],["write_data_i",[[12,2],[12,34]],[[12,22],[12,34]],["register_file"],["port","logic"]],["NREGS",[[14,2],[14,24]],[[14,13],[14,18]],["register_file"],["localparam"]],["i",[[15,2],[15,11]],[[15,10],[15,11]],["register_file"],["variable","integer"]],["X_p",[[18,2],[18,29]],[[18,15],[18,18]],["register_file"],["variable","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/ips/riscv_core.sv",[[[[[["riscv_core",[[2,0],[5,2]],[[2,7],[2,17]],[],["module"]],[87,0]],[[["clk_i",[[3,2],[3,19]],[[3,14],[3,19]],["riscv_core"],["port","logic"]],["reset_i",[[4,2],[4,21]],[[4,14],[4,21]],["riscv_core"],["port","logic"]],["cpu_finish",[[6,2],[6,18]],[[6,8],[6,18]],["riscv_core"],["variable","logic"]],["instr_addr",[[9,2],[9,25]],[[9,15],[9,25]],["riscv_core"],["variable","logic"]],["instr_rdata",[[10,2],[10,26]],[[10,15],[10,26]],["riscv_core"],["variable","logic"]],["data_we",[[13,2],[13,22]],[[13,15],[13,22]],["riscv_core"],["variable","logic"]],["data_re",[[14,2],[14,22]],[[14,15],[14,22]],["riscv_core"],["variable","logic"]],["data_addr",[[15,2],[15,24]],[[15,15],[15,24]],["riscv_core"],["variable","logic"]],["data_wdata",[[16,2],[16,25]],[[16,15],[16,25]],["riscv_core"],["variable","logic"]],["data_rdata",[[17,2],[17,25]],[[17,15],[17,25]],["riscv_core"],["variable","logic"]],["mem_data_rdata",[[19,2],[19,29]],[[19,15],[19,29]],["riscv_core"],["variable","logic"]],["mem_instr_rdata",[[20,2],[20,30]],[[20,15],[20,30]],["riscv_core"],["variable","logic"]],["stdin_rdata",[[21,2],[21,26]],[[21,15],[21,26]],["riscv_core"],["variable","logic"]],["instr_mem_sel",[[23,2],[23,21]],[[23,8],[23,21]],["riscv_core"],["variable","logic"]],["mem_sel",[[23,2],[23,30]],[[23,23],[23,30]],["riscv_core"],["variable","instr_mem_sel"]],["stdin_sel",[[23,2],[23,41]],[[23,32],[23,41]],["riscv_core"],["variable","mem_sel"]],["stdout_sel",[[23,2],[23,53]],[[23,43],[23,53]],["riscv_core"],["variable","stdin_sel"]],["stdin_re",[[24,2],[24,16]],[[24,8],[24,16]],["riscv_core"],["variable","logic"]],["mem_we",[[25,2],[25,14]],[[25,8],[25,14]],["riscv_core"],["variable","logic"]],["stdin_we",[[25,2],[25,24]],[[25,16],[25,24]],["riscv_core"],["variable","mem_we"]],["stdout_we",[[25,2],[25,35]],[[25,26],[25,35]],["riscv_core"],["variable","stdin_we"]],["cpu_i",[[54,2],[65,3]],[[54,14],[54,19]],["riscv_core"],["instance","micro_riscv"]],["mem_i",[[66,2],[74,3]],[[66,9],[66,14]],["riscv_core"],["instance","memory"]],["stdin_i",[[75,2],[80,3]],[[75,8],[75,15]],["riscv_core"],["instance","stdin"]],["stdout_i",[[81,2],[85,3]],[[81,9],[81,17]],["riscv_core"],["instance","stdout"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/ips/stdin.sv",[[[[[["stdin",[[2,0],[7,2]],[[2,8],[2,13]],[],["module"]],[62,9]],[[["clk_i",[[3,2],[3,27]],[[3,22],[3,27]],["stdin"],["port","logic"]],["reset_i",[[4,2],[4,29]],[[4,22],[4,29]],["stdin"],["port","logic"]],["read_i",[[5,2],[5,28]],[[5,22],[5,28]],["stdin"],["port","logic"]],["dout_o",[[6,2],[6,28]],[[6,22],[6,28]],["stdin"],["port","logic"]],["stdin_buffer",[[12,2],[12,34]],[[12,15],[12,27]],["stdin"],["variable","logic"]],["stdin_pointer",[[13,2],[13,28]],[[13,15],[13,28]],["stdin"],["variable","logic"]],["i",[[15,2],[15,15]],[[15,10],[15,11]],["stdin"],["variable","integer"]],["ret",[[16,2],[16,17]],[[16,10],[16,13]],["stdin"],["variable","integer"]],["fd",[[17,2],[17,12]],[[17,10],[17,12]],["stdin"],["variable","integer"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/ips/stdout.sv",[[[[[["stdout",[[2,0],[6,2]],[[2,7],[2,13]],[],["module"]],[15,9]],[[["clk_i",[[3,2],[3,26]],[[3,21],[3,26]],["stdout"],["port","logic"]],["write_i",[[4,2],[4,28]],[[4,21],[4,28]],["stdout"],["port","logic"]],["din_i",[[5,2],[5,26]],[[5,21],[5,26]],["stdout"],["port","logic"]],["std_out_handle",[[7,2],[7,24]],[[7,10],[7,24]],["stdout"],["variable","integer"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/ips/testbed_helpers.vh",[[[[[["print_decode",[[0,1],[0,19]],[[0,6],[0,18]],[],["task"]],[6,6]],[]],[[["print_opcodes",[[8,0],[8,19]],[[8,5],[8,18]],[],["task"]],[15,6]],[]],[[["print_argregs",[[17,0],[17,19]],[[17,5],[17,18]],[],["task"]],[24,6]],[]],[[["print_immediates",[[26,0],[26,22]],[[26,5],[26,21]],[],["task"]],[34,6]],[]],[[["print_registers",[[36,0],[36,21]],[[36,5],[36,20]],[],["task"]],[56,6]],[]],[[["dump_memory",[[58,0],[58,17]],[[58,5],[58,16]],[],["task"]],[77,6]],[[["i",[[60,2],[60,11]],[[60,10],[60,11]],["dump_memory"],["variable","integer"]],["j",[[61,2],[61,11]],[[61,10],[61,11]],["dump_memory"],["variable","integer"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/lib/cmos_cells.v",[[[[[["BUF",[[1,0],[1,17]],[[1,7],[1,10]],[],["module"]],[6,0]],[[["A",[[2,6],[2,7]],[[2,6],[2,7]],["BUF"],["port"]],["Y",[[1,14],[1,15]],[[1,14],[1,15]],["BUF"],["port","A"]],["Y",[[3,7],[3,8]],[[3,7],[3,8]],["BUF"],["port"]]]]],[[["NOT",[[7,0],[7,17]],[[7,7],[7,10]],[],["module"]],[12,0]],[[["A",[[8,6],[8,7]],[[8,6],[8,7]],["NOT"],["port"]],["Y",[[7,14],[7,15]],[[7,14],[7,15]],["NOT"],["port","A"]],["Y",[[9,7],[9,8]],[[9,7],[9,8]],["NOT"],["port"]]]]],[[["NAND",[[13,0],[13,21]],[[13,7],[13,11]],[],["module"]],[18,0]],[[["A",[[14,6],[14,7]],[[14,6],[14,7]],["NAND"],["port"]],["B",[[14,7],[14,10]],[[14,9],[14,10]],["NAND"],["port","A"]],["Y",[[13,18],[13,19]],[[13,18],[13,19]],["NAND"],["port","B"]],["Y",[[15,7],[15,8]],[[15,7],[15,8]],["NAND"],["port"]]]]],[[["NOR",[[19,0],[19,20]],[[19,7],[19,10]],[],["module"]],[24,0]],[[["A",[[20,6],[20,7]],[[20,6],[20,7]],["NOR"],["port"]],["B",[[20,7],[20,10]],[[20,9],[20,10]],["NOR"],["port","A"]],["Y",[[19,17],[19,18]],[[19,17],[19,18]],["NOR"],["port","B"]],["Y",[[21,7],[21,8]],[[21,7],[21,8]],["NOR"],["port"]]]]],[[["DFF",[[25,0],[25,20]],[[25,7],[25,10]],[],["module"]],[31,0]],[[["C",[[26,6],[26,7]],[[26,6],[26,7]],["DFF"],["port"]],["D",[[26,7],[26,10]],[[26,9],[26,10]],["DFF"],["port","C"]],["Q",[[25,17],[25,18]],[[25,17],[25,18]],["DFF"],["port","D"]],["Q",[[27,7],[27,12]],[[27,11],[27,12]],["DFF"],["port","reg"]]]]],[[["DFFSR",[[32,0],[32,28]],[[32,7],[32,12]],[],["module"]],[43,0]],[[["C",[[33,6],[33,7]],[[33,6],[33,7]],["DFFSR"],["port"]],["D",[[33,7],[33,10]],[[33,9],[33,10]],["DFFSR"],["port","C"]],["Q",[[32,19],[32,20]],[[32,19],[32,20]],["DFFSR"],["port","D"]],["S",[[32,22],[32,23]],[[32,22],[32,23]],["DFFSR"],["port","Q"]],["R",[[33,13],[33,16]],[[33,15],[33,16]],["DFFSR"],["port","S"]],["S",[[33,10],[33,13]],[[33,12],[33,13]],["DFFSR"],["port","D"]],["Q",[[34,7],[34,12]],[[34,11],[34,12]],["DFFSR"],["port","reg"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/testbed/testbed_multiplier.sv",[[[[[["testbench_multiplier",[[1,0],[1,31]],[[1,7],[1,27]],[],["module"]],[74,8]],[[["clk",[[2,2],[2,19]],[[2,16],[2,19]],["testbench_multiplier"],["variable","logic"]],["reset",[[3,2],[3,21]],[[3,16],[3,21]],["testbench_multiplier"],["variable","logic"]],["start",[[4,2],[4,21]],[[4,16],[4,21]],["testbench_multiplier"],["variable","logic"]],["busy",[[5,2],[5,20]],[[5,16],[5,20]],["testbench_multiplier"],["variable","logic"]],["a",[[6,2],[6,17]],[[6,16],[6,17]],["testbench_multiplier"],["variable","logic"]],["b",[[7,2],[7,17]],[[7,16],[7,17]],["testbench_multiplier"],["variable","logic"]],["finish",[[8,2],[8,22]],[[8,16],[8,22]],["testbench_multiplier"],["variable","logic"]],["result",[[9,2],[9,22]],[[9,16],[9,22]],["testbench_multiplier"],["variable","logic"]],["infile",[[11,2],[11,16]],[[11,10],[11,16]],["testbench_multiplier"],["variable","integer"]],["outfile",[[11,2],[11,25]],[[11,18],[11,25]],["testbench_multiplier"],["variable","infile"]],["read",[[11,2],[11,31]],[[11,27],[11,31]],["testbench_multiplier"],["variable","outfile"]],["expected_res",[[12,2],[12,31]],[[12,19],[12,31]],["testbench_multiplier"],["variable","unsigned"]],["mult",[[14,2],[23,3]],[[14,13],[14,17]],["testbench_multiplier"],["instance","multiplier"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-3/testbed/testbed.sv",[[[[[["testbed",[[1,0],[1,17]],[[1,7],[1,14]],[],["module"]],[98,9]],[[["reset",[[7,2],[7,17]],[[7,8],[7,13]],["testbed"],["variable","logic"]],["cnt",[[10,2],[10,17]],[[10,10],[10,13]],["testbed"],["variable","integer"]],["clk",[[11,2],[11,11]],[[11,8],[11,11]],["testbed"],["variable","logic"]],["it",[[29,2],[29,12]],[[29,10],[29,12]],["testbed"],["variable","integer"]],["riscv_i",[[49,2],[49,32]],[[49,13],[49,20]],["testbed"],["instance","riscv_core"]]],[["cpu_pkg",["*"]]],[[[["print_decode",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[0,1],[0,19]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[0,6],[0,18]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[6,6]]],[]],[[["print_opcodes",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[8,0],[8,19]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[8,5],[8,18]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[15,6]]],[]],[[["print_argregs",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[17,0],[17,19]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[17,5],[17,18]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[24,6]]],[]],[[["print_immediates",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[26,0],[26,22]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[26,5],[26,21]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[34,6]]],[]],[[["print_registers",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[36,0],[36,21]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[36,5],[36,20]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[56,6]]],[]],[[["dump_memory",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[58,0],[58,17]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[58,5],[58,16]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[77,6]]],[[["i",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[60,2],[60,11]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[60,10],[60,11]]],["testbed","dump_memory"],["variable","integer"]],["j",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[61,2],[61,11]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[61,10],[61,11]]],["testbed","dump_memory"],["variable","integer"]]]]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh","/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh"]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/common/cmos_cells.v",[[[[[["BUF",[[0,0],[0,17]],[[0,7],[0,10]],[],["module"]],[6,0]],[[["A",[[1,6],[1,7]],[[1,6],[1,7]],["BUF"],["port"]],["Y",[[0,14],[0,15]],[[0,14],[0,15]],["BUF"],["port","A"]],["Y",[[2,7],[2,8]],[[2,7],[2,8]],["BUF"],["port"]]]]],[[["NOT",[[7,0],[7,17]],[[7,7],[7,10]],[],["module"]],[13,0]],[[["A",[[8,6],[8,7]],[[8,6],[8,7]],["NOT"],["port"]],["Y",[[7,14],[7,15]],[[7,14],[7,15]],["NOT"],["port","A"]],["Y",[[9,7],[9,8]],[[9,7],[9,8]],["NOT"],["port"]]]]],[[["NAND",[[14,0],[14,21]],[[14,7],[14,11]],[],["module"]],[20,0]],[[["A",[[15,6],[15,7]],[[15,6],[15,7]],["NAND"],["port"]],["B",[[15,7],[15,10]],[[15,9],[15,10]],["NAND"],["port","A"]],["Y",[[14,18],[14,19]],[[14,18],[14,19]],["NAND"],["port","B"]],["Y",[[16,7],[16,8]],[[16,7],[16,8]],["NAND"],["port"]]]]],[[["NOR",[[21,0],[21,20]],[[21,7],[21,10]],[],["module"]],[27,0]],[[["A",[[22,6],[22,7]],[[22,6],[22,7]],["NOR"],["port"]],["B",[[22,7],[22,10]],[[22,9],[22,10]],["NOR"],["port","A"]],["Y",[[21,17],[21,18]],[[21,17],[21,18]],["NOR"],["port","B"]],["Y",[[23,7],[23,8]],[[23,7],[23,8]],["NOR"],["port"]]]]],[[["DFF",[[28,0],[28,20]],[[28,7],[28,10]],[],["module"]],[34,0]],[[["C",[[29,6],[29,7]],[[29,6],[29,7]],["DFF"],["port"]],["D",[[29,7],[29,10]],[[29,9],[29,10]],["DFF"],["port","C"]],["Q",[[28,17],[28,18]],[[28,17],[28,18]],["DFF"],["port","D"]],["Q",[[30,7],[30,12]],[[30,11],[30,12]],["DFF"],["port","reg"]]]]],[[["DFFSR",[[35,0],[35,28]],[[35,7],[35,12]],[],["module"]],[45,9]],[[["C",[[36,6],[36,7]],[[36,6],[36,7]],["DFFSR"],["port"]],["D",[[36,7],[36,10]],[[36,9],[36,10]],["DFFSR"],["port","C"]],["Q",[[35,19],[35,20]],[[35,19],[35,20]],["DFFSR"],["port","D"]],["S",[[35,22],[35,23]],[[35,22],[35,23]],["DFFSR"],["port","Q"]],["R",[[36,13],[36,16]],[[36,15],[36,16]],["DFFSR"],["port","S"]],["S",[[36,10],[36,13]],[[36,12],[36,13]],["DFFSR"],["port","D"]],["Q",[[37,7],[37,12]],[[37,11],[37,12]],["DFFSR"],["port","reg"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/common/micro-riscv/ips/alu.sv",[[[[[["alu",[[2,0],[8,2]],[[2,7],[2,10]],[],["module"]],[36,9]],[[["alu_rs1_i",[[3,2],[3,31]],[[3,22],[3,31]],["alu"],["port","logic"]],["alu_rs2_i",[[4,2],[4,31]],[[4,22],[4,31]],["alu"],["port","logic"]],["alu_op_i",[[5,2],[5,30]],[[5,22],[5,30]],["alu"],["port","alu_op_t"]],["alu_branch_o",[[6,2],[6,34]],[[6,22],[6,34]],["alu"],["port","logic"]],["alu_result_o",[[7,2],[7,34]],[[7,22],[7,34]],["alu"],["port","logic"]],["is_equal",[[23,2],[23,16]],[[23,8],[23,16]],["alu"],["variable","logic"]],["is_greater",[[23,2],[23,28]],[[23,18],[23,28]],["alu"],["variable","is_equal"]]]]]],null,[["cpu_pkg",["*"]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/common/micro-riscv/ips/cpu_package.sv",[[[[[["cpu_pkg",[[0,0],[0,16]],[[0,8],[0,15]],[],["package"]],[37,10]],[[["RESET_ADDR",[[2,0],[2,36]],[[2,10],[2,20]],["cpu_pkg"],["parameter"]],["OPC_LOAD",[[5,0],[5,29]],[[5,10],[5,18]],["cpu_pkg"],["parameter"]],["OPC_IMM",[[6,0],[6,29]],[[6,10],[6,17]],["cpu_pkg"],["parameter"]],["OPC_STORE",[[7,0],[7,29]],[[7,10],[7,19]],["cpu_pkg"],["parameter"]],["OPC_ALSU",[[8,0],[8,29]],[[8,10],[8,18]],["cpu_pkg"],["parameter"]],["OPC_BRANCH",[[9,0],[9,29]],[[9,10],[9,20]],["cpu_pkg"],["parameter"]],["OPC_SYSTEM",[[10,0],[10,29]],[[10,10],[10,20]],["cpu_pkg"],["parameter"]],["OPC_AUIPC",[[11,0],[11,29]],[[11,10],[11,19]],["cpu_pkg"],["parameter"]],["OPC_LUI",[[12,0],[12,29]],[[12,10],[12,17]],["cpu_pkg"],["parameter"]],["OPC_JALR",[[13,0],[13,29]],[[13,10],[13,18]],["cpu_pkg"],["parameter"]],["OPC_JAL",[[14,0],[14,29]],[[14,10],[14,17]],["cpu_pkg"],["parameter"]],["F3_BEQ",[[17,0],[17,27]],[[17,10],[17,16]],["cpu_pkg"],["parameter"]],["F3_BNE",[[18,0],[18,27]],[[18,10],[18,16]],["cpu_pkg"],["parameter"]],["F3_BLT",[[19,0],[19,27]],[[19,10],[19,16]],["cpu_pkg"],["parameter"]],["F3_BGE",[[20,0],[20,27]],[[20,10],[20,16]],["cpu_pkg"],["parameter"]],["F3_ADD",[[22,0],[22,27]],[[22,10],[22,16]],["cpu_pkg"],["parameter"]],["F3_SLL",[[23,0],[23,27]],[[23,10],[23,16]],["cpu_pkg"],["parameter"]],["F3_SRL",[[24,0],[24,27]],[[24,10],[24,16]],["cpu_pkg"],["parameter"]],["F3_OR",[[25,0],[25,27]],[[25,10],[25,15]],["cpu_pkg"],["parameter"]],["F3_AND",[[26,0],[26,27]],[[26,10],[26,16]],["cpu_pkg"],["parameter"]],["F3_XOR",[[27,0],[27,27]],[[27,10],[27,16]],["cpu_pkg"],["parameter"]],["F3_LW",[[28,0],[28,27]],[[28,10],[28,15]],["cpu_pkg"],["parameter"]],["IMM_I",[[31,27],[31,32]],[[31,27],[31,32]],["cpu_pkg"],["enum_member","#AnonymousEnum6"]],["IMM_U",[[31,34],[31,39]],[[31,34],[31,39]],["cpu_pkg"],["enum_member","#AnonymousEnum6"]],["IMM_UJ",[[31,41],[31,47]],[[31,41],[31,47]],["cpu_pkg"],["enum_member","#AnonymousEnum6"]],["IMM_SB",[[31,49],[31,55]],[[31,49],[31,55]],["cpu_pkg"],["enum_member","#AnonymousEnum6"]],["IMM_S",[[31,57],[31,62]],[[31,57],[31,62]],["cpu_pkg"],["enum_member","#AnonymousEnum6"]],["imm_t",[[31,0],[31,71]],[[31,65],[31,70]],["cpu_pkg"],["typedef","#AnonymousEnum6"]],["ALU_ADD",[[33,27],[33,34]],[[33,27],[33,34]],["cpu_pkg"],["enum_member","#AnonymousEnum7"]],["ALU_SUB",[[33,36],[33,43]],[[33,36],[33,43]],["cpu_pkg"],["enum_member","#AnonymousEnum7"]],["ALU_XOR",[[33,45],[33,52]],[[33,45],[33,52]],["cpu_pkg"],["enum_member","#AnonymousEnum7"]],["ALU_OR",[[33,54],[33,60]],[[33,54],[33,60]],["cpu_pkg"],["enum_member","#AnonymousEnum7"]],["ALU_AND",[[34,27],[34,34]],[[34,27],[34,34]],["cpu_pkg"],["enum_member","#AnonymousEnum7"]],["ALU_SRL",[[34,36],[34,43]],[[34,36],[34,43]],["cpu_pkg"],["enum_member","#AnonymousEnum7"]],["ALU_SRA",[[34,45],[34,52]],[[34,45],[34,52]],["cpu_pkg"],["enum_member","#AnonymousEnum7"]],["ALU_SLL",[[34,54],[34,61]],[[34,54],[34,61]],["cpu_pkg"],["enum_member","#AnonymousEnum7"]],["ALU_EQ",[[35,27],[35,33]],[[35,27],[35,33]],["cpu_pkg"],["enum_member","#AnonymousEnum7"]],["ALU_NE",[[35,35],[35,41]],[[35,35],[35,41]],["cpu_pkg"],["enum_member","#AnonymousEnum7"]],["ALU_GES",[[35,43],[35,50]],[[35,43],[35,50]],["cpu_pkg"],["enum_member","#AnonymousEnum7"]],["ALU_LTS",[[35,52],[35,59]],[[35,52],[35,59]],["cpu_pkg"],["enum_member","#AnonymousEnum7"]],["alu_op_t",[[33,0],[35,71]],[[35,62],[35,70]],["cpu_pkg"],["typedef","#AnonymousEnum7"]]]]]]],[],0]],["/Users/koka/GitHUB/sv/SystemVerilog/common/micro-riscv/ips/defines.vh",[[null,null,null,null,[["STDIN_FILE",[[0,0],[1,0]],[[0,8],[0,18]],["source.systemverilog"],["macro"]],["STDOUT_FILE",[[1,0],[2,0]],[[1,8],[1,19]],["source.systemverilog"],["macro"]],["PAROUT_FILE",[[2,0],[4,0]],[[2,8],[2,19]],["source.systemverilog"],["macro"]],["PRINT_MEM_LOCATIONS",[[5,0],[7,0]],[[5,8],[5,27]],["source.systemverilog"],["macro"]],["HALF_PERIOD",[[8,0],[9,0]],[[8,8],[8,19]],["source.systemverilog"],["macro"]],["RESET_DELAY",[[9,0],[11,0]],[[9,8],[9,19]],["source.systemverilog"],["macro"]],["MEM_START",[[11,0],[12,0]],[[11,8],[11,17]],["source.systemverilog"],["macro"]],["MEM_SIZE",[[12,0],[14,0]],[[12,8],[12,16]],["source.systemverilog"],["macro"]],["PAR_IN_START",[[14,0],[15,0]],[[14,8],[14,20]],["source.systemverilog"],["macro"]],["PAR_IN_SIZE",[[15,0],[17,0]],[[15,8],[15,19]],["source.systemverilog"],["macro"]],["PAR_OUT_START",[[17,0],[18,0]],[[17,8],[17,21]],["source.systemverilog"],["macro"]],["PAR_OUT_SIZE",[[18,0],[20,0]],[[18,8],[18,20]],["source.systemverilog"],["macro"]],["STDOUT_START",[[20,0],[21,0]],[[20,8],[20,20]],["source.systemverilog"],["macro"]],["STDOUT_SIZE",[[21,0],[23,0]],[[21,8],[21,19]],["source.systemverilog"],["macro"]],["STDIN_START",[[23,0],[24,0]],[[23,8],[23,19]],["source.systemverilog"],["macro"]],["STDIN_SIZE",[[24,0],[25,0]],[[24,8],[24,18]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/common/micro-riscv/ips/memory.sv",[[[[[["memory",[[2,0],[10,2]],[[2,7],[2,13]],[],["module"]],[65,9]],[[["clk_i",[[3,2],[3,27]],[[3,22],[3,27]],["memory"],["port","logic"]],["mem_data_addr_i",[[4,2],[4,37]],[[4,22],[4,37]],["memory"],["port","logic"]],["mem_instr_addr_i",[[5,2],[5,38]],[[5,22],[5,38]],["memory"],["port","logic"]],["mem_data_wdata_i",[[6,2],[6,38]],[[6,22],[6,38]],["memory"],["port","logic"]],["mem_data_rdata_o",[[7,2],[7,38]],[[7,22],[7,38]],["memory"],["port","logic"]],["mem_instr_rdata_o",[[8,2],[8,39]],[[8,22],[8,39]],["memory"],["port","logic"]],["write_i",[[9,2],[9,29]],[[9,22],[9,29]],["memory"],["port","logic"]],["mem",[[12,2],[12,32]],[[12,14],[12,17]],["memory"],["variable","logic"]],["hex_program",[[15,2],[15,28]],[[15,17],[15,28]],["memory"],["variable","logic"]],["i",[[16,2],[16,15]],[[16,10],[16,11]],["memory"],["variable","integer"]],["ret",[[17,2],[17,17]],[[17,10],[17,13]],["memory"],["variable","integer"]],["fd",[[18,2],[18,12]],[[18,10],[18,12]],["memory"],["variable","integer"]],["initial_length",[[19,2],[19,24]],[[19,10],[19,24]],["memory"],["variable","integer"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/common/micro-riscv/ips/micro_riscv.sv",[[[[[["micro_riscv",[[3,0],[16,2]],[[3,7],[3,18]],[],["module"]],[307,9]],[[["clk_i",[[4,2],[4,27]],[[4,22],[4,27]],["micro_riscv"],["port","logic"]],["reset_i",[[5,2],[5,29]],[[5,22],[5,29]],["micro_riscv"],["port","logic"]],["cpu_data_addr_o",[[7,2],[7,37]],[[7,22],[7,37]],["micro_riscv"],["port","logic"]],["cpu_data_rdata_i",[[8,2],[8,38]],[[8,22],[8,38]],["micro_riscv"],["port","logic"]],["cpu_data_wdata_o",[[9,2],[9,38]],[[9,22],[9,38]],["micro_riscv"],["port","logic"]],["cpu_data_re_o",[[10,2],[10,35]],[[10,22],[10,35]],["micro_riscv"],["port","logic"]],["cpu_data_we_o",[[11,2],[11,35]],[[11,22],[11,35]],["micro_riscv"],["port","logic"]],["cpu_instr_addr_o",[[13,2],[13,38]],[[13,22],[13,38]],["micro_riscv"],["port","logic"]],["cpu_instr_rdata_i",[[14,2],[14,39]],[[14,22],[14,39]],["micro_riscv"],["port","logic"]],["cpu_finish_o",[[15,2],[15,34]],[[15,22],[15,34]],["micro_riscv"],["port","logic"]],["illegal_insn",[[18,2],[18,20]],[[18,8],[18,20]],["micro_riscv"],["variable","logic"]],["cpu_halt",[[18,2],[18,30]],[[18,22],[18,30]],["micro_riscv"],["variable","illegal_insn"]],["PC_p",[[24,2],[24,19]],[[24,15],[24,19]],["micro_riscv"],["variable","logic"]],["PC_n",[[24,2],[24,25]],[[24,21],[24,25]],["micro_riscv"],["variable","PC_p"]],["PC_incr",[[25,2],[25,22]],[[25,15],[25,22]],["micro_riscv"],["variable","logic"]],["PC_src",[[26,2],[26,14]],[[26,8],[26,14]],["micro_riscv"],["variable","logic"]],["opcode",[[74,2],[74,21]],[[74,15],[74,21]],["micro_riscv"],["variable","logic"]],["funct3",[[75,2],[75,21]],[[75,15],[75,21]],["micro_riscv"],["variable","logic"]],["funct7",[[76,2],[76,21]],[[76,15],[76,21]],["micro_riscv"],["variable","logic"]],["funct12",[[77,2],[77,22]],[[77,15],[77,22]],["micro_riscv"],["variable","logic"]],["rd",[[78,2],[78,17]],[[78,15],[78,17]],["micro_riscv"],["variable","logic"]],["rs1",[[79,2],[79,18]],[[79,15],[79,18]],["micro_riscv"],["variable","logic"]],["rs2",[[80,2],[80,18]],[[80,15],[80,18]],["micro_riscv"],["variable","logic"]],["rs1_valid",[[81,2],[81,17]],[[81,8],[81,17]],["micro_riscv"],["variable","logic"]],["rs2_valid",[[81,2],[81,28]],[[81,19],[81,28]],["micro_riscv"],["variable","rs1_valid"]],["Instruction",[[84,2],[84,26]],[[84,15],[84,26]],["micro_riscv"],["variable","logic"]],["reg_data_1",[[95,2],[95,32]],[[95,22],[95,32]],["micro_riscv"],["variable","signed"]],["reg_data_2",[[95,2],[95,44]],[[95,34],[95,44]],["micro_riscv"],["variable","reg_data_1"]],["reg_write_data",[[95,2],[95,60]],[[95,46],[95,60]],["micro_riscv"],["variable","reg_data_2"]],["alu_reg_write",[[96,2],[96,21]],[[96,8],[96,21]],["micro_riscv"],["variable","logic"]],["reg_file_i",[[99,2],[109,3]],[[99,16],[99,26]],["micro_riscv"],["instance","register_file"]],["alu_src",[[111,2],[111,15]],[[111,8],[111,15]],["micro_riscv"],["variable","logic"]],["alu_is_branch",[[111,2],[111,30]],[[111,17],[111,30]],["micro_riscv"],["variable","alu_src"]],["alu_is_jump",[[111,2],[111,43]],[[111,32],[111,43]],["micro_riscv"],["variable","alu_is_branch"]],["alu_mem_write",[[111,2],[111,58]],[[111,45],[111,58]],["micro_riscv"],["variable","alu_is_jump"]],["alu_mem_read",[[111,2],[111,72]],[[111,60],[111,72]],["micro_riscv"],["variable","alu_mem_write"]],["mem_to_reg",[[111,2],[112,18]],[[112,8],[112,18]],["micro_riscv"],["variable","alu_mem_read"]],["alu_pc_reg_src",[[111,2],[112,34]],[[112,20],[112,34]],["micro_riscv"],["variable","mem_to_reg"]],["imm_sel",[[113,2],[113,15]],[[113,8],[113,15]],["micro_riscv"],["variable","imm_t"]],["alu_operator",[[114,2],[114,23]],[[114,11],[114,23]],["micro_riscv"],["variable","alu_op_t"]],["i_imm",[[243,2],[243,27]],[[243,22],[243,27]],["micro_riscv"],["variable","signed"]],["s_imm",[[244,2],[244,27]],[[244,22],[244,27]],["micro_riscv"],["variable","signed"]],["sb_imm",[[245,2],[245,28]],[[245,22],[245,28]],["micro_riscv"],["variable","signed"]],["u_imm",[[246,2],[246,27]],[[246,22],[246,27]],["micro_riscv"],["variable","signed"]],["uj_imm",[[247,2],[247,28]],[[247,22],[247,28]],["micro_riscv"],["variable","signed"]],["alu_imm",[[248,2],[248,29]],[[248,22],[248,29]],["micro_riscv"],["variable","signed"]],["alu_data_2",[[268,2],[268,32]],[[268,22],[268,32]],["micro_riscv"],["variable","signed"]],["alu_result",[[269,2],[269,32]],[[269,22],[269,32]],["micro_riscv"],["variable","signed"]],["alu_branch_o",[[270,2],[270,20]],[[270,8],[270,20]],["micro_riscv"],["variable","logic"]],["alu_i",[[275,2],[281,3]],[[275,6],[275,11]],["micro_riscv"],["instance","alu"]],["PC_alu",[[285,2],[285,21]],[[285,15],[285,21]],["micro_riscv"],["variable","logic"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"],[["cpu_pkg",["*"]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/common/micro-riscv/ips/register_file.sv",[[[[[["register_file",[[0,0],[13,2]],[[0,7],[0,20]],[],["module"]],[39,8]],[[["clk_i",[[1,2],[1,27]],[[1,22],[1,27]],["register_file"],["port","logic"]],["reset_i",[[2,2],[2,29]],[[2,22],[2,29]],["register_file"],["port","logic"]],["read_reg_1_i",[[4,2],[4,34]],[[4,22],[4,34]],["register_file"],["port","logic"]],["read_data_1_o",[[5,2],[5,35]],[[5,22],[5,35]],["register_file"],["port","logic"]],["read_reg_2_i",[[7,2],[7,34]],[[7,22],[7,34]],["register_file"],["port","logic"]],["read_data_2_o",[[8,2],[8,35]],[[8,22],[8,35]],["register_file"],["port","logic"]],["write_i",[[10,2],[10,29]],[[10,22],[10,29]],["register_file"],["port","logic"]],["write_reg_i",[[11,2],[11,33]],[[11,22],[11,33]],["register_file"],["port","logic"]],["write_data_i",[[12,2],[12,34]],[[12,22],[12,34]],["register_file"],["port","logic"]],["NREGS",[[14,2],[14,24]],[[14,13],[14,18]],["register_file"],["localparam"]],["i",[[15,2],[15,11]],[[15,10],[15,11]],["register_file"],["variable","integer"]],["X_p",[[18,2],[18,29]],[[18,15],[18,18]],["register_file"],["variable","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/common/micro-riscv/ips/riscv_core.sv",[[[[[["riscv_core",[[2,0],[5,2]],[[2,7],[2,17]],[],["module"]],[88,0]],[[["clk_i",[[3,2],[3,19]],[[3,14],[3,19]],["riscv_core"],["port","logic"]],["reset_i",[[4,2],[4,21]],[[4,14],[4,21]],["riscv_core"],["port","logic"]],["cpu_finish",[[6,2],[6,18]],[[6,8],[6,18]],["riscv_core"],["variable","logic"]],["instr_addr",[[9,2],[9,25]],[[9,15],[9,25]],["riscv_core"],["variable","logic"]],["instr_rdata",[[10,2],[10,26]],[[10,15],[10,26]],["riscv_core"],["variable","logic"]],["data_we",[[13,2],[13,22]],[[13,15],[13,22]],["riscv_core"],["variable","logic"]],["data_re",[[14,2],[14,22]],[[14,15],[14,22]],["riscv_core"],["variable","logic"]],["data_addr",[[15,2],[15,24]],[[15,15],[15,24]],["riscv_core"],["variable","logic"]],["data_wdata",[[16,2],[16,25]],[[16,15],[16,25]],["riscv_core"],["variable","logic"]],["data_rdata",[[17,2],[17,25]],[[17,15],[17,25]],["riscv_core"],["variable","logic"]],["mem_data_rdata",[[19,2],[19,29]],[[19,15],[19,29]],["riscv_core"],["variable","logic"]],["mem_instr_rdata",[[20,2],[20,30]],[[20,15],[20,30]],["riscv_core"],["variable","logic"]],["stdin_rdata",[[21,2],[21,26]],[[21,15],[21,26]],["riscv_core"],["variable","logic"]],["instr_mem_sel",[[23,2],[23,21]],[[23,8],[23,21]],["riscv_core"],["variable","logic"]],["mem_sel",[[23,2],[23,30]],[[23,23],[23,30]],["riscv_core"],["variable","instr_mem_sel"]],["stdin_sel",[[23,2],[23,41]],[[23,32],[23,41]],["riscv_core"],["variable","mem_sel"]],["stdout_sel",[[23,2],[23,53]],[[23,43],[23,53]],["riscv_core"],["variable","stdin_sel"]],["stdin_re",[[24,2],[24,16]],[[24,8],[24,16]],["riscv_core"],["variable","logic"]],["mem_we",[[25,2],[25,14]],[[25,8],[25,14]],["riscv_core"],["variable","logic"]],["stdin_we",[[25,2],[25,24]],[[25,16],[25,24]],["riscv_core"],["variable","mem_we"]],["stdout_we",[[25,2],[25,35]],[[25,26],[25,35]],["riscv_core"],["variable","stdin_we"]],["cpu_i",[[55,2],[66,3]],[[55,14],[55,19]],["riscv_core"],["instance","micro_riscv"]],["mem_i",[[67,2],[75,3]],[[67,9],[67,14]],["riscv_core"],["instance","memory"]],["stdin_i",[[76,2],[81,3]],[[76,8],[76,15]],["riscv_core"],["instance","stdin"]],["stdout_i",[[82,2],[86,3]],[[82,9],[82,17]],["riscv_core"],["instance","stdout"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/common/micro-riscv/ips/stdin.sv",[[[[[["stdin",[[2,0],[7,2]],[[2,8],[2,13]],[],["module"]],[62,9]],[[["clk_i",[[3,2],[3,27]],[[3,22],[3,27]],["stdin"],["port","logic"]],["reset_i",[[4,2],[4,29]],[[4,22],[4,29]],["stdin"],["port","logic"]],["read_i",[[5,2],[5,28]],[[5,22],[5,28]],["stdin"],["port","logic"]],["dout_o",[[6,2],[6,28]],[[6,22],[6,28]],["stdin"],["port","logic"]],["stdin_buffer",[[12,2],[12,34]],[[12,15],[12,27]],["stdin"],["variable","logic"]],["stdin_pointer",[[13,2],[13,28]],[[13,15],[13,28]],["stdin"],["variable","logic"]],["i",[[15,2],[15,15]],[[15,10],[15,11]],["stdin"],["variable","integer"]],["ret",[[16,2],[16,17]],[[16,10],[16,13]],["stdin"],["variable","integer"]],["fd",[[17,2],[17,12]],[[17,10],[17,12]],["stdin"],["variable","integer"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/common/micro-riscv/ips/stdout.sv",[[[[[["stdout",[[2,0],[6,2]],[[2,7],[2,13]],[],["module"]],[15,9]],[[["clk_i",[[3,2],[3,26]],[[3,21],[3,26]],["stdout"],["port","logic"]],["write_i",[[4,2],[4,28]],[[4,21],[4,28]],["stdout"],["port","logic"]],["din_i",[[5,2],[5,26]],[[5,21],[5,26]],["stdout"],["port","logic"]],["std_out_handle",[[7,2],[7,24]],[[7,10],[7,24]],["stdout"],["variable","integer"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/common/micro-riscv/ips/testbed_helpers.vh",[[[[[["print_decode",[[0,1],[0,19]],[[0,6],[0,18]],[],["task"]],[6,6]],[]],[[["print_opcodes",[[8,0],[8,19]],[[8,5],[8,18]],[],["task"]],[15,6]],[]],[[["print_argregs",[[17,0],[17,19]],[[17,5],[17,18]],[],["task"]],[24,6]],[]],[[["print_immediates",[[26,0],[26,22]],[[26,5],[26,21]],[],["task"]],[34,6]],[]],[[["print_registers",[[36,0],[36,21]],[[36,5],[36,20]],[],["task"]],[56,6]],[]],[[["dump_memory",[[58,0],[58,17]],[[58,5],[58,16]],[],["task"]],[77,6]],[[["i",[[60,2],[60,11]],[[60,10],[60,11]],["dump_memory"],["variable","integer"]],["j",[[61,2],[61,11]],[[61,10],[61,11]],["dump_memory"],["variable","integer"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/common/micro-riscv/testbed.sv",[[[[[["testbed",[[1,0],[1,17]],[[1,7],[1,14]],[],["module"]],[98,9]],[[["reset",[[7,2],[7,17]],[[7,8],[7,13]],["testbed"],["variable","logic"]],["cnt",[[10,2],[10,17]],[[10,10],[10,13]],["testbed"],["variable","integer"]],["clk",[[11,2],[11,11]],[[11,8],[11,11]],["testbed"],["variable","logic"]],["it",[[29,2],[29,12]],[[29,10],[29,12]],["testbed"],["variable","integer"]],["riscv_i",[[49,2],[49,32]],[[49,13],[49,20]],["testbed"],["instance","riscv_core"]]],[["cpu_pkg",["*"]]],[[[["print_decode",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[0,1],[0,19]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[0,6],[0,18]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[6,6]]],[]],[[["print_opcodes",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[8,0],[8,19]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[8,5],[8,18]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[15,6]]],[]],[[["print_argregs",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[17,0],[17,19]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[17,5],[17,18]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[24,6]]],[]],[[["print_immediates",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[26,0],[26,22]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[26,5],[26,21]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[34,6]]],[]],[[["print_registers",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[36,0],[36,21]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[36,5],[36,20]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[56,6]]],[]],[[["dump_memory",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[58,0],[58,17]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[58,5],[58,16]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[77,6]]],[[["i",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[60,2],[60,11]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[60,10],[60,11]]],["testbed","dump_memory"],["variable","integer"]],["j",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[61,2],[61,11]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[61,10],[61,11]]],["testbed","dump_memory"],["variable","integer"]]]]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh","/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh"]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con01.02_simple_circuit/simple_circuit.sv",[[[[[["simple_circuit",[[0,0],[5,2]],[[0,7],[0,21]],[],["module"]],[7,9]],[[["in_a",[[1,2],[1,18]],[[1,14],[1,18]],["simple_circuit"],["port","logic"]],["in_b",[[2,2],[2,18]],[[2,14],[2,18]],["simple_circuit"],["port","logic"]],["in_c",[[3,2],[3,18]],[[3,14],[3,18]],["simple_circuit"],["port","logic"]],["out_q",[[4,2],[4,20]],[[4,15],[4,20]],["simple_circuit"],["port","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con01.02_simple_circuit/simple_circuit.v",[[[[[["simple_circuit",[[0,0],[5,2]],[[0,7],[0,21]],[],["module"]],[11,8]],[[["in_a",[[1,1],[1,5]],[[1,1],[1,5]],["simple_circuit"],["port"]],["in_b",[[2,1],[2,5]],[[2,1],[2,5]],["simple_circuit"],["port","in_a"]],["in_c",[[3,1],[3,5]],[[3,1],[3,5]],["simple_circuit"],["port","in_b"]],["out_q",[[4,1],[4,6]],[[4,1],[4,6]],["simple_circuit"],["port","in_c"]],["in_a",[[6,7],[6,16]],[[6,12],[6,16]],["simple_circuit"],["port","wire"]],["in_b",[[7,7],[7,16]],[[7,12],[7,16]],["simple_circuit"],["port","wire"]],["in_c",[[8,7],[8,16]],[[8,12],[8,16]],["simple_circuit"],["port","wire"]],["out_q",[[9,8],[9,18]],[[9,13],[9,18]],["simple_circuit"],["port","wire"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con01.02_simple_circuit/syn.v",[[[[[["simple_circuit",[[3,0],[3,47]],[[3,7],[3,21]],[],["module"]],[37,9]],[[["in_a",[[8,8],[8,12]],[[8,8],[8,12]],["simple_circuit"],["port"]],["in_b",[[3,28],[3,32]],[[3,28],[3,32]],["simple_circuit"],["port","in_a"]],["in_c",[[3,34],[3,38]],[[3,34],[3,38]],["simple_circuit"],["port","in_b"]],["out_q",[[3,40],[3,45]],[[3,40],[3,45]],["simple_circuit"],["port","in_c"]],["_0_",[[4,2],[4,10]],[[4,7],[4,10]],["simple_circuit"],["variable","wire"]],["_1_",[[5,2],[5,10]],[[5,7],[5,10]],["simple_circuit"],["variable","wire"]],["_2_",[[6,2],[6,10]],[[6,7],[6,10]],["simple_circuit"],["variable","wire"]],["in_a",[[9,2],[9,11]],[[9,7],[9,11]],["simple_circuit"],["variable","wire"]],["in_b",[[11,8],[11,12]],[[11,8],[11,12]],["simple_circuit"],["port"]],["in_b",[[12,2],[12,11]],[[12,7],[12,11]],["simple_circuit"],["variable","wire"]],["in_c",[[14,8],[14,12]],[[14,8],[14,12]],["simple_circuit"],["port"]],["in_c",[[15,2],[15,11]],[[15,7],[15,11]],["simple_circuit"],["variable","wire"]],["out_q",[[17,9],[17,14]],[[17,9],[17,14]],["simple_circuit"],["port"]],["out_q",[[18,2],[18,12]],[[18,7],[18,12]],["simple_circuit"],["variable","wire"]],["_3_",[[19,2],[22,3]],[[19,6],[19,9]],["simple_circuit"],["instance","NOT"]],["_4_",[[23,2],[26,3]],[[23,6],[23,9]],["simple_circuit"],["instance","NOT"]],["_5_",[[27,2],[31,3]],[[27,7],[27,10]],["simple_circuit"],["instance","NAND"]],["_6_",[[32,2],[36,3]],[[32,7],[32,10]],["simple_circuit"],["instance","NAND"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con01.02_simple_circuit/testbench.sv",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[87,0]],[[["in_a",[[3,2],[3,12]],[[3,8],[3,12]],["testbench"],["variable","logic"]],["in_b",[[4,2],[4,12]],[[4,8],[4,12]],["testbench"],["variable","logic"]],["in_c",[[5,2],[5,12]],[[5,8],[5,12]],["testbench"],["variable","logic"]],["out_q",[[8,2],[8,13]],[[8,8],[8,13]],["testbench"],["variable","logic"]],["circ",[[11,2],[16,3]],[[11,17],[11,21]],["testbench"],["instance","simple_circuit"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con01.03_simple_circuit_with_mux/simple_circuit_with_mux.sv",[[[[[["simple_circuit_with_mux",[[2,0],[11,2]],[[2,7],[2,30]],[],["module"]],[30,9]],[[["in_a",[[3,2],[3,18]],[[3,14],[3,18]],["simple_circuit_with_mux"],["port","logic"]],["in_b",[[4,2],[4,18]],[[4,14],[4,18]],["simple_circuit_with_mux"],["port","logic"]],["in_c",[[5,2],[5,18]],[[5,14],[5,18]],["simple_circuit_with_mux"],["port","logic"]],["in_x",[[6,2],[6,18]],[[6,14],[6,18]],["simple_circuit_with_mux"],["port","logic"]],["in_y",[[7,2],[7,18]],[[7,14],[7,18]],["simple_circuit_with_mux"],["port","logic"]],["in_z",[[8,2],[8,18]],[[8,14],[8,18]],["simple_circuit_with_mux"],["port","logic"]],["mux_sel",[[9,2],[9,21]],[[9,14],[9,21]],["simple_circuit_with_mux"],["port","logic"]],["out_q",[[10,2],[10,20]],[[10,15],[10,20]],["simple_circuit_with_mux"],["port","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con01.03_simple_circuit_with_mux/simple_circuit_with_mux.v",[[[[[["simple_circuit_with_mux",[[0,0],[9,2]],[[0,7],[0,30]],[],["module"]],[28,8]],[[["in_a",[[1,1],[1,5]],[[1,1],[1,5]],["simple_circuit_with_mux"],["port"]],["in_b",[[2,1],[2,5]],[[2,1],[2,5]],["simple_circuit_with_mux"],["port","in_a"]],["in_c",[[3,1],[3,5]],[[3,1],[3,5]],["simple_circuit_with_mux"],["port","in_b"]],["in_x",[[4,1],[4,5]],[[4,1],[4,5]],["simple_circuit_with_mux"],["port","in_c"]],["in_y",[[5,1],[5,5]],[[5,1],[5,5]],["simple_circuit_with_mux"],["port","in_x"]],["in_z",[[6,1],[6,5]],[[6,1],[6,5]],["simple_circuit_with_mux"],["port","in_y"]],["mux_sel",[[7,1],[7,8]],[[7,1],[7,8]],["simple_circuit_with_mux"],["port","in_z"]],["out_q",[[8,1],[8,6]],[[8,1],[8,6]],["simple_circuit_with_mux"],["port","mux_sel"]],["_sv2v_0",[[10,1],[10,12]],[[10,5],[10,12]],["simple_circuit_with_mux"],["variable","reg"]],["in_a",[[11,7],[11,16]],[[11,12],[11,16]],["simple_circuit_with_mux"],["port","wire"]],["in_b",[[12,7],[12,16]],[[12,12],[12,16]],["simple_circuit_with_mux"],["port","wire"]],["in_c",[[13,7],[13,16]],[[13,12],[13,16]],["simple_circuit_with_mux"],["port","wire"]],["in_x",[[14,7],[14,16]],[[14,12],[14,16]],["simple_circuit_with_mux"],["port","wire"]],["in_y",[[15,7],[15,16]],[[15,12],[15,16]],["simple_circuit_with_mux"],["port","wire"]],["in_z",[[16,7],[16,16]],[[16,12],[16,16]],["simple_circuit_with_mux"],["port","wire"]],["mux_sel",[[17,7],[17,19]],[[17,12],[17,19]],["simple_circuit_with_mux"],["port","wire"]],["out_q",[[18,8],[18,17]],[[18,12],[18,17]],["simple_circuit_with_mux"],["port","reg"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con01.03_simple_circuit_with_mux/syn.v",[[[[[["simple_circuit_with_mux",[[3,0],[3,83]],[[3,7],[3,30]],[],["module"]],[84,9]],[[["in_a",[[14,8],[14,12]],[[14,8],[14,12]],["simple_circuit_with_mux"],["port"]],["in_b",[[3,37],[3,41]],[[3,37],[3,41]],["simple_circuit_with_mux"],["port","in_a"]],["in_c",[[3,43],[3,47]],[[3,43],[3,47]],["simple_circuit_with_mux"],["port","in_b"]],["in_x",[[3,49],[3,53]],[[3,49],[3,53]],["simple_circuit_with_mux"],["port","in_c"]],["in_y",[[3,55],[3,59]],[[3,55],[3,59]],["simple_circuit_with_mux"],["port","in_x"]],["in_z",[[3,61],[3,65]],[[3,61],[3,65]],["simple_circuit_with_mux"],["port","in_y"]],["mux_sel",[[3,67],[3,74]],[[3,67],[3,74]],["simple_circuit_with_mux"],["port","in_z"]],["out_q",[[3,76],[3,81]],[[3,76],[3,81]],["simple_circuit_with_mux"],["port","mux_sel"]],["_00_",[[4,2],[4,11]],[[4,7],[4,11]],["simple_circuit_with_mux"],["variable","wire"]],["_01_",[[5,2],[5,11]],[[5,7],[5,11]],["simple_circuit_with_mux"],["variable","wire"]],["_02_",[[6,2],[6,11]],[[6,7],[6,11]],["simple_circuit_with_mux"],["variable","wire"]],["_03_",[[7,2],[7,11]],[[7,7],[7,11]],["simple_circuit_with_mux"],["variable","wire"]],["_04_",[[8,2],[8,11]],[[8,7],[8,11]],["simple_circuit_with_mux"],["variable","wire"]],["_05_",[[9,2],[9,11]],[[9,7],[9,11]],["simple_circuit_with_mux"],["variable","wire"]],["_06_",[[10,2],[10,11]],[[10,7],[10,11]],["simple_circuit_with_mux"],["variable","wire"]],["_07_",[[11,2],[11,11]],[[11,7],[11,11]],["simple_circuit_with_mux"],["variable","wire"]],["_08_",[[12,2],[12,11]],[[12,7],[12,11]],["simple_circuit_with_mux"],["variable","wire"]],["in_a",[[15,2],[15,11]],[[15,7],[15,11]],["simple_circuit_with_mux"],["variable","wire"]],["in_b",[[17,8],[17,12]],[[17,8],[17,12]],["simple_circuit_with_mux"],["port"]],["in_b",[[18,2],[18,11]],[[18,7],[18,11]],["simple_circuit_with_mux"],["variable","wire"]],["in_c",[[20,8],[20,12]],[[20,8],[20,12]],["simple_circuit_with_mux"],["port"]],["in_c",[[21,2],[21,11]],[[21,7],[21,11]],["simple_circuit_with_mux"],["variable","wire"]],["in_x",[[23,8],[23,12]],[[23,8],[23,12]],["simple_circuit_with_mux"],["port"]],["in_x",[[24,2],[24,11]],[[24,7],[24,11]],["simple_circuit_with_mux"],["variable","wire"]],["in_y",[[26,8],[26,12]],[[26,8],[26,12]],["simple_circuit_with_mux"],["port"]],["in_y",[[27,2],[27,11]],[[27,7],[27,11]],["simple_circuit_with_mux"],["variable","wire"]],["in_z",[[29,8],[29,12]],[[29,8],[29,12]],["simple_circuit_with_mux"],["port"]],["in_z",[[30,2],[30,11]],[[30,7],[30,11]],["simple_circuit_with_mux"],["variable","wire"]],["mux_sel",[[32,8],[32,15]],[[32,8],[32,15]],["simple_circuit_with_mux"],["port"]],["mux_sel",[[33,2],[33,14]],[[33,7],[33,14]],["simple_circuit_with_mux"],["variable","wire"]],["out_q",[[35,9],[35,14]],[[35,9],[35,14]],["simple_circuit_with_mux"],["port"]],["out_q",[[36,2],[36,12]],[[36,7],[36,12]],["simple_circuit_with_mux"],["variable","wire"]],["_09_",[[37,2],[40,3]],[[37,6],[37,10]],["simple_circuit_with_mux"],["instance","NOT"]],["_10_",[[41,2],[45,3]],[[41,7],[41,11]],["simple_circuit_with_mux"],["instance","NAND"]],["_11_",[[46,2],[49,3]],[[46,6],[46,10]],["simple_circuit_with_mux"],["instance","NOT"]],["_12_",[[50,2],[54,3]],[[50,7],[50,11]],["simple_circuit_with_mux"],["instance","NAND"]],["_13_",[[55,2],[59,3]],[[55,6],[55,10]],["simple_circuit_with_mux"],["instance","NOR"]],["_14_",[[60,2],[64,3]],[[60,6],[60,10]],["simple_circuit_with_mux"],["instance","NOR"]],["_15_",[[65,2],[69,3]],[[65,6],[65,10]],["simple_circuit_with_mux"],["instance","NOR"]],["_16_",[[70,2],[73,3]],[[70,6],[70,10]],["simple_circuit_with_mux"],["instance","NOT"]],["_17_",[[74,2],[78,3]],[[74,6],[74,10]],["simple_circuit_with_mux"],["instance","NOR"]],["_18_",[[79,2],[83,3]],[[79,6],[79,10]],["simple_circuit_with_mux"],["instance","NOR"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con01.03_simple_circuit_with_mux/testbench.sv",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[164,0]],[[["in_a",[[3,2],[3,12]],[[3,8],[3,12]],["testbench"],["variable","logic"]],["in_b",[[4,2],[4,12]],[[4,8],[4,12]],["testbench"],["variable","logic"]],["in_c",[[5,2],[5,12]],[[5,8],[5,12]],["testbench"],["variable","logic"]],["in_x",[[6,2],[6,12]],[[6,8],[6,12]],["testbench"],["variable","logic"]],["in_y",[[7,2],[7,12]],[[7,8],[7,12]],["testbench"],["variable","logic"]],["in_z",[[8,2],[8,12]],[[8,8],[8,12]],["testbench"],["variable","logic"]],["mux_sel",[[9,2],[9,15]],[[9,8],[9,15]],["testbench"],["variable","logic"]],["out_q",[[13,2],[13,13]],[[13,8],[13,13]],["testbench"],["variable","logic"]],["logic_i",[[16,2],[25,3]],[[16,26],[16,33]],["testbench"],["instance","simple_circuit_with_mux"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con01.04_ripple_circuit/ripple_circuit.sv",[[[[[["ripple_circuit",[[0,0],[6,2]],[[0,7],[0,21]],[],["module"]],[19,0]],[[["in_a",[[1,2],[1,24]],[[1,20],[1,24]],["ripple_circuit"],["port","logic"]],["in_b",[[2,2],[2,24]],[[2,20],[2,24]],["ripple_circuit"],["port","logic"]],["out_q1",[[4,2],[4,21]],[[4,15],[4,21]],["ripple_circuit"],["port","logic"]],["out_q2",[[5,2],[5,21]],[[5,15],[5,21]],["ripple_circuit"],["port","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con01.04_ripple_circuit/ripple_circuit.v",[[[[[["ripple_circuit",[[0,0],[5,2]],[[0,7],[0,21]],[],["module"]],[19,8]],[[["in_a",[[1,1],[1,5]],[[1,1],[1,5]],["ripple_circuit"],["port"]],["in_b",[[2,1],[2,5]],[[2,1],[2,5]],["ripple_circuit"],["port","in_a"]],["out_q1",[[3,1],[3,7]],[[3,1],[3,7]],["ripple_circuit"],["port","in_b"]],["out_q2",[[4,1],[4,7]],[[4,1],[4,7]],["ripple_circuit"],["port","out_q1"]],["_sv2v_0",[[6,1],[6,12]],[[6,5],[6,12]],["ripple_circuit"],["variable","reg"]],["in_a",[[7,7],[7,23]],[[7,19],[7,23]],["ripple_circuit"],["port","wire"]],["in_b",[[8,7],[8,23]],[[8,19],[8,23]],["ripple_circuit"],["port","wire"]],["out_q1",[[9,8],[9,18]],[[9,12],[9,18]],["ripple_circuit"],["port","reg"]],["out_q2",[[10,8],[10,18]],[[10,12],[10,18]],["ripple_circuit"],["port","reg"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con01.04_ripple_circuit/syn.v",[[[[[["ripple_circuit",[[3,0],[3,50]],[[3,7],[3,21]],[],["module"]],[1339,9]],[[["in_a",[[230,8],[230,19]],[[230,15],[230,19]],["ripple_circuit"],["port"]],["in_b",[[3,28],[3,32]],[[3,28],[3,32]],["ripple_circuit"],["port","in_a"]],["out_q1",[[3,34],[3,40]],[[3,34],[3,40]],["ripple_circuit"],["port","in_b"]],["out_q2",[[3,42],[3,48]],[[3,42],[3,48]],["ripple_circuit"],["port","out_q1"]],["_000_",[[4,2],[4,12]],[[4,7],[4,12]],["ripple_circuit"],["variable","wire"]],["_001_",[[5,2],[5,12]],[[5,7],[5,12]],["ripple_circuit"],["variable","wire"]],["_002_",[[6,2],[6,12]],[[6,7],[6,12]],["ripple_circuit"],["variable","wire"]],["_003_",[[7,2],[7,12]],[[7,7],[7,12]],["ripple_circuit"],["variable","wire"]],["_004_",[[8,2],[8,12]],[[8,7],[8,12]],["ripple_circuit"],["variable","wire"]],["_005_",[[9,2],[9,12]],[[9,7],[9,12]],["ripple_circuit"],["variable","wire"]],["_006_",[[10,2],[10,12]],[[10,7],[10,12]],["ripple_circuit"],["variable","wire"]],["_007_",[[11,2],[11,12]],[[11,7],[11,12]],["ripple_circuit"],["variable","wire"]],["_008_",[[12,2],[12,12]],[[12,7],[12,12]],["ripple_circuit"],["variable","wire"]],["_009_",[[13,2],[13,12]],[[13,7],[13,12]],["ripple_circuit"],["variable","wire"]],["_010_",[[14,2],[14,12]],[[14,7],[14,12]],["ripple_circuit"],["variable","wire"]],["_011_",[[15,2],[15,12]],[[15,7],[15,12]],["ripple_circuit"],["variable","wire"]],["_012_",[[16,2],[16,12]],[[16,7],[16,12]],["ripple_circuit"],["variable","wire"]],["_013_",[[17,2],[17,12]],[[17,7],[17,12]],["ripple_circuit"],["variable","wire"]],["_014_",[[18,2],[18,12]],[[18,7],[18,12]],["ripple_circuit"],["variable","wire"]],["_015_",[[19,2],[19,12]],[[19,7],[19,12]],["ripple_circuit"],["variable","wire"]],["_016_",[[20,2],[20,12]],[[20,7],[20,12]],["ripple_circuit"],["variable","wire"]],["_017_",[[21,2],[21,12]],[[21,7],[21,12]],["ripple_circuit"],["variable","wire"]],["_018_",[[22,2],[22,12]],[[22,7],[22,12]],["ripple_circuit"],["variable","wire"]],["_019_",[[23,2],[23,12]],[[23,7],[23,12]],["ripple_circuit"],["variable","wire"]],["_020_",[[24,2],[24,12]],[[24,7],[24,12]],["ripple_circuit"],["variable","wire"]],["_021_",[[25,2],[25,12]],[[25,7],[25,12]],["ripple_circuit"],["variable","wire"]],["_022_",[[26,2],[26,12]],[[26,7],[26,12]],["ripple_circuit"],["variable","wire"]],["_023_",[[27,2],[27,12]],[[27,7],[27,12]],["ripple_circuit"],["variable","wire"]],["_024_",[[28,2],[28,12]],[[28,7],[28,12]],["ripple_circuit"],["variable","wire"]],["_025_",[[29,2],[29,12]],[[29,7],[29,12]],["ripple_circuit"],["variable","wire"]],["_026_",[[30,2],[30,12]],[[30,7],[30,12]],["ripple_circuit"],["variable","wire"]],["_027_",[[31,2],[31,12]],[[31,7],[31,12]],["ripple_circuit"],["variable","wire"]],["_028_",[[32,2],[32,12]],[[32,7],[32,12]],["ripple_circuit"],["variable","wire"]],["_029_",[[33,2],[33,12]],[[33,7],[33,12]],["ripple_circuit"],["variable","wire"]],["_030_",[[34,2],[34,12]],[[34,7],[34,12]],["ripple_circuit"],["variable","wire"]],["_031_",[[35,2],[35,12]],[[35,7],[35,12]],["ripple_circuit"],["variable","wire"]],["_032_",[[36,2],[36,12]],[[36,7],[36,12]],["ripple_circuit"],["variable","wire"]],["_033_",[[37,2],[37,12]],[[37,7],[37,12]],["ripple_circuit"],["variable","wire"]],["_034_",[[38,2],[38,12]],[[38,7],[38,12]],["ripple_circuit"],["variable","wire"]],["_035_",[[39,2],[39,12]],[[39,7],[39,12]],["ripple_circuit"],["variable","wire"]],["_036_",[[40,2],[40,12]],[[40,7],[40,12]],["ripple_circuit"],["variable","wire"]],["_037_",[[41,2],[41,12]],[[41,7],[41,12]],["ripple_circuit"],["variable","wire"]],["_038_",[[42,2],[42,12]],[[42,7],[42,12]],["ripple_circuit"],["variable","wire"]],["_039_",[[43,2],[43,12]],[[43,7],[43,12]],["ripple_circuit"],["variable","wire"]],["_040_",[[44,2],[44,12]],[[44,7],[44,12]],["ripple_circuit"],["variable","wire"]],["_041_",[[45,2],[45,12]],[[45,7],[45,12]],["ripple_circuit"],["variable","wire"]],["_042_",[[46,2],[46,12]],[[46,7],[46,12]],["ripple_circuit"],["variable","wire"]],["_043_",[[47,2],[47,12]],[[47,7],[47,12]],["ripple_circuit"],["variable","wire"]],["_044_",[[48,2],[48,12]],[[48,7],[48,12]],["ripple_circuit"],["variable","wire"]],["_045_",[[49,2],[49,12]],[[49,7],[49,12]],["ripple_circuit"],["variable","wire"]],["_046_",[[50,2],[50,12]],[[50,7],[50,12]],["ripple_circuit"],["variable","wire"]],["_047_",[[51,2],[51,12]],[[51,7],[51,12]],["ripple_circuit"],["variable","wire"]],["_048_",[[52,2],[52,12]],[[52,7],[52,12]],["ripple_circuit"],["variable","wire"]],["_049_",[[53,2],[53,12]],[[53,7],[53,12]],["ripple_circuit"],["variable","wire"]],["_050_",[[54,2],[54,12]],[[54,7],[54,12]],["ripple_circuit"],["variable","wire"]],["_051_",[[55,2],[55,12]],[[55,7],[55,12]],["ripple_circuit"],["variable","wire"]],["_052_",[[56,2],[56,12]],[[56,7],[56,12]],["ripple_circuit"],["variable","wire"]],["_053_",[[57,2],[57,12]],[[57,7],[57,12]],["ripple_circuit"],["variable","wire"]],["_054_",[[58,2],[58,12]],[[58,7],[58,12]],["ripple_circuit"],["variable","wire"]],["_055_",[[59,2],[59,12]],[[59,7],[59,12]],["ripple_circuit"],["variable","wire"]],["_056_",[[60,2],[60,12]],[[60,7],[60,12]],["ripple_circuit"],["variable","wire"]],["_057_",[[61,2],[61,12]],[[61,7],[61,12]],["ripple_circuit"],["variable","wire"]],["_058_",[[62,2],[62,12]],[[62,7],[62,12]],["ripple_circuit"],["variable","wire"]],["_059_",[[63,2],[63,12]],[[63,7],[63,12]],["ripple_circuit"],["variable","wire"]],["_060_",[[64,2],[64,12]],[[64,7],[64,12]],["ripple_circuit"],["variable","wire"]],["_061_",[[65,2],[65,12]],[[65,7],[65,12]],["ripple_circuit"],["variable","wire"]],["_062_",[[66,2],[66,12]],[[66,7],[66,12]],["ripple_circuit"],["variable","wire"]],["_063_",[[67,2],[67,12]],[[67,7],[67,12]],["ripple_circuit"],["variable","wire"]],["_064_",[[68,2],[68,12]],[[68,7],[68,12]],["ripple_circuit"],["variable","wire"]],["_065_",[[69,2],[69,12]],[[69,7],[69,12]],["ripple_circuit"],["variable","wire"]],["_066_",[[70,2],[70,12]],[[70,7],[70,12]],["ripple_circuit"],["variable","wire"]],["_067_",[[71,2],[71,12]],[[71,7],[71,12]],["ripple_circuit"],["variable","wire"]],["_068_",[[72,2],[72,12]],[[72,7],[72,12]],["ripple_circuit"],["variable","wire"]],["_069_",[[73,2],[73,12]],[[73,7],[73,12]],["ripple_circuit"],["variable","wire"]],["_070_",[[74,2],[74,12]],[[74,7],[74,12]],["ripple_circuit"],["variable","wire"]],["_071_",[[75,2],[75,12]],[[75,7],[75,12]],["ripple_circuit"],["variable","wire"]],["_072_",[[76,2],[76,12]],[[76,7],[76,12]],["ripple_circuit"],["variable","wire"]],["_073_",[[77,2],[77,12]],[[77,7],[77,12]],["ripple_circuit"],["variable","wire"]],["_074_",[[78,2],[78,12]],[[78,7],[78,12]],["ripple_circuit"],["variable","wire"]],["_075_",[[79,2],[79,12]],[[79,7],[79,12]],["ripple_circuit"],["variable","wire"]],["_076_",[[80,2],[80,12]],[[80,7],[80,12]],["ripple_circuit"],["variable","wire"]],["_077_",[[81,2],[81,12]],[[81,7],[81,12]],["ripple_circuit"],["variable","wire"]],["_078_",[[82,2],[82,12]],[[82,7],[82,12]],["ripple_circuit"],["variable","wire"]],["_079_",[[83,2],[83,12]],[[83,7],[83,12]],["ripple_circuit"],["variable","wire"]],["_080_",[[84,2],[84,12]],[[84,7],[84,12]],["ripple_circuit"],["variable","wire"]],["_081_",[[85,2],[85,12]],[[85,7],[85,12]],["ripple_circuit"],["variable","wire"]],["_082_",[[86,2],[86,12]],[[86,7],[86,12]],["ripple_circuit"],["variable","wire"]],["_083_",[[87,2],[87,12]],[[87,7],[87,12]],["ripple_circuit"],["variable","wire"]],["_084_",[[88,2],[88,12]],[[88,7],[88,12]],["ripple_circuit"],["variable","wire"]],["_085_",[[89,2],[89,12]],[[89,7],[89,12]],["ripple_circuit"],["variable","wire"]],["_086_",[[90,2],[90,12]],[[90,7],[90,12]],["ripple_circuit"],["variable","wire"]],["_087_",[[91,2],[91,12]],[[91,7],[91,12]],["ripple_circuit"],["variable","wire"]],["_088_",[[92,2],[92,12]],[[92,7],[92,12]],["ripple_circuit"],["variable","wire"]],["_089_",[[93,2],[93,12]],[[93,7],[93,12]],["ripple_circuit"],["variable","wire"]],["_090_",[[94,2],[94,12]],[[94,7],[94,12]],["ripple_circuit"],["variable","wire"]],["_091_",[[95,2],[95,12]],[[95,7],[95,12]],["ripple_circuit"],["variable","wire"]],["_092_",[[96,2],[96,12]],[[96,7],[96,12]],["ripple_circuit"],["variable","wire"]],["_093_",[[97,2],[97,12]],[[97,7],[97,12]],["ripple_circuit"],["variable","wire"]],["_094_",[[98,2],[98,12]],[[98,7],[98,12]],["ripple_circuit"],["variable","wire"]],["_095_",[[99,2],[99,12]],[[99,7],[99,12]],["ripple_circuit"],["variable","wire"]],["_096_",[[100,2],[100,12]],[[100,7],[100,12]],["ripple_circuit"],["variable","wire"]],["_097_",[[101,2],[101,12]],[[101,7],[101,12]],["ripple_circuit"],["variable","wire"]],["_098_",[[102,2],[102,12]],[[102,7],[102,12]],["ripple_circuit"],["variable","wire"]],["_099_",[[103,2],[103,12]],[[103,7],[103,12]],["ripple_circuit"],["variable","wire"]],["_100_",[[104,2],[104,12]],[[104,7],[104,12]],["ripple_circuit"],["variable","wire"]],["_101_",[[105,2],[105,12]],[[105,7],[105,12]],["ripple_circuit"],["variable","wire"]],["_102_",[[106,2],[106,12]],[[106,7],[106,12]],["ripple_circuit"],["variable","wire"]],["_103_",[[107,2],[107,12]],[[107,7],[107,12]],["ripple_circuit"],["variable","wire"]],["_104_",[[108,2],[108,12]],[[108,7],[108,12]],["ripple_circuit"],["variable","wire"]],["_105_",[[109,2],[109,12]],[[109,7],[109,12]],["ripple_circuit"],["variable","wire"]],["_106_",[[110,2],[110,12]],[[110,7],[110,12]],["ripple_circuit"],["variable","wire"]],["_107_",[[111,2],[111,12]],[[111,7],[111,12]],["ripple_circuit"],["variable","wire"]],["_108_",[[112,2],[112,12]],[[112,7],[112,12]],["ripple_circuit"],["variable","wire"]],["_109_",[[113,2],[113,12]],[[113,7],[113,12]],["ripple_circuit"],["variable","wire"]],["_110_",[[114,2],[114,12]],[[114,7],[114,12]],["ripple_circuit"],["variable","wire"]],["_111_",[[115,2],[115,12]],[[115,7],[115,12]],["ripple_circuit"],["variable","wire"]],["_112_",[[116,2],[116,12]],[[116,7],[116,12]],["ripple_circuit"],["variable","wire"]],["_113_",[[117,2],[117,12]],[[117,7],[117,12]],["ripple_circuit"],["variable","wire"]],["_114_",[[118,2],[118,12]],[[118,7],[118,12]],["ripple_circuit"],["variable","wire"]],["_115_",[[119,2],[119,12]],[[119,7],[119,12]],["ripple_circuit"],["variable","wire"]],["_116_",[[120,2],[120,12]],[[120,7],[120,12]],["ripple_circuit"],["variable","wire"]],["_117_",[[121,2],[121,12]],[[121,7],[121,12]],["ripple_circuit"],["variable","wire"]],["_118_",[[122,2],[122,12]],[[122,7],[122,12]],["ripple_circuit"],["variable","wire"]],["_119_",[[123,2],[123,12]],[[123,7],[123,12]],["ripple_circuit"],["variable","wire"]],["_120_",[[124,2],[124,12]],[[124,7],[124,12]],["ripple_circuit"],["variable","wire"]],["_121_",[[125,2],[125,12]],[[125,7],[125,12]],["ripple_circuit"],["variable","wire"]],["_122_",[[126,2],[126,12]],[[126,7],[126,12]],["ripple_circuit"],["variable","wire"]],["_123_",[[127,2],[127,12]],[[127,7],[127,12]],["ripple_circuit"],["variable","wire"]],["_124_",[[128,2],[128,12]],[[128,7],[128,12]],["ripple_circuit"],["variable","wire"]],["_125_",[[129,2],[129,12]],[[129,7],[129,12]],["ripple_circuit"],["variable","wire"]],["_126_",[[130,2],[130,12]],[[130,7],[130,12]],["ripple_circuit"],["variable","wire"]],["_127_",[[131,2],[131,12]],[[131,7],[131,12]],["ripple_circuit"],["variable","wire"]],["_128_",[[132,2],[132,12]],[[132,7],[132,12]],["ripple_circuit"],["variable","wire"]],["_129_",[[133,2],[133,12]],[[133,7],[133,12]],["ripple_circuit"],["variable","wire"]],["_130_",[[134,2],[134,12]],[[134,7],[134,12]],["ripple_circuit"],["variable","wire"]],["_131_",[[135,2],[135,12]],[[135,7],[135,12]],["ripple_circuit"],["variable","wire"]],["_132_",[[136,2],[136,12]],[[136,7],[136,12]],["ripple_circuit"],["variable","wire"]],["_133_",[[137,2],[137,12]],[[137,7],[137,12]],["ripple_circuit"],["variable","wire"]],["_134_",[[138,2],[138,12]],[[138,7],[138,12]],["ripple_circuit"],["variable","wire"]],["_135_",[[139,2],[139,12]],[[139,7],[139,12]],["ripple_circuit"],["variable","wire"]],["_136_",[[140,2],[140,12]],[[140,7],[140,12]],["ripple_circuit"],["variable","wire"]],["_137_",[[141,2],[141,12]],[[141,7],[141,12]],["ripple_circuit"],["variable","wire"]],["_138_",[[142,2],[142,12]],[[142,7],[142,12]],["ripple_circuit"],["variable","wire"]],["_139_",[[143,2],[143,12]],[[143,7],[143,12]],["ripple_circuit"],["variable","wire"]],["_140_",[[144,2],[144,12]],[[144,7],[144,12]],["ripple_circuit"],["variable","wire"]],["_141_",[[145,2],[145,12]],[[145,7],[145,12]],["ripple_circuit"],["variable","wire"]],["_142_",[[146,2],[146,12]],[[146,7],[146,12]],["ripple_circuit"],["variable","wire"]],["_143_",[[147,2],[147,12]],[[147,7],[147,12]],["ripple_circuit"],["variable","wire"]],["_144_",[[148,2],[148,12]],[[148,7],[148,12]],["ripple_circuit"],["variable","wire"]],["_145_",[[149,2],[149,12]],[[149,7],[149,12]],["ripple_circuit"],["variable","wire"]],["_146_",[[150,2],[150,12]],[[150,7],[150,12]],["ripple_circuit"],["variable","wire"]],["_147_",[[151,2],[151,12]],[[151,7],[151,12]],["ripple_circuit"],["variable","wire"]],["_148_",[[152,2],[152,12]],[[152,7],[152,12]],["ripple_circuit"],["variable","wire"]],["_149_",[[153,2],[153,12]],[[153,7],[153,12]],["ripple_circuit"],["variable","wire"]],["_150_",[[154,2],[154,12]],[[154,7],[154,12]],["ripple_circuit"],["variable","wire"]],["_151_",[[155,2],[155,12]],[[155,7],[155,12]],["ripple_circuit"],["variable","wire"]],["_152_",[[156,2],[156,12]],[[156,7],[156,12]],["ripple_circuit"],["variable","wire"]],["_153_",[[157,2],[157,12]],[[157,7],[157,12]],["ripple_circuit"],["variable","wire"]],["_154_",[[158,2],[158,12]],[[158,7],[158,12]],["ripple_circuit"],["variable","wire"]],["_155_",[[159,2],[159,12]],[[159,7],[159,12]],["ripple_circuit"],["variable","wire"]],["_156_",[[160,2],[160,12]],[[160,7],[160,12]],["ripple_circuit"],["variable","wire"]],["_157_",[[161,2],[161,12]],[[161,7],[161,12]],["ripple_circuit"],["variable","wire"]],["_158_",[[162,2],[162,12]],[[162,7],[162,12]],["ripple_circuit"],["variable","wire"]],["_159_",[[163,2],[163,12]],[[163,7],[163,12]],["ripple_circuit"],["variable","wire"]],["_160_",[[164,2],[164,12]],[[164,7],[164,12]],["ripple_circuit"],["variable","wire"]],["_161_",[[165,2],[165,12]],[[165,7],[165,12]],["ripple_circuit"],["variable","wire"]],["_162_",[[166,2],[166,12]],[[166,7],[166,12]],["ripple_circuit"],["variable","wire"]],["_163_",[[167,2],[167,12]],[[167,7],[167,12]],["ripple_circuit"],["variable","wire"]],["_164_",[[168,2],[168,12]],[[168,7],[168,12]],["ripple_circuit"],["variable","wire"]],["_165_",[[169,2],[169,12]],[[169,7],[169,12]],["ripple_circuit"],["variable","wire"]],["_166_",[[170,2],[170,12]],[[170,7],[170,12]],["ripple_circuit"],["variable","wire"]],["_167_",[[171,2],[171,12]],[[171,7],[171,12]],["ripple_circuit"],["variable","wire"]],["_168_",[[172,2],[172,12]],[[172,7],[172,12]],["ripple_circuit"],["variable","wire"]],["_169_",[[173,2],[173,12]],[[173,7],[173,12]],["ripple_circuit"],["variable","wire"]],["_170_",[[174,2],[174,12]],[[174,7],[174,12]],["ripple_circuit"],["variable","wire"]],["_171_",[[175,2],[175,12]],[[175,7],[175,12]],["ripple_circuit"],["variable","wire"]],["_172_",[[176,2],[176,12]],[[176,7],[176,12]],["ripple_circuit"],["variable","wire"]],["_173_",[[177,2],[177,12]],[[177,7],[177,12]],["ripple_circuit"],["variable","wire"]],["_174_",[[178,2],[178,12]],[[178,7],[178,12]],["ripple_circuit"],["variable","wire"]],["_175_",[[179,2],[179,12]],[[179,7],[179,12]],["ripple_circuit"],["variable","wire"]],["_176_",[[180,2],[180,12]],[[180,7],[180,12]],["ripple_circuit"],["variable","wire"]],["_177_",[[181,2],[181,12]],[[181,7],[181,12]],["ripple_circuit"],["variable","wire"]],["_178_",[[182,2],[182,12]],[[182,7],[182,12]],["ripple_circuit"],["variable","wire"]],["_179_",[[183,2],[183,12]],[[183,7],[183,12]],["ripple_circuit"],["variable","wire"]],["_180_",[[184,2],[184,12]],[[184,7],[184,12]],["ripple_circuit"],["variable","wire"]],["_181_",[[185,2],[185,12]],[[185,7],[185,12]],["ripple_circuit"],["variable","wire"]],["_182_",[[186,2],[186,12]],[[186,7],[186,12]],["ripple_circuit"],["variable","wire"]],["_183_",[[187,2],[187,12]],[[187,7],[187,12]],["ripple_circuit"],["variable","wire"]],["_184_",[[188,2],[188,12]],[[188,7],[188,12]],["ripple_circuit"],["variable","wire"]],["_185_",[[189,2],[189,12]],[[189,7],[189,12]],["ripple_circuit"],["variable","wire"]],["_186_",[[190,2],[190,12]],[[190,7],[190,12]],["ripple_circuit"],["variable","wire"]],["_187_",[[191,2],[191,12]],[[191,7],[191,12]],["ripple_circuit"],["variable","wire"]],["_188_",[[192,2],[192,12]],[[192,7],[192,12]],["ripple_circuit"],["variable","wire"]],["_189_",[[193,2],[193,12]],[[193,7],[193,12]],["ripple_circuit"],["variable","wire"]],["_190_",[[194,2],[194,12]],[[194,7],[194,12]],["ripple_circuit"],["variable","wire"]],["_191_",[[195,2],[195,12]],[[195,7],[195,12]],["ripple_circuit"],["variable","wire"]],["_192_",[[196,2],[196,12]],[[196,7],[196,12]],["ripple_circuit"],["variable","wire"]],["_193_",[[197,2],[197,12]],[[197,7],[197,12]],["ripple_circuit"],["variable","wire"]],["_194_",[[198,2],[198,12]],[[198,7],[198,12]],["ripple_circuit"],["variable","wire"]],["_195_",[[199,2],[199,12]],[[199,7],[199,12]],["ripple_circuit"],["variable","wire"]],["_196_",[[200,2],[200,12]],[[200,7],[200,12]],["ripple_circuit"],["variable","wire"]],["_197_",[[201,2],[201,12]],[[201,7],[201,12]],["ripple_circuit"],["variable","wire"]],["_198_",[[202,2],[202,12]],[[202,7],[202,12]],["ripple_circuit"],["variable","wire"]],["_199_",[[203,2],[203,12]],[[203,7],[203,12]],["ripple_circuit"],["variable","wire"]],["_200_",[[204,2],[204,12]],[[204,7],[204,12]],["ripple_circuit"],["variable","wire"]],["_201_",[[205,2],[205,12]],[[205,7],[205,12]],["ripple_circuit"],["variable","wire"]],["_202_",[[206,2],[206,12]],[[206,7],[206,12]],["ripple_circuit"],["variable","wire"]],["_203_",[[207,2],[207,12]],[[207,7],[207,12]],["ripple_circuit"],["variable","wire"]],["_204_",[[208,2],[208,12]],[[208,7],[208,12]],["ripple_circuit"],["variable","wire"]],["_205_",[[209,2],[209,12]],[[209,7],[209,12]],["ripple_circuit"],["variable","wire"]],["_206_",[[210,2],[210,12]],[[210,7],[210,12]],["ripple_circuit"],["variable","wire"]],["_207_",[[211,2],[211,12]],[[211,7],[211,12]],["ripple_circuit"],["variable","wire"]],["_208_",[[212,2],[212,12]],[[212,7],[212,12]],["ripple_circuit"],["variable","wire"]],["_209_",[[213,2],[213,12]],[[213,7],[213,12]],["ripple_circuit"],["variable","wire"]],["_210_",[[214,2],[214,12]],[[214,7],[214,12]],["ripple_circuit"],["variable","wire"]],["_211_",[[215,2],[215,12]],[[215,7],[215,12]],["ripple_circuit"],["variable","wire"]],["_212_",[[216,2],[216,12]],[[216,7],[216,12]],["ripple_circuit"],["variable","wire"]],["_213_",[[217,2],[217,12]],[[217,7],[217,12]],["ripple_circuit"],["variable","wire"]],["_214_",[[218,2],[218,12]],[[218,7],[218,12]],["ripple_circuit"],["variable","wire"]],["_215_",[[219,2],[219,12]],[[219,7],[219,12]],["ripple_circuit"],["variable","wire"]],["_216_",[[220,2],[220,12]],[[220,7],[220,12]],["ripple_circuit"],["variable","wire"]],["_217_",[[221,2],[221,12]],[[221,7],[221,12]],["ripple_circuit"],["variable","wire"]],["_218_",[[222,2],[222,12]],[[222,7],[222,12]],["ripple_circuit"],["variable","wire"]],["_219_",[[223,2],[223,12]],[[223,7],[223,12]],["ripple_circuit"],["variable","wire"]],["_220_",[[224,2],[224,12]],[[224,7],[224,12]],["ripple_circuit"],["variable","wire"]],["_221_",[[225,2],[225,12]],[[225,7],[225,12]],["ripple_circuit"],["variable","wire"]],["_222_",[[226,2],[226,12]],[[226,7],[226,12]],["ripple_circuit"],["variable","wire"]],["_223_",[[227,2],[227,12]],[[227,7],[227,12]],["ripple_circuit"],["variable","wire"]],["_224_",[[228,2],[228,12]],[[228,7],[228,12]],["ripple_circuit"],["variable","wire"]],["in_a",[[231,2],[231,18]],[[231,14],[231,18]],["ripple_circuit"],["variable","wire"]],["in_b",[[233,8],[233,19]],[[233,15],[233,19]],["ripple_circuit"],["port"]],["in_b",[[234,2],[234,18]],[[234,14],[234,18]],["ripple_circuit"],["variable","wire"]],["out_q1",[[236,9],[236,15]],[[236,9],[236,15]],["ripple_circuit"],["port"]],["out_q1",[[237,2],[237,13]],[[237,7],[237,13]],["ripple_circuit"],["variable","wire"]],["out_q2",[[239,9],[239,15]],[[239,9],[239,15]],["ripple_circuit"],["port"]],["out_q2",[[240,2],[240,13]],[[240,7],[240,13]],["ripple_circuit"],["variable","wire"]],["_225_",[[241,2],[244,3]],[[241,6],[241,11]],["ripple_circuit"],["instance","NOT"]],["_226_",[[245,2],[248,3]],[[245,6],[245,11]],["ripple_circuit"],["instance","NOT"]],["_227_",[[249,2],[252,3]],[[249,6],[249,11]],["ripple_circuit"],["instance","NOT"]],["_228_",[[253,2],[256,3]],[[253,6],[253,11]],["ripple_circuit"],["instance","NOT"]],["_229_",[[257,2],[260,3]],[[257,6],[257,11]],["ripple_circuit"],["instance","NOT"]],["_230_",[[261,2],[265,3]],[[261,6],[261,11]],["ripple_circuit"],["instance","NOR"]],["_231_",[[266,2],[269,3]],[[266,6],[266,11]],["ripple_circuit"],["instance","NOT"]],["_232_",[[270,2],[274,3]],[[270,7],[270,12]],["ripple_circuit"],["instance","NAND"]],["_233_",[[275,2],[279,3]],[[275,7],[275,12]],["ripple_circuit"],["instance","NAND"]],["_234_",[[280,2],[284,3]],[[280,6],[280,11]],["ripple_circuit"],["instance","NOR"]],["_235_",[[285,2],[289,3]],[[285,7],[285,12]],["ripple_circuit"],["instance","NAND"]],["_236_",[[290,2],[294,3]],[[290,7],[290,12]],["ripple_circuit"],["instance","NAND"]],["_237_",[[295,2],[299,3]],[[295,6],[295,11]],["ripple_circuit"],["instance","NOR"]],["_238_",[[300,2],[304,3]],[[300,7],[300,12]],["ripple_circuit"],["instance","NAND"]],["_239_",[[305,2],[309,3]],[[305,7],[305,12]],["ripple_circuit"],["instance","NAND"]],["_240_",[[310,2],[314,3]],[[310,7],[310,12]],["ripple_circuit"],["instance","NAND"]],["_241_",[[315,2],[319,3]],[[315,6],[315,11]],["ripple_circuit"],["instance","NOR"]],["_242_",[[320,2],[324,3]],[[320,7],[320,12]],["ripple_circuit"],["instance","NAND"]],["_243_",[[325,2],[329,3]],[[325,7],[325,12]],["ripple_circuit"],["instance","NAND"]],["_244_",[[330,2],[334,3]],[[330,6],[330,11]],["ripple_circuit"],["instance","NOR"]],["_245_",[[335,2],[339,3]],[[335,7],[335,12]],["ripple_circuit"],["instance","NAND"]],["_246_",[[340,2],[344,3]],[[340,6],[340,11]],["ripple_circuit"],["instance","NOR"]],["_247_",[[345,2],[349,3]],[[345,7],[345,12]],["ripple_circuit"],["instance","NAND"]],["_248_",[[350,2],[354,3]],[[350,7],[350,12]],["ripple_circuit"],["instance","NAND"]],["_249_",[[355,2],[359,3]],[[355,6],[355,11]],["ripple_circuit"],["instance","NOR"]],["_250_",[[360,2],[364,3]],[[360,7],[360,12]],["ripple_circuit"],["instance","NAND"]],["_251_",[[365,2],[369,3]],[[365,7],[365,12]],["ripple_circuit"],["instance","NAND"]],["_252_",[[370,2],[374,3]],[[370,6],[370,11]],["ripple_circuit"],["instance","NOR"]],["_253_",[[375,2],[379,3]],[[375,7],[375,12]],["ripple_circuit"],["instance","NAND"]],["_254_",[[380,2],[384,3]],[[380,7],[380,12]],["ripple_circuit"],["instance","NAND"]],["_255_",[[385,2],[389,3]],[[385,7],[385,12]],["ripple_circuit"],["instance","NAND"]],["_256_",[[390,2],[394,3]],[[390,6],[390,11]],["ripple_circuit"],["instance","NOR"]],["_257_",[[395,2],[399,3]],[[395,7],[395,12]],["ripple_circuit"],["instance","NAND"]],["_258_",[[400,2],[404,3]],[[400,7],[400,12]],["ripple_circuit"],["instance","NAND"]],["_259_",[[405,2],[409,3]],[[405,6],[405,11]],["ripple_circuit"],["instance","NOR"]],["_260_",[[410,2],[414,3]],[[410,7],[410,12]],["ripple_circuit"],["instance","NAND"]],["_261_",[[415,2],[419,3]],[[415,6],[415,11]],["ripple_circuit"],["instance","NOR"]],["_262_",[[420,2],[424,3]],[[420,7],[420,12]],["ripple_circuit"],["instance","NAND"]],["_263_",[[425,2],[429,3]],[[425,7],[425,12]],["ripple_circuit"],["instance","NAND"]],["_264_",[[430,2],[434,3]],[[430,6],[430,11]],["ripple_circuit"],["instance","NOR"]],["_265_",[[435,2],[439,3]],[[435,7],[435,12]],["ripple_circuit"],["instance","NAND"]],["_266_",[[440,2],[443,3]],[[440,6],[440,11]],["ripple_circuit"],["instance","NOT"]],["_267_",[[444,2],[448,3]],[[444,6],[444,11]],["ripple_circuit"],["instance","NOR"]],["_268_",[[449,2],[453,3]],[[449,7],[449,12]],["ripple_circuit"],["instance","NAND"]],["_269_",[[454,2],[458,3]],[[454,6],[454,11]],["ripple_circuit"],["instance","NOR"]],["_270_",[[459,2],[462,3]],[[459,6],[459,11]],["ripple_circuit"],["instance","NOT"]],["_271_",[[463,2],[467,3]],[[463,7],[463,12]],["ripple_circuit"],["instance","NAND"]],["_272_",[[468,2],[471,3]],[[468,6],[468,11]],["ripple_circuit"],["instance","NOT"]],["_273_",[[472,2],[476,3]],[[472,6],[472,11]],["ripple_circuit"],["instance","NOR"]],["_274_",[[477,2],[481,3]],[[477,7],[477,12]],["ripple_circuit"],["instance","NAND"]],["_275_",[[482,2],[486,3]],[[482,7],[482,12]],["ripple_circuit"],["instance","NAND"]],["_276_",[[487,2],[490,3]],[[487,6],[487,11]],["ripple_circuit"],["instance","NOT"]],["_277_",[[491,2],[495,3]],[[491,6],[491,11]],["ripple_circuit"],["instance","NOR"]],["_278_",[[496,2],[499,3]],[[496,6],[496,11]],["ripple_circuit"],["instance","NOT"]],["_279_",[[500,2],[504,3]],[[500,7],[500,12]],["ripple_circuit"],["instance","NAND"]],["_280_",[[505,2],[509,3]],[[505,6],[505,11]],["ripple_circuit"],["instance","NOR"]],["_281_",[[510,2],[514,3]],[[510,6],[510,11]],["ripple_circuit"],["instance","NOR"]],["_282_",[[515,2],[519,3]],[[515,7],[515,12]],["ripple_circuit"],["instance","NAND"]],["_283_",[[520,2],[524,3]],[[520,6],[520,11]],["ripple_circuit"],["instance","NOR"]],["_284_",[[525,2],[529,3]],[[525,7],[525,12]],["ripple_circuit"],["instance","NAND"]],["_285_",[[530,2],[534,3]],[[530,6],[530,11]],["ripple_circuit"],["instance","NOR"]],["_286_",[[535,2],[539,3]],[[535,7],[535,12]],["ripple_circuit"],["instance","NAND"]],["_287_",[[540,2],[544,3]],[[540,6],[540,11]],["ripple_circuit"],["instance","NOR"]],["_288_",[[545,2],[548,3]],[[545,6],[545,11]],["ripple_circuit"],["instance","NOT"]],["_289_",[[549,2],[553,3]],[[549,7],[549,12]],["ripple_circuit"],["instance","NAND"]],["_290_",[[554,2],[557,3]],[[554,6],[554,11]],["ripple_circuit"],["instance","NOT"]],["_291_",[[558,2],[562,3]],[[558,6],[558,11]],["ripple_circuit"],["instance","NOR"]],["_292_",[[563,2],[567,3]],[[563,7],[563,12]],["ripple_circuit"],["instance","NAND"]],["_293_",[[568,2],[572,3]],[[568,7],[568,12]],["ripple_circuit"],["instance","NAND"]],["_294_",[[573,2],[576,3]],[[573,6],[573,11]],["ripple_circuit"],["instance","NOT"]],["_295_",[[577,2],[581,3]],[[577,6],[577,11]],["ripple_circuit"],["instance","NOR"]],["_296_",[[582,2],[585,3]],[[582,6],[582,11]],["ripple_circuit"],["instance","NOT"]],["_297_",[[586,2],[590,3]],[[586,7],[586,12]],["ripple_circuit"],["instance","NAND"]],["_298_",[[591,2],[595,3]],[[591,6],[591,11]],["ripple_circuit"],["instance","NOR"]],["_299_",[[596,2],[600,3]],[[596,6],[596,11]],["ripple_circuit"],["instance","NOR"]],["_300_",[[601,2],[605,3]],[[601,7],[601,12]],["ripple_circuit"],["instance","NAND"]],["_301_",[[606,2],[610,3]],[[606,6],[606,11]],["ripple_circuit"],["instance","NOR"]],["_302_",[[611,2],[615,3]],[[611,7],[611,12]],["ripple_circuit"],["instance","NAND"]],["_303_",[[616,2],[620,3]],[[616,6],[616,11]],["ripple_circuit"],["instance","NOR"]],["_304_",[[621,2],[625,3]],[[621,7],[621,12]],["ripple_circuit"],["instance","NAND"]],["_305_",[[626,2],[630,3]],[[626,6],[626,11]],["ripple_circuit"],["instance","NOR"]],["_306_",[[631,2],[635,3]],[[631,7],[631,12]],["ripple_circuit"],["instance","NAND"]],["_307_",[[636,2],[640,3]],[[636,6],[636,11]],["ripple_circuit"],["instance","NOR"]],["_308_",[[641,2],[645,3]],[[641,7],[641,12]],["ripple_circuit"],["instance","NAND"]],["_309_",[[646,2],[650,3]],[[646,6],[646,11]],["ripple_circuit"],["instance","NOR"]],["_310_",[[651,2],[655,3]],[[651,7],[651,12]],["ripple_circuit"],["instance","NAND"]],["_311_",[[656,2],[660,3]],[[656,6],[656,11]],["ripple_circuit"],["instance","NOR"]],["_312_",[[661,2],[664,3]],[[661,6],[661,11]],["ripple_circuit"],["instance","NOT"]],["_313_",[[665,2],[669,3]],[[665,7],[665,12]],["ripple_circuit"],["instance","NAND"]],["_314_",[[670,2],[673,3]],[[670,6],[670,11]],["ripple_circuit"],["instance","NOT"]],["_315_",[[674,2],[678,3]],[[674,6],[674,11]],["ripple_circuit"],["instance","NOR"]],["_316_",[[679,2],[683,3]],[[679,7],[679,12]],["ripple_circuit"],["instance","NAND"]],["_317_",[[684,2],[688,3]],[[684,7],[684,12]],["ripple_circuit"],["instance","NAND"]],["_318_",[[689,2],[692,3]],[[689,6],[689,11]],["ripple_circuit"],["instance","NOT"]],["_319_",[[693,2],[697,3]],[[693,6],[693,11]],["ripple_circuit"],["instance","NOR"]],["_320_",[[698,2],[701,3]],[[698,6],[698,11]],["ripple_circuit"],["instance","NOT"]],["_321_",[[702,2],[706,3]],[[702,7],[702,12]],["ripple_circuit"],["instance","NAND"]],["_322_",[[707,2],[711,3]],[[707,6],[707,11]],["ripple_circuit"],["instance","NOR"]],["_323_",[[712,2],[716,3]],[[712,6],[712,11]],["ripple_circuit"],["instance","NOR"]],["_324_",[[717,2],[721,3]],[[717,7],[717,12]],["ripple_circuit"],["instance","NAND"]],["_325_",[[722,2],[726,3]],[[722,6],[722,11]],["ripple_circuit"],["instance","NOR"]],["_326_",[[727,2],[731,3]],[[727,7],[727,12]],["ripple_circuit"],["instance","NAND"]],["_327_",[[732,2],[736,3]],[[732,6],[732,11]],["ripple_circuit"],["instance","NOR"]],["_328_",[[737,2],[741,3]],[[737,7],[737,12]],["ripple_circuit"],["instance","NAND"]],["_329_",[[742,2],[746,3]],[[742,6],[742,11]],["ripple_circuit"],["instance","NOR"]],["_330_",[[747,2],[750,3]],[[747,6],[747,11]],["ripple_circuit"],["instance","NOT"]],["_331_",[[751,2],[755,3]],[[751,7],[751,12]],["ripple_circuit"],["instance","NAND"]],["_332_",[[756,2],[759,3]],[[756,6],[756,11]],["ripple_circuit"],["instance","NOT"]],["_333_",[[760,2],[764,3]],[[760,6],[760,11]],["ripple_circuit"],["instance","NOR"]],["_334_",[[765,2],[769,3]],[[765,7],[765,12]],["ripple_circuit"],["instance","NAND"]],["_335_",[[770,2],[774,3]],[[770,6],[770,11]],["ripple_circuit"],["instance","NOR"]],["_336_",[[775,2],[778,3]],[[775,6],[775,11]],["ripple_circuit"],["instance","NOT"]],["_337_",[[779,2],[783,3]],[[779,7],[779,12]],["ripple_circuit"],["instance","NAND"]],["_338_",[[784,2],[787,3]],[[784,6],[784,11]],["ripple_circuit"],["instance","NOT"]],["_339_",[[788,2],[792,3]],[[788,7],[788,12]],["ripple_circuit"],["instance","NAND"]],["_340_",[[793,2],[797,3]],[[793,6],[793,11]],["ripple_circuit"],["instance","NOR"]],["_341_",[[798,2],[802,3]],[[798,6],[798,11]],["ripple_circuit"],["instance","NOR"]],["_342_",[[803,2],[807,3]],[[803,7],[803,12]],["ripple_circuit"],["instance","NAND"]],["_343_",[[808,2],[812,3]],[[808,6],[808,11]],["ripple_circuit"],["instance","NOR"]],["_344_",[[813,2],[817,3]],[[813,7],[813,12]],["ripple_circuit"],["instance","NAND"]],["_345_",[[818,2],[822,3]],[[818,6],[818,11]],["ripple_circuit"],["instance","NOR"]],["_346_",[[823,2],[827,3]],[[823,7],[823,12]],["ripple_circuit"],["instance","NAND"]],["_347_",[[828,2],[832,3]],[[828,6],[828,11]],["ripple_circuit"],["instance","NOR"]],["_348_",[[833,2],[837,3]],[[833,7],[833,12]],["ripple_circuit"],["instance","NAND"]],["_349_",[[838,2],[842,3]],[[838,6],[838,11]],["ripple_circuit"],["instance","NOR"]],["_350_",[[843,2],[847,3]],[[843,7],[843,12]],["ripple_circuit"],["instance","NAND"]],["_351_",[[848,2],[852,3]],[[848,6],[848,11]],["ripple_circuit"],["instance","NOR"]],["_352_",[[853,2],[857,3]],[[853,7],[853,12]],["ripple_circuit"],["instance","NAND"]],["_353_",[[858,2],[862,3]],[[858,6],[858,11]],["ripple_circuit"],["instance","NOR"]],["_354_",[[863,2],[867,3]],[[863,6],[863,11]],["ripple_circuit"],["instance","NOR"]],["_355_",[[868,2],[872,3]],[[868,6],[868,11]],["ripple_circuit"],["instance","NOR"]],["_356_",[[873,2],[877,3]],[[873,6],[873,11]],["ripple_circuit"],["instance","NOR"]],["_357_",[[878,2],[881,3]],[[878,6],[878,11]],["ripple_circuit"],["instance","NOT"]],["_358_",[[882,2],[886,3]],[[882,7],[882,12]],["ripple_circuit"],["instance","NAND"]],["_359_",[[887,2],[890,3]],[[887,6],[887,11]],["ripple_circuit"],["instance","NOT"]],["_360_",[[891,2],[895,3]],[[891,6],[891,11]],["ripple_circuit"],["instance","NOR"]],["_361_",[[896,2],[900,3]],[[896,7],[896,12]],["ripple_circuit"],["instance","NAND"]],["_362_",[[901,2],[905,3]],[[901,7],[901,12]],["ripple_circuit"],["instance","NAND"]],["_363_",[[906,2],[909,3]],[[906,6],[906,11]],["ripple_circuit"],["instance","NOT"]],["_364_",[[910,2],[914,3]],[[910,6],[910,11]],["ripple_circuit"],["instance","NOR"]],["_365_",[[915,2],[918,3]],[[915,6],[915,11]],["ripple_circuit"],["instance","NOT"]],["_366_",[[919,2],[923,3]],[[919,7],[919,12]],["ripple_circuit"],["instance","NAND"]],["_367_",[[924,2],[928,3]],[[924,6],[924,11]],["ripple_circuit"],["instance","NOR"]],["_368_",[[929,2],[933,3]],[[929,6],[929,11]],["ripple_circuit"],["instance","NOR"]],["_369_",[[934,2],[938,3]],[[934,7],[934,12]],["ripple_circuit"],["instance","NAND"]],["_370_",[[939,2],[943,3]],[[939,6],[939,11]],["ripple_circuit"],["instance","NOR"]],["_371_",[[944,2],[948,3]],[[944,7],[944,12]],["ripple_circuit"],["instance","NAND"]],["_372_",[[949,2],[953,3]],[[949,6],[949,11]],["ripple_circuit"],["instance","NOR"]],["_373_",[[954,2],[958,3]],[[954,7],[954,12]],["ripple_circuit"],["instance","NAND"]],["_374_",[[959,2],[963,3]],[[959,7],[959,12]],["ripple_circuit"],["instance","NAND"]],["_375_",[[964,2],[967,3]],[[964,6],[964,11]],["ripple_circuit"],["instance","NOT"]],["_376_",[[968,2],[972,3]],[[968,6],[968,11]],["ripple_circuit"],["instance","NOR"]],["_377_",[[973,2],[976,3]],[[973,6],[973,11]],["ripple_circuit"],["instance","NOT"]],["_378_",[[977,2],[981,3]],[[977,7],[977,12]],["ripple_circuit"],["instance","NAND"]],["_379_",[[982,2],[986,3]],[[982,6],[982,11]],["ripple_circuit"],["instance","NOR"]],["_380_",[[987,2],[991,3]],[[987,6],[987,11]],["ripple_circuit"],["instance","NOR"]],["_381_",[[992,2],[996,3]],[[992,7],[992,12]],["ripple_circuit"],["instance","NAND"]],["_382_",[[997,2],[1001,3]],[[997,6],[997,11]],["ripple_circuit"],["instance","NOR"]],["_383_",[[1002,2],[1006,3]],[[1002,7],[1002,12]],["ripple_circuit"],["instance","NAND"]],["_384_",[[1007,2],[1011,3]],[[1007,6],[1007,11]],["ripple_circuit"],["instance","NOR"]],["_385_",[[1012,2],[1016,3]],[[1012,7],[1012,12]],["ripple_circuit"],["instance","NAND"]],["_386_",[[1017,2],[1021,3]],[[1017,6],[1017,11]],["ripple_circuit"],["instance","NOR"]],["_387_",[[1022,2],[1026,3]],[[1022,7],[1022,12]],["ripple_circuit"],["instance","NAND"]],["_388_",[[1027,2],[1031,3]],[[1027,6],[1027,11]],["ripple_circuit"],["instance","NOR"]],["_389_",[[1032,2],[1036,3]],[[1032,7],[1032,12]],["ripple_circuit"],["instance","NAND"]],["_390_",[[1037,2],[1041,3]],[[1037,6],[1037,11]],["ripple_circuit"],["instance","NOR"]],["_391_",[[1042,2],[1046,3]],[[1042,7],[1042,12]],["ripple_circuit"],["instance","NAND"]],["_392_",[[1047,2],[1051,3]],[[1047,6],[1047,11]],["ripple_circuit"],["instance","NOR"]],["_393_",[[1052,2],[1056,3]],[[1052,7],[1052,12]],["ripple_circuit"],["instance","NAND"]],["_394_",[[1057,2],[1061,3]],[[1057,6],[1057,11]],["ripple_circuit"],["instance","NOR"]],["_395_",[[1062,2],[1066,3]],[[1062,7],[1062,12]],["ripple_circuit"],["instance","NAND"]],["_396_",[[1067,2],[1071,3]],[[1067,6],[1067,11]],["ripple_circuit"],["instance","NOR"]],["_397_",[[1072,2],[1076,3]],[[1072,7],[1072,12]],["ripple_circuit"],["instance","NAND"]],["_398_",[[1077,2],[1081,3]],[[1077,6],[1077,11]],["ripple_circuit"],["instance","NOR"]],["_399_",[[1082,2],[1085,3]],[[1082,6],[1082,11]],["ripple_circuit"],["instance","NOT"]],["_400_",[[1086,2],[1090,3]],[[1086,7],[1086,12]],["ripple_circuit"],["instance","NAND"]],["_401_",[[1091,2],[1094,3]],[[1091,6],[1091,11]],["ripple_circuit"],["instance","NOT"]],["_402_",[[1095,2],[1099,3]],[[1095,6],[1095,11]],["ripple_circuit"],["instance","NOR"]],["_403_",[[1100,2],[1104,3]],[[1100,7],[1100,12]],["ripple_circuit"],["instance","NAND"]],["_404_",[[1105,2],[1109,3]],[[1105,6],[1105,11]],["ripple_circuit"],["instance","NOR"]],["_405_",[[1110,2],[1113,3]],[[1110,6],[1110,11]],["ripple_circuit"],["instance","NOT"]],["_406_",[[1114,2],[1118,3]],[[1114,7],[1114,12]],["ripple_circuit"],["instance","NAND"]],["_407_",[[1119,2],[1122,3]],[[1119,6],[1119,11]],["ripple_circuit"],["instance","NOT"]],["_408_",[[1123,2],[1127,3]],[[1123,7],[1123,12]],["ripple_circuit"],["instance","NAND"]],["_409_",[[1128,2],[1132,3]],[[1128,6],[1128,11]],["ripple_circuit"],["instance","NOR"]],["_410_",[[1133,2],[1137,3]],[[1133,6],[1133,11]],["ripple_circuit"],["instance","NOR"]],["_411_",[[1138,2],[1142,3]],[[1138,7],[1138,12]],["ripple_circuit"],["instance","NAND"]],["_412_",[[1143,2],[1147,3]],[[1143,6],[1143,11]],["ripple_circuit"],["instance","NOR"]],["_413_",[[1148,2],[1152,3]],[[1148,7],[1148,12]],["ripple_circuit"],["instance","NAND"]],["_414_",[[1153,2],[1157,3]],[[1153,6],[1153,11]],["ripple_circuit"],["instance","NOR"]],["_415_",[[1158,2],[1162,3]],[[1158,7],[1158,12]],["ripple_circuit"],["instance","NAND"]],["_416_",[[1163,2],[1167,3]],[[1163,6],[1163,11]],["ripple_circuit"],["instance","NOR"]],["_417_",[[1168,2],[1171,3]],[[1168,6],[1168,11]],["ripple_circuit"],["instance","NOT"]],["_418_",[[1172,2],[1176,3]],[[1172,7],[1172,12]],["ripple_circuit"],["instance","NAND"]],["_419_",[[1177,2],[1180,3]],[[1177,6],[1177,11]],["ripple_circuit"],["instance","NOT"]],["_420_",[[1181,2],[1185,3]],[[1181,6],[1181,11]],["ripple_circuit"],["instance","NOR"]],["_421_",[[1186,2],[1190,3]],[[1186,7],[1186,12]],["ripple_circuit"],["instance","NAND"]],["_422_",[[1191,2],[1195,3]],[[1191,7],[1191,12]],["ripple_circuit"],["instance","NAND"]],["_423_",[[1196,2],[1199,3]],[[1196,6],[1196,11]],["ripple_circuit"],["instance","NOT"]],["_424_",[[1200,2],[1204,3]],[[1200,6],[1200,11]],["ripple_circuit"],["instance","NOR"]],["_425_",[[1205,2],[1208,3]],[[1205,6],[1205,11]],["ripple_circuit"],["instance","NOT"]],["_426_",[[1209,2],[1213,3]],[[1209,7],[1209,12]],["ripple_circuit"],["instance","NAND"]],["_427_",[[1214,2],[1218,3]],[[1214,6],[1214,11]],["ripple_circuit"],["instance","NOR"]],["_428_",[[1219,2],[1223,3]],[[1219,6],[1219,11]],["ripple_circuit"],["instance","NOR"]],["_429_",[[1224,2],[1228,3]],[[1224,7],[1224,12]],["ripple_circuit"],["instance","NAND"]],["_430_",[[1229,2],[1233,3]],[[1229,6],[1229,11]],["ripple_circuit"],["instance","NOR"]],["_431_",[[1234,2],[1238,3]],[[1234,7],[1234,12]],["ripple_circuit"],["instance","NAND"]],["_432_",[[1239,2],[1243,3]],[[1239,6],[1239,11]],["ripple_circuit"],["instance","NOR"]],["_433_",[[1244,2],[1248,3]],[[1244,7],[1244,12]],["ripple_circuit"],["instance","NAND"]],["_434_",[[1249,2],[1253,3]],[[1249,6],[1249,11]],["ripple_circuit"],["instance","NOR"]],["_435_",[[1254,2],[1258,3]],[[1254,7],[1254,12]],["ripple_circuit"],["instance","NAND"]],["_436_",[[1259,2],[1263,3]],[[1259,6],[1259,11]],["ripple_circuit"],["instance","NOR"]],["_437_",[[1264,2],[1268,3]],[[1264,7],[1264,12]],["ripple_circuit"],["instance","NAND"]],["_438_",[[1269,2],[1273,3]],[[1269,6],[1269,11]],["ripple_circuit"],["instance","NOR"]],["_439_",[[1274,2],[1278,3]],[[1274,7],[1274,12]],["ripple_circuit"],["instance","NAND"]],["_440_",[[1279,2],[1283,3]],[[1279,7],[1279,12]],["ripple_circuit"],["instance","NAND"]],["_441_",[[1284,2],[1288,3]],[[1284,7],[1284,12]],["ripple_circuit"],["instance","NAND"]],["_442_",[[1289,2],[1293,3]],[[1289,7],[1289,12]],["ripple_circuit"],["instance","NAND"]],["_443_",[[1294,2],[1298,3]],[[1294,7],[1294,12]],["ripple_circuit"],["instance","NAND"]],["_444_",[[1299,2],[1303,3]],[[1299,6],[1299,11]],["ripple_circuit"],["instance","NOR"]],["_445_",[[1304,2],[1308,3]],[[1304,7],[1304,12]],["ripple_circuit"],["instance","NAND"]],["_446_",[[1309,2],[1313,3]],[[1309,6],[1309,11]],["ripple_circuit"],["instance","NOR"]],["_447_",[[1314,2],[1318,3]],[[1314,6],[1314,11]],["ripple_circuit"],["instance","NOR"]],["_448_",[[1319,2],[1323,3]],[[1319,6],[1319,11]],["ripple_circuit"],["instance","NOR"]],["_449_",[[1324,2],[1328,3]],[[1324,6],[1324,11]],["ripple_circuit"],["instance","NOR"]],["_450_",[[1329,2],[1333,3]],[[1329,6],[1329,11]],["ripple_circuit"],["instance","NOR"]],["_451_",[[1334,2],[1338,3]],[[1334,7],[1334,12]],["ripple_circuit"],["instance","NAND"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con01.04_ripple_circuit/testbench.sv",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[47,0]],[[["in_a",[[3,2],[3,18]],[[3,14],[3,18]],["testbench"],["variable","logic"]],["in_b",[[4,2],[4,18]],[[4,14],[4,18]],["testbench"],["variable","logic"]],["out_q1",[[8,2],[8,14]],[[8,8],[8,14]],["testbench"],["variable","logic"]],["out_q2",[[9,2],[9,14]],[[9,8],[9,14]],["testbench"],["variable","logic"]],["circ",[[12,2],[17,3]],[[12,17],[12,21]],["testbench"],["instance","ripple_circuit"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con02.02_4bit_adder/my_adder.sv",[[[[[["my_adder",[[5,0],[10,2]],[[5,7],[5,15]],[],["module"]],[17,9]],[[["a_i",[[6,2],[6,17]],[[6,14],[6,17]],["my_adder"],["port","input"]],["b_i",[[7,2],[7,17]],[[7,14],[7,17]],["my_adder"],["port","input"]],["carry_i",[[8,2],[8,15]],[[8,8],[8,15]],["my_adder"],["port","input"]],["sum_o",[[9,2],[9,20]],[[9,15],[9,20]],["my_adder"],["port","output"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con02.02_4bit_adder/testbench.sv",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[93,6]],[[["a_i",[[3,2],[3,17]],[[3,14],[3,17]],["testbench"],["variable","logic"]],["b_i",[[4,2],[4,17]],[[4,14],[4,17]],["testbench"],["variable","logic"]],["carry_i",[[5,2],[5,15]],[[5,8],[5,15]],["testbench"],["variable","logic"]],["sum_o",[[8,2],[8,19]],[[8,14],[8,19]],["testbench"],["variable","logic"]],["adder",[[11,2],[16,3]],[[11,11],[11,16]],["testbench"],["instance","my_adder"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.02_add_sub_machine/add_sub_machine.sv",[[[[[["add_sub_machine",[[0,0],[5,2]],[[0,7],[0,22]],[],["module"]],[32,9]],[[["clk_i",[[1,4],[1,21]],[[1,16],[1,21]],["add_sub_machine"],["port","logic"]],["reset_i",[[2,4],[2,23]],[[2,16],[2,23]],["add_sub_machine"],["port","logic"]],["addsub_i",[[3,4],[3,24]],[[3,16],[3,24]],["add_sub_machine"],["port","logic"]],["out_o",[[4,4],[4,28]],[[4,23],[4,28]],["add_sub_machine"],["port","logic"]],["value_p",[[7,4],[7,23]],[[7,16],[7,23]],["add_sub_machine"],["variable","logic"]],["value_n",[[7,4],[7,32]],[[7,25],[7,32]],["add_sub_machine"],["variable","value_p"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.02_add_sub_machine/add_sub_machine.v",[[[[[["add_sub_machine",[[0,0],[5,2]],[[0,7],[0,22]],[],["module"]],[31,8]],[[["clk_i",[[1,1],[1,6]],[[1,1],[1,6]],["add_sub_machine"],["port"]],["reset_i",[[2,1],[2,8]],[[2,1],[2,8]],["add_sub_machine"],["port","clk_i"]],["addsub_i",[[3,1],[3,9]],[[3,1],[3,9]],["add_sub_machine"],["port","reset_i"]],["out_o",[[4,1],[4,6]],[[4,1],[4,6]],["add_sub_machine"],["port","addsub_i"]],["_sv2v_0",[[6,1],[6,12]],[[6,5],[6,12]],["add_sub_machine"],["variable","reg"]],["clk_i",[[7,7],[7,17]],[[7,12],[7,17]],["add_sub_machine"],["port","wire"]],["reset_i",[[8,7],[8,19]],[[8,12],[8,19]],["add_sub_machine"],["port","wire"]],["addsub_i",[[9,7],[9,20]],[[9,12],[9,20]],["add_sub_machine"],["port","wire"]],["out_o",[[10,8],[10,23]],[[10,18],[10,23]],["add_sub_machine"],["port","reg"]],["value_p",[[11,1],[11,18]],[[11,11],[11,18]],["add_sub_machine"],["variable","reg"]],["value_n",[[12,1],[12,18]],[[12,11],[12,18]],["add_sub_machine"],["variable","reg"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.02_add_sub_machine/syn.v",[[[[[["add_sub_machine",[[3,0],[3,56]],[[3,7],[3,22]],[],["module"]],[253,9]],[[["clk_i",[[39,8],[39,13]],[[39,8],[39,13]],["add_sub_machine"],["port"]],["reset_i",[[3,30],[3,37]],[[3,30],[3,37]],["add_sub_machine"],["port","clk_i"]],["addsub_i",[[3,39],[3,47]],[[3,39],[3,47]],["add_sub_machine"],["port","reset_i"]],["out_o",[[3,49],[3,54]],[[3,49],[3,54]],["add_sub_machine"],["port","addsub_i"]],["_00_",[[4,2],[4,11]],[[4,7],[4,11]],["add_sub_machine"],["variable","wire"]],["_01_",[[5,2],[5,11]],[[5,7],[5,11]],["add_sub_machine"],["variable","wire"]],["_02_",[[6,2],[6,11]],[[6,7],[6,11]],["add_sub_machine"],["variable","wire"]],["_03_",[[7,2],[7,11]],[[7,7],[7,11]],["add_sub_machine"],["variable","wire"]],["_04_",[[8,2],[8,11]],[[8,7],[8,11]],["add_sub_machine"],["variable","wire"]],["_05_",[[9,2],[9,11]],[[9,7],[9,11]],["add_sub_machine"],["variable","wire"]],["_06_",[[10,2],[10,11]],[[10,7],[10,11]],["add_sub_machine"],["variable","wire"]],["_07_",[[11,2],[11,11]],[[11,7],[11,11]],["add_sub_machine"],["variable","wire"]],["_08_",[[12,2],[12,11]],[[12,7],[12,11]],["add_sub_machine"],["variable","wire"]],["_09_",[[13,2],[13,11]],[[13,7],[13,11]],["add_sub_machine"],["variable","wire"]],["_10_",[[14,2],[14,11]],[[14,7],[14,11]],["add_sub_machine"],["variable","wire"]],["_11_",[[15,2],[15,11]],[[15,7],[15,11]],["add_sub_machine"],["variable","wire"]],["_12_",[[16,2],[16,11]],[[16,7],[16,11]],["add_sub_machine"],["variable","wire"]],["_13_",[[17,2],[17,11]],[[17,7],[17,11]],["add_sub_machine"],["variable","wire"]],["_14_",[[18,2],[18,11]],[[18,7],[18,11]],["add_sub_machine"],["variable","wire"]],["_15_",[[19,2],[19,11]],[[19,7],[19,11]],["add_sub_machine"],["variable","wire"]],["_16_",[[20,2],[20,11]],[[20,7],[20,11]],["add_sub_machine"],["variable","wire"]],["_17_",[[21,2],[21,11]],[[21,7],[21,11]],["add_sub_machine"],["variable","wire"]],["_18_",[[22,2],[22,11]],[[22,7],[22,11]],["add_sub_machine"],["variable","wire"]],["_19_",[[23,2],[23,11]],[[23,7],[23,11]],["add_sub_machine"],["variable","wire"]],["_20_",[[24,2],[24,11]],[[24,7],[24,11]],["add_sub_machine"],["variable","wire"]],["_21_",[[25,2],[25,11]],[[25,7],[25,11]],["add_sub_machine"],["variable","wire"]],["_22_",[[26,2],[26,11]],[[26,7],[26,11]],["add_sub_machine"],["variable","wire"]],["_23_",[[27,2],[27,11]],[[27,7],[27,11]],["add_sub_machine"],["variable","wire"]],["_24_",[[28,2],[28,11]],[[28,7],[28,11]],["add_sub_machine"],["variable","wire"]],["_25_",[[29,2],[29,11]],[[29,7],[29,11]],["add_sub_machine"],["variable","wire"]],["_26_",[[30,2],[30,11]],[[30,7],[30,11]],["add_sub_machine"],["variable","wire"]],["_27_",[[31,2],[31,11]],[[31,7],[31,11]],["add_sub_machine"],["variable","wire"]],["_28_",[[32,2],[32,11]],[[32,7],[32,11]],["add_sub_machine"],["variable","wire"]],["_29_",[[33,2],[33,11]],[[33,7],[33,11]],["add_sub_machine"],["variable","wire"]],["_30_",[[34,2],[34,11]],[[34,7],[34,11]],["add_sub_machine"],["variable","wire"]],["addsub_i",[[36,8],[36,16]],[[36,8],[36,16]],["add_sub_machine"],["port"]],["addsub_i",[[37,2],[37,15]],[[37,7],[37,15]],["add_sub_machine"],["variable","wire"]],["clk_i",[[40,2],[40,12]],[[40,7],[40,12]],["add_sub_machine"],["variable","wire"]],["out_o",[[42,9],[42,20]],[[42,15],[42,20]],["add_sub_machine"],["port"]],["out_o",[[43,2],[43,18]],[[43,13],[43,18]],["add_sub_machine"],["variable","wire"]],["reset_i",[[45,8],[45,15]],[[45,8],[45,15]],["add_sub_machine"],["port"]],["reset_i",[[46,2],[46,14]],[[46,7],[46,14]],["add_sub_machine"],["variable","wire"]],["value_n",[[48,2],[48,20]],[[48,13],[48,20]],["add_sub_machine"],["variable","wire"]],["value_p",[[50,2],[50,20]],[[50,13],[50,20]],["add_sub_machine"],["variable","wire"]],["_31_",[[51,2],[54,3]],[[51,6],[51,10]],["add_sub_machine"],["instance","NOT"]],["_32_",[[55,2],[58,3]],[[55,6],[55,10]],["add_sub_machine"],["instance","NOT"]],["_33_",[[59,2],[62,3]],[[59,6],[59,10]],["add_sub_machine"],["instance","NOT"]],["_34_",[[63,2],[66,3]],[[63,6],[63,10]],["add_sub_machine"],["instance","NOT"]],["_35_",[[67,2],[70,3]],[[67,6],[67,10]],["add_sub_machine"],["instance","NOT"]],["_36_",[[71,2],[75,3]],[[71,6],[71,10]],["add_sub_machine"],["instance","NOR"]],["_37_",[[76,2],[79,3]],[[76,6],[76,10]],["add_sub_machine"],["instance","NOT"]],["_38_",[[80,2],[84,3]],[[80,6],[80,10]],["add_sub_machine"],["instance","NOR"]],["_39_",[[85,2],[89,3]],[[85,7],[85,11]],["add_sub_machine"],["instance","NAND"]],["_40_",[[90,2],[94,3]],[[90,6],[90,10]],["add_sub_machine"],["instance","NOR"]],["_41_",[[95,2],[99,3]],[[95,7],[95,11]],["add_sub_machine"],["instance","NAND"]],["_42_",[[100,2],[104,3]],[[100,6],[100,10]],["add_sub_machine"],["instance","NOR"]],["_43_",[[105,2],[109,3]],[[105,7],[105,11]],["add_sub_machine"],["instance","NAND"]],["_44_",[[110,2],[114,3]],[[110,6],[110,10]],["add_sub_machine"],["instance","NOR"]],["_45_",[[115,2],[119,3]],[[115,6],[115,10]],["add_sub_machine"],["instance","NOR"]],["_46_",[[120,2],[124,3]],[[120,6],[120,10]],["add_sub_machine"],["instance","NOR"]],["_47_",[[125,2],[129,3]],[[125,7],[125,11]],["add_sub_machine"],["instance","NAND"]],["_48_",[[130,2],[134,3]],[[130,6],[130,10]],["add_sub_machine"],["instance","NOR"]],["_49_",[[135,2],[139,3]],[[135,7],[135,11]],["add_sub_machine"],["instance","NAND"]],["_50_",[[140,2],[144,3]],[[140,6],[140,10]],["add_sub_machine"],["instance","NOR"]],["_51_",[[145,2],[149,3]],[[145,7],[145,11]],["add_sub_machine"],["instance","NAND"]],["_52_",[[150,2],[154,3]],[[150,6],[150,10]],["add_sub_machine"],["instance","NOR"]],["_53_",[[155,2],[159,3]],[[155,7],[155,11]],["add_sub_machine"],["instance","NAND"]],["_54_",[[160,2],[164,3]],[[160,7],[160,11]],["add_sub_machine"],["instance","NAND"]],["_55_",[[165,2],[169,3]],[[165,7],[165,11]],["add_sub_machine"],["instance","NAND"]],["_56_",[[170,2],[174,3]],[[170,7],[170,11]],["add_sub_machine"],["instance","NAND"]],["_57_",[[175,2],[179,3]],[[175,6],[175,10]],["add_sub_machine"],["instance","NOR"]],["_58_",[[180,2],[184,3]],[[180,7],[180,11]],["add_sub_machine"],["instance","NAND"]],["_59_",[[185,2],[189,3]],[[185,6],[185,10]],["add_sub_machine"],["instance","NOR"]],["_60_",[[190,2],[194,3]],[[190,7],[190,11]],["add_sub_machine"],["instance","NAND"]],["_61_",[[195,2],[199,3]],[[195,6],[195,10]],["add_sub_machine"],["instance","NOR"]],["_62_",[[200,2],[204,3]],[[200,7],[200,11]],["add_sub_machine"],["instance","NAND"]],["_63_",[[205,2],[209,3]],[[205,6],[205,10]],["add_sub_machine"],["instance","NOR"]],["_64_",[[210,2],[214,3]],[[210,6],[210,10]],["add_sub_machine"],["instance","NOR"]],["_65_",[[215,2],[219,3]],[[215,6],[215,10]],["add_sub_machine"],["instance","NOR"]],["_66_",[[221,2],[227,3]],[[221,8],[221,12]],["add_sub_machine"],["instance","DFFSR"]],["_67_",[[229,2],[235,3]],[[229,8],[229,12]],["add_sub_machine"],["instance","DFFSR"]],["_68_",[[237,2],[243,3]],[[237,8],[237,12]],["add_sub_machine"],["instance","DFFSR"]],["_69_",[[245,2],[251,3]],[[245,8],[245,12]],["add_sub_machine"],["instance","DFFSR"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.02_add_sub_machine/testbench.sv",[[[[[["testbench",[[2,0],[2,19]],[[2,7],[2,16]],[],["module"]],[65,6]],[[["clk",[[4,2],[4,11]],[[4,8],[4,11]],["testbench"],["variable","logic"]],["reset",[[5,2],[5,13]],[[5,8],[5,13]],["testbench"],["variable","logic"]],["addsub",[[6,2],[6,14]],[[6,8],[6,14]],["testbench"],["variable","logic"]],["out",[[9,2],[9,17]],[[9,14],[9,17]],["testbench"],["variable","logic"]],["fsm",[[12,2],[17,3]],[[12,18],[12,21]],["testbench"],["instance","add_sub_machine"]],["cc",[[26,2],[26,16]],[[26,10],[26,12]],["testbench"],["variable","integer"]],["i",[[27,2],[27,11]],[[27,10],[27,11]],["testbench"],["variable","integer"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.03_blocking_vs_nonblocking/blocking_vs_nonblocking.sv",[[[[[["blocking_vs_nonblocking",[[0,0],[4,2]],[[0,7],[0,30]],[],["module"]],[34,9]],[[["clk_i",[[1,4],[1,21]],[[1,16],[1,21]],["blocking_vs_nonblocking"],["port","logic"]],["reset_i",[[2,4],[2,23]],[[2,16],[2,23]],["blocking_vs_nonblocking"],["port","logic"]],["out_o1",[[3,4],[3,29]],[[3,23],[3,29]],["blocking_vs_nonblocking"],["port","logic"]],["out_o2",[[3,31],[3,37]],[[3,31],[3,37]],["blocking_vs_nonblocking"],["port","out_o1"]],["out_o3",[[3,39],[3,45]],[[3,39],[3,45]],["blocking_vs_nonblocking"],["port","out_o2"]],["value_1",[[5,4],[5,23]],[[5,16],[5,23]],["blocking_vs_nonblocking"],["variable","logic"]],["value_2",[[5,4],[5,32]],[[5,25],[5,32]],["blocking_vs_nonblocking"],["variable","value_1"]],["value_3",[[5,4],[5,41]],[[5,34],[5,41]],["blocking_vs_nonblocking"],["variable","value_2"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.03_blocking_vs_nonblocking/testbench.sv",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[55,6]],[[["clk",[[3,2],[3,11]],[[3,8],[3,11]],["testbench"],["variable","logic"]],["reset",[[4,2],[4,13]],[[4,8],[4,13]],["testbench"],["variable","logic"]],["out1",[[7,2],[7,18]],[[7,14],[7,18]],["testbench"],["variable","logic"]],["out2",[[7,2],[7,24]],[[7,20],[7,24]],["testbench"],["variable","out1"]],["out3",[[7,2],[7,30]],[[7,26],[7,30]],["testbench"],["variable","out2"]],["fsm",[[10,2],[16,3]],[[10,26],[10,29]],["testbench"],["instance","blocking_vs_nonblocking"]],["cc",[[25,2],[25,16]],[[25,10],[25,12]],["testbench"],["variable","integer"]],["i",[[26,2],[26,11]],[[26,10],[26,11]],["testbench"],["variable","integer"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.04_moore_fsm/moore_fsm.sv",[[[[[["state_machine",[[0,0],[5,2]],[[0,7],[0,20]],[],["module"]],[48,9]],[[["clk_i",[[1,4],[1,21]],[[1,16],[1,21]],["state_machine"],["port","logic"]],["reset_i",[[2,4],[2,23]],[[2,16],[2,23]],["state_machine"],["port","logic"]],["in_i",[[3,4],[3,20]],[[3,16],[3,20]],["state_machine"],["port","logic"]],["out_o",[[4,4],[4,28]],[[4,23],[4,28]],["state_machine"],["port","logic"]],["STATE_A",[[6,31],[6,38]],[[6,31],[6,38]],["state_machine"],["enum_member","#AnonymousEnum8"]],["STATE_B",[[6,40],[6,47]],[[6,40],[6,47]],["state_machine"],["enum_member","#AnonymousEnum8"]],["STATE_C",[[6,49],[6,56]],[[6,49],[6,56]],["state_machine"],["enum_member","#AnonymousEnum8"]],["state_t",[[6,4],[6,67]],[[6,59],[6,66]],["state_machine"],["typedef","#AnonymousEnum8"]],["state_p",[[7,4],[7,19]],[[7,12],[7,19]],["state_machine"],["variable","state_t"]],["state_n",[[7,4],[7,28]],[[7,21],[7,28]],["state_machine"],["variable","state_p"]],["out_value",[[8,4],[8,25]],[[8,16],[8,25]],["state_machine"],["variable","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.04_moore_fsm/testbench.sv",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[60,6]],[[["clk",[[3,2],[3,11]],[[3,8],[3,11]],["testbench"],["variable","logic"]],["reset",[[4,2],[4,13]],[[4,8],[4,13]],["testbench"],["variable","logic"]],["in",[[5,2],[5,10]],[[5,8],[5,10]],["testbench"],["variable","logic"]],["out",[[8,2],[8,17]],[[8,14],[8,17]],["testbench"],["variable","logic"]],["fsm",[[11,2],[16,3]],[[11,16],[11,19]],["testbench"],["instance","state_machine"]],["cc",[[25,2],[25,16]],[[25,10],[25,12]],["testbench"],["variable","integer"]],["i",[[26,2],[26,11]],[[26,10],[26,11]],["testbench"],["variable","integer"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.05_mealy_fsm/mealy.sv",[[[[[["state_machine",[[0,0],[5,2]],[[0,7],[0,20]],[],["module"]],[48,9]],[[["clk_i",[[1,2],[1,19]],[[1,14],[1,19]],["state_machine"],["port","logic"]],["reset_i",[[2,2],[2,21]],[[2,14],[2,21]],["state_machine"],["port","logic"]],["in_i",[[3,2],[3,18]],[[3,14],[3,18]],["state_machine"],["port","logic"]],["out_o",[[4,2],[4,26]],[[4,21],[4,26]],["state_machine"],["port","logic"]],["STATE_A",[[6,29],[6,36]],[[6,29],[6,36]],["state_machine"],["enum_member","#AnonymousEnum9"]],["STATE_B",[[6,38],[6,45]],[[6,38],[6,45]],["state_machine"],["enum_member","#AnonymousEnum9"]],["STATE_C",[[6,47],[6,54]],[[6,47],[6,54]],["state_machine"],["enum_member","#AnonymousEnum9"]],["state_t",[[6,2],[6,65]],[[6,57],[6,64]],["state_machine"],["typedef","#AnonymousEnum9"]],["state_p",[[7,2],[7,17]],[[7,10],[7,17]],["state_machine"],["variable","state_t"]],["state_n",[[7,2],[7,26]],[[7,19],[7,26]],["state_machine"],["variable","state_p"]],["out",[[8,2],[8,17]],[[8,14],[8,17]],["state_machine"],["variable","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.05_mealy_fsm/mealy.v",[[[[[["state_machine",[[0,0],[5,2]],[[0,7],[0,20]],[],["module"]],[51,8]],[[["clk_i",[[1,1],[1,6]],[[1,1],[1,6]],["state_machine"],["port"]],["reset_i",[[2,1],[2,8]],[[2,1],[2,8]],["state_machine"],["port","clk_i"]],["in_i",[[3,1],[3,5]],[[3,1],[3,5]],["state_machine"],["port","reset_i"]],["out_o",[[4,1],[4,6]],[[4,1],[4,6]],["state_machine"],["port","in_i"]],["_sv2v_0",[[6,1],[6,12]],[[6,5],[6,12]],["state_machine"],["variable","reg"]],["clk_i",[[7,7],[7,17]],[[7,12],[7,17]],["state_machine"],["port","wire"]],["reset_i",[[8,7],[8,19]],[[8,12],[8,19]],["state_machine"],["port","wire"]],["in_i",[[9,7],[9,16]],[[9,12],[9,16]],["state_machine"],["port","wire"]],["out_o",[[10,8],[10,24]],[[10,19],[10,24]],["state_machine"],["port","wire"]],["state_p",[[11,1],[11,18]],[[11,11],[11,18]],["state_machine"],["variable","reg"]],["state_n",[[12,1],[12,18]],[[12,11],[12,18]],["state_machine"],["variable","reg"]],["out",[[13,1],[13,14]],[[13,11],[13,14]],["state_machine"],["variable","reg"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.05_mealy_fsm/syn.v",[[[[[["\\$abstract\\state_machine ",[[3,0],[3,35]],[[3,7],[3,32]],[],["module"]],[5,0]],[]],[[["state_machine",[[7,0],[7,50]],[[7,7],[7,20]],[],["module"]],[94,9]],[[["clk_i",[[15,8],[15,13]],[[15,8],[15,13]],["state_machine"],["port"]],["reset_i",[[7,28],[7,35]],[[7,28],[7,35]],["state_machine"],["port","clk_i"]],["in_i",[[7,37],[7,41]],[[7,37],[7,41]],["state_machine"],["port","reset_i"]],["out_o",[[7,43],[7,48]],[[7,43],[7,48]],["state_machine"],["port","in_i"]],["_00_",[[8,2],[8,11]],[[8,7],[8,11]],["state_machine"],["variable","wire"]],["_01_",[[9,2],[9,11]],[[9,7],[9,11]],["state_machine"],["variable","wire"]],["_02_",[[10,2],[10,11]],[[10,7],[10,11]],["state_machine"],["variable","wire"]],["_03_",[[11,2],[11,11]],[[11,7],[11,11]],["state_machine"],["variable","wire"]],["_04_",[[12,2],[12,11]],[[12,7],[12,11]],["state_machine"],["variable","wire"]],["_05_",[[13,2],[13,11]],[[13,7],[13,11]],["state_machine"],["variable","wire"]],["clk_i",[[16,2],[16,12]],[[16,7],[16,12]],["state_machine"],["variable","wire"]],["in_i",[[18,8],[18,12]],[[18,8],[18,12]],["state_machine"],["port"]],["in_i",[[19,2],[19,11]],[[19,7],[19,11]],["state_machine"],["variable","wire"]],["out",[[21,2],[21,16]],[[21,13],[21,16]],["state_machine"],["variable","wire"]],["out_o",[[23,9],[23,20]],[[23,15],[23,20]],["state_machine"],["port"]],["out_o",[[24,2],[24,18]],[[24,13],[24,18]],["state_machine"],["variable","wire"]],["reset_i",[[26,8],[26,15]],[[26,8],[26,15]],["state_machine"],["port"]],["reset_i",[[27,2],[27,14]],[[27,7],[27,14]],["state_machine"],["variable","wire"]],["state_p",[[29,2],[29,20]],[[29,13],[29,20]],["state_machine"],["variable","wire"]],["_06_",[[30,2],[33,3]],[[30,6],[30,10]],["state_machine"],["instance","NOT"]],["_07_",[[34,2],[38,3]],[[34,7],[34,11]],["state_machine"],["instance","NAND"]],["_08_",[[39,2],[43,3]],[[39,7],[39,11]],["state_machine"],["instance","NAND"]],["_09_",[[44,2],[48,3]],[[44,7],[44,11]],["state_machine"],["instance","NAND"]],["_10_",[[49,2],[53,3]],[[49,6],[49,10]],["state_machine"],["instance","NOR"]],["_11_",[[54,2],[58,3]],[[54,6],[54,10]],["state_machine"],["instance","NOR"]],["_12_",[[59,2],[63,3]],[[59,6],[59,10]],["state_machine"],["instance","NOR"]],["_13_",[[64,2],[67,3]],[[64,6],[64,10]],["state_machine"],["instance","BUF"]],["_14_",[[68,2],[71,3]],[[68,6],[68,10]],["state_machine"],["instance","BUF"]],["_15_",[[72,2],[78,3]],[[72,8],[72,12]],["state_machine"],["instance","DFFSR"]],["_16_",[[79,2],[85,3]],[[79,8],[79,12]],["state_machine"],["instance","DFFSR"]],["_17_",[[86,2],[92,3]],[[86,8],[86,12]],["state_machine"],["instance","DFFSR"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.05_mealy_fsm/testbench.sv",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[68,6]],[[["clk",[[3,2],[3,11]],[[3,8],[3,11]],["testbench"],["variable","logic"]],["reset",[[4,2],[4,13]],[[4,8],[4,13]],["testbench"],["variable","logic"]],["in",[[5,2],[5,10]],[[5,8],[5,10]],["testbench"],["variable","logic"]],["out",[[8,2],[8,17]],[[8,14],[8,17]],["testbench"],["variable","logic"]],["fsm",[[11,2],[16,3]],[[11,16],[11,19]],["testbench"],["instance","state_machine"]],["cc",[[25,2],[25,16]],[[25,10],[25,12]],["testbench"],["variable","integer"]],["i",[[26,2],[26,11]],[[26,10],[26,11]],["testbench"],["variable","integer"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.06_asm_generic_example/asm_dp_example.sv",[[[[[["asm_dp_example",[[0,0],[5,2]],[[0,7],[0,21]],[],["module"]],[85,9]],[[["clk_i",[[1,2],[1,19]],[[1,14],[1,19]],["asm_dp_example"],["port","logic"]],["reset_i",[[2,2],[2,21]],[[2,14],[2,21]],["asm_dp_example"],["port","logic"]],["in_i",[[3,2],[3,18]],[[3,14],[3,18]],["asm_dp_example"],["port","logic"]],["out_o",[[4,2],[4,26]],[[4,21],[4,26]],["asm_dp_example"],["port","logic"]],["STATE_A",[[8,29],[8,36]],[[8,29],[8,36]],["asm_dp_example"],["enum_member","#AnonymousEnum10"]],["STATE_B",[[8,38],[8,45]],[[8,38],[8,45]],["asm_dp_example"],["enum_member","#AnonymousEnum10"]],["STATE_C",[[8,47],[8,54]],[[8,47],[8,54]],["asm_dp_example"],["enum_member","#AnonymousEnum10"]],["state_t",[[8,2],[8,65]],[[8,57],[8,64]],["asm_dp_example"],["typedef","#AnonymousEnum10"]],["state_p",[[9,2],[9,17]],[[9,10],[9,17]],["asm_dp_example"],["variable","state_t"]],["state_n",[[9,2],[9,26]],[[9,19],[9,26]],["asm_dp_example"],["variable","state_p"]],["x_n",[[11,2],[11,17]],[[11,14],[11,17]],["asm_dp_example"],["variable","logic"]],["x_p",[[11,2],[11,22]],[[11,19],[11,22]],["asm_dp_example"],["variable","x_n"]],["y_n",[[11,2],[11,27]],[[11,24],[11,27]],["asm_dp_example"],["variable","x_p"]],["y_p",[[11,2],[11,32]],[[11,29],[11,32]],["asm_dp_example"],["variable","y_n"]],["out_value",[[14,2],[14,23]],[[14,14],[14,23]],["asm_dp_example"],["variable","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.06_asm_generic_example/testbench.sv",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[68,6]],[[["clk",[[3,2],[3,11]],[[3,8],[3,11]],["testbench"],["variable","logic"]],["reset",[[4,2],[4,13]],[[4,8],[4,13]],["testbench"],["variable","logic"]],["in",[[5,2],[5,10]],[[5,8],[5,10]],["testbench"],["variable","logic"]],["out",[[8,2],[8,17]],[[8,14],[8,17]],["testbench"],["variable","logic"]],["fsm",[[11,2],[16,3]],[[11,17],[11,20]],["testbench"],["instance","asm_dp_example"]],["cc",[[25,2],[25,16]],[[25,10],[25,12]],["testbench"],["variable","integer"]],["i",[[26,2],[26,11]],[[26,10],[26,11]],["testbench"],["variable","integer"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.07_asm_generic_example_with_separate_datapath/asm_dp_example.sv",[[[[[["light_moserhofgasse",[[0,0],[5,2]],[[0,7],[0,26]],[],["module"]],[112,9]],[[["clk_i",[[1,2],[1,19]],[[1,14],[1,19]],["light_moserhofgasse"],["port","logic"]],["reset_i",[[2,2],[2,21]],[[2,14],[2,21]],["light_moserhofgasse"],["port","logic"]],["in_i",[[3,2],[3,18]],[[3,14],[3,18]],["light_moserhofgasse"],["port","logic"]],["out_o",[[4,2],[4,26]],[[4,21],[4,26]],["light_moserhofgasse"],["port","logic"]],["STATE_A",[[8,29],[8,36]],[[8,29],[8,36]],["light_moserhofgasse"],["enum_member","#AnonymousEnum11"]],["STATE_B",[[8,38],[8,45]],[[8,38],[8,45]],["light_moserhofgasse"],["enum_member","#AnonymousEnum11"]],["STATE_C",[[8,47],[8,54]],[[8,47],[8,54]],["light_moserhofgasse"],["enum_member","#AnonymousEnum11"]],["state_t",[[8,2],[8,65]],[[8,57],[8,64]],["light_moserhofgasse"],["typedef","#AnonymousEnum11"]],["state_p",[[9,2],[9,17]],[[9,10],[9,17]],["light_moserhofgasse"],["variable","state_t"]],["state_n",[[9,2],[9,26]],[[9,19],[9,26]],["light_moserhofgasse"],["variable","state_p"]],["out_value",[[11,2],[11,23]],[[11,14],[11,23]],["light_moserhofgasse"],["variable","logic"]],["clrx",[[12,2],[12,12]],[[12,8],[12,12]],["light_moserhofgasse"],["variable","logic"]],["incx",[[12,2],[12,18]],[[12,14],[12,18]],["light_moserhofgasse"],["variable","clrx"]],["clry",[[12,2],[12,24]],[[12,20],[12,24]],["light_moserhofgasse"],["variable","incx"]],["ldy",[[12,2],[12,29]],[[12,26],[12,29]],["light_moserhofgasse"],["variable","clry"]],["x_n",[[76,2],[76,17]],[[76,14],[76,17]],["light_moserhofgasse"],["variable","logic"]],["x_p",[[76,2],[76,22]],[[76,19],[76,22]],["light_moserhofgasse"],["variable","x_n"]],["y_n",[[76,2],[76,27]],[[76,24],[76,27]],["light_moserhofgasse"],["variable","x_p"]],["y_p",[[76,2],[76,32]],[[76,29],[76,32]],["light_moserhofgasse"],["variable","y_n"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.07_asm_generic_example_with_separate_datapath/testbench.sv",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[68,6]],[[["clk",[[3,2],[3,11]],[[3,8],[3,11]],["testbench"],["variable","logic"]],["reset",[[4,2],[4,13]],[[4,8],[4,13]],["testbench"],["variable","logic"]],["in",[[5,2],[5,10]],[[5,8],[5,10]],["testbench"],["variable","logic"]],["out",[[8,2],[8,17]],[[8,14],[8,17]],["testbench"],["variable","logic"]],["fsm",[[11,2],[16,3]],[[11,17],[11,20]],["testbench"],["instance","asm_dp_example"]],["cc",[[25,2],[25,16]],[[25,10],[25,12]],["testbench"],["variable","integer"]],["i",[[26,2],[26,11]],[[26,10],[26,11]],["testbench"],["variable","integer"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.08_stopwatch/stopwatch.sv",[[[[[["stopwatch",[[1,0],[7,2]],[[1,7],[1,16]],[],["module"]],[62,9]],[[["clk_i",[[2,4],[2,21]],[[2,16],[2,21]],["stopwatch"],["port","logic"]],["reset_i",[[3,4],[3,23]],[[3,16],[3,23]],["stopwatch"],["port","logic"]],["count_i",[[4,4],[4,23]],[[4,16],[4,23]],["stopwatch"],["port","logic"]],["clear_i",[[5,4],[5,23]],[[5,16],[5,23]],["stopwatch"],["port","logic"]],["time_o",[[6,4],[6,29]],[[6,23],[6,29]],["stopwatch"],["port","logic"]],["STATE_STOPPED",[[9,12],[9,25]],[[9,12],[9,25]],["stopwatch"],["enum_member","#AnonymousEnum12"]],["STATE_COUNTING",[[9,27],[9,41]],[[9,27],[9,41]],["stopwatch"],["enum_member","#AnonymousEnum12"]],["state_p",[[9,0],[9,50]],[[9,43],[9,50]],["stopwatch"],["variable","#AnonymousEnum12"]],["state_n",[[9,0],[9,59]],[[9,52],[9,59]],["stopwatch"],["variable","#AnonymousEnum12"]],["time_p",[[11,0],[11,18]],[[11,12],[11,18]],["stopwatch"],["variable","logic"]],["time_n",[[11,0],[11,26]],[[11,20],[11,26]],["stopwatch"],["variable","time_p"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.08_stopwatch/stopwatch.v",[[[[[["stopwatch",[[0,0],[6,2]],[[0,7],[0,16]],[],["module"]],[55,8]],[[["clk_i",[[1,1],[1,6]],[[1,1],[1,6]],["stopwatch"],["port"]],["reset_i",[[2,1],[2,8]],[[2,1],[2,8]],["stopwatch"],["port","clk_i"]],["count_i",[[3,1],[3,8]],[[3,1],[3,8]],["stopwatch"],["port","reset_i"]],["clear_i",[[4,1],[4,8]],[[4,1],[4,8]],["stopwatch"],["port","count_i"]],["time_o",[[5,1],[5,7]],[[5,1],[5,7]],["stopwatch"],["port","clear_i"]],["_sv2v_0",[[7,1],[7,12]],[[7,5],[7,12]],["stopwatch"],["variable","reg"]],["clk_i",[[8,7],[8,17]],[[8,12],[8,17]],["stopwatch"],["port","wire"]],["reset_i",[[9,7],[9,19]],[[9,12],[9,19]],["stopwatch"],["port","wire"]],["count_i",[[10,7],[10,19]],[[10,12],[10,19]],["stopwatch"],["port","wire"]],["clear_i",[[11,7],[11,19]],[[11,12],[11,19]],["stopwatch"],["port","wire"]],["time_o",[[12,8],[12,25]],[[12,19],[12,25]],["stopwatch"],["port","wire"]],["state_p",[[13,1],[13,12]],[[13,5],[13,12]],["stopwatch"],["variable","reg"]],["state_n",[[14,1],[14,12]],[[14,5],[14,12]],["stopwatch"],["variable","reg"]],["time_p",[[15,1],[15,17]],[[15,11],[15,17]],["stopwatch"],["variable","reg"]],["time_n",[[16,1],[16,17]],[[16,11],[16,17]],["stopwatch"],["variable","reg"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.08_stopwatch/syn.v",[[[[[["stopwatch",[[3,0],[3,59]],[[3,7],[3,16]],[],["module"]],[382,9]],[[["clk_i",[[56,8],[56,13]],[[56,8],[56,13]],["stopwatch"],["port"]],["reset_i",[[3,24],[3,31]],[[3,24],[3,31]],["stopwatch"],["port","clk_i"]],["count_i",[[3,33],[3,40]],[[3,33],[3,40]],["stopwatch"],["port","reset_i"]],["clear_i",[[3,42],[3,49]],[[3,42],[3,49]],["stopwatch"],["port","count_i"]],["time_o",[[3,51],[3,57]],[[3,51],[3,57]],["stopwatch"],["port","clear_i"]],["_000_",[[4,2],[4,12]],[[4,7],[4,12]],["stopwatch"],["variable","wire"]],["_001_",[[5,2],[5,12]],[[5,7],[5,12]],["stopwatch"],["variable","wire"]],["_002_",[[6,2],[6,12]],[[6,7],[6,12]],["stopwatch"],["variable","wire"]],["_003_",[[7,2],[7,12]],[[7,7],[7,12]],["stopwatch"],["variable","wire"]],["_004_",[[8,2],[8,12]],[[8,7],[8,12]],["stopwatch"],["variable","wire"]],["_005_",[[9,2],[9,12]],[[9,7],[9,12]],["stopwatch"],["variable","wire"]],["_006_",[[10,2],[10,12]],[[10,7],[10,12]],["stopwatch"],["variable","wire"]],["_007_",[[11,2],[11,12]],[[11,7],[11,12]],["stopwatch"],["variable","wire"]],["_008_",[[12,2],[12,12]],[[12,7],[12,12]],["stopwatch"],["variable","wire"]],["_009_",[[13,2],[13,12]],[[13,7],[13,12]],["stopwatch"],["variable","wire"]],["_010_",[[14,2],[14,12]],[[14,7],[14,12]],["stopwatch"],["variable","wire"]],["_011_",[[15,2],[15,12]],[[15,7],[15,12]],["stopwatch"],["variable","wire"]],["_012_",[[16,2],[16,12]],[[16,7],[16,12]],["stopwatch"],["variable","wire"]],["_013_",[[17,2],[17,12]],[[17,7],[17,12]],["stopwatch"],["variable","wire"]],["_014_",[[18,2],[18,12]],[[18,7],[18,12]],["stopwatch"],["variable","wire"]],["_015_",[[19,2],[19,12]],[[19,7],[19,12]],["stopwatch"],["variable","wire"]],["_016_",[[20,2],[20,12]],[[20,7],[20,12]],["stopwatch"],["variable","wire"]],["_017_",[[21,2],[21,12]],[[21,7],[21,12]],["stopwatch"],["variable","wire"]],["_018_",[[22,2],[22,12]],[[22,7],[22,12]],["stopwatch"],["variable","wire"]],["_019_",[[23,2],[23,12]],[[23,7],[23,12]],["stopwatch"],["variable","wire"]],["_020_",[[24,2],[24,12]],[[24,7],[24,12]],["stopwatch"],["variable","wire"]],["_021_",[[25,2],[25,12]],[[25,7],[25,12]],["stopwatch"],["variable","wire"]],["_022_",[[26,2],[26,12]],[[26,7],[26,12]],["stopwatch"],["variable","wire"]],["_023_",[[27,2],[27,12]],[[27,7],[27,12]],["stopwatch"],["variable","wire"]],["_024_",[[28,2],[28,12]],[[28,7],[28,12]],["stopwatch"],["variable","wire"]],["_025_",[[29,2],[29,12]],[[29,7],[29,12]],["stopwatch"],["variable","wire"]],["_026_",[[30,2],[30,12]],[[30,7],[30,12]],["stopwatch"],["variable","wire"]],["_027_",[[31,2],[31,12]],[[31,7],[31,12]],["stopwatch"],["variable","wire"]],["_028_",[[32,2],[32,12]],[[32,7],[32,12]],["stopwatch"],["variable","wire"]],["_029_",[[33,2],[33,12]],[[33,7],[33,12]],["stopwatch"],["variable","wire"]],["_030_",[[34,2],[34,12]],[[34,7],[34,12]],["stopwatch"],["variable","wire"]],["_031_",[[35,2],[35,12]],[[35,7],[35,12]],["stopwatch"],["variable","wire"]],["_032_",[[36,2],[36,12]],[[36,7],[36,12]],["stopwatch"],["variable","wire"]],["_033_",[[37,2],[37,12]],[[37,7],[37,12]],["stopwatch"],["variable","wire"]],["_034_",[[38,2],[38,12]],[[38,7],[38,12]],["stopwatch"],["variable","wire"]],["_035_",[[39,2],[39,12]],[[39,7],[39,12]],["stopwatch"],["variable","wire"]],["_036_",[[40,2],[40,12]],[[40,7],[40,12]],["stopwatch"],["variable","wire"]],["_037_",[[41,2],[41,12]],[[41,7],[41,12]],["stopwatch"],["variable","wire"]],["_038_",[[42,2],[42,12]],[[42,7],[42,12]],["stopwatch"],["variable","wire"]],["_039_",[[43,2],[43,12]],[[43,7],[43,12]],["stopwatch"],["variable","wire"]],["_040_",[[44,2],[44,12]],[[44,7],[44,12]],["stopwatch"],["variable","wire"]],["_041_",[[45,2],[45,12]],[[45,7],[45,12]],["stopwatch"],["variable","wire"]],["_042_",[[46,2],[46,12]],[[46,7],[46,12]],["stopwatch"],["variable","wire"]],["_043_",[[47,2],[47,12]],[[47,7],[47,12]],["stopwatch"],["variable","wire"]],["_044_",[[48,2],[48,12]],[[48,7],[48,12]],["stopwatch"],["variable","wire"]],["_045_",[[49,2],[49,12]],[[49,7],[49,12]],["stopwatch"],["variable","wire"]],["_046_",[[50,2],[50,12]],[[50,7],[50,12]],["stopwatch"],["variable","wire"]],["_047_",[[51,2],[51,12]],[[51,7],[51,12]],["stopwatch"],["variable","wire"]],["clear_i",[[53,8],[53,15]],[[53,8],[53,15]],["stopwatch"],["port"]],["clear_i",[[54,2],[54,14]],[[54,7],[54,14]],["stopwatch"],["variable","wire"]],["clk_i",[[57,2],[57,12]],[[57,7],[57,12]],["stopwatch"],["variable","wire"]],["count_i",[[59,8],[59,15]],[[59,8],[59,15]],["stopwatch"],["port"]],["count_i",[[60,2],[60,14]],[[60,7],[60,14]],["stopwatch"],["variable","wire"]],["reset_i",[[62,8],[62,15]],[[62,8],[62,15]],["stopwatch"],["port"]],["reset_i",[[63,2],[63,14]],[[63,7],[63,14]],["stopwatch"],["variable","wire"]],["state_n",[[66,2],[66,14]],[[66,7],[66,14]],["stopwatch"],["variable","wire"]],["state_p",[[69,2],[69,14]],[[69,7],[69,14]],["stopwatch"],["variable","wire"]],["time_o",[[71,9],[71,21]],[[71,15],[71,21]],["stopwatch"],["port"]],["time_o",[[72,2],[72,19]],[[72,13],[72,19]],["stopwatch"],["variable","wire"]],["time_p",[[74,2],[74,19]],[[74,13],[74,19]],["stopwatch"],["variable","wire"]],["_048_",[[75,2],[78,3]],[[75,6],[75,11]],["stopwatch"],["instance","NOT"]],["_049_",[[79,2],[82,3]],[[79,6],[79,11]],["stopwatch"],["instance","NOT"]],["_050_",[[83,2],[86,3]],[[83,6],[83,11]],["stopwatch"],["instance","NOT"]],["_051_",[[87,2],[90,3]],[[87,6],[87,11]],["stopwatch"],["instance","NOT"]],["_052_",[[91,2],[94,3]],[[91,6],[91,11]],["stopwatch"],["instance","NOT"]],["_053_",[[95,2],[98,3]],[[95,6],[95,11]],["stopwatch"],["instance","NOT"]],["_054_",[[99,2],[103,3]],[[99,7],[99,12]],["stopwatch"],["instance","NAND"]],["_055_",[[104,2],[108,3]],[[104,7],[104,12]],["stopwatch"],["instance","NAND"]],["_056_",[[109,2],[112,3]],[[109,6],[109,11]],["stopwatch"],["instance","NOT"]],["_057_",[[113,2],[117,3]],[[113,7],[113,12]],["stopwatch"],["instance","NAND"]],["_058_",[[118,2],[121,3]],[[118,6],[118,11]],["stopwatch"],["instance","NOT"]],["_059_",[[122,2],[126,3]],[[122,6],[122,11]],["stopwatch"],["instance","NOR"]],["_060_",[[127,2],[130,3]],[[127,6],[127,11]],["stopwatch"],["instance","NOT"]],["_061_",[[131,2],[135,3]],[[131,7],[131,12]],["stopwatch"],["instance","NAND"]],["_062_",[[136,2],[140,3]],[[136,6],[136,11]],["stopwatch"],["instance","NOR"]],["_063_",[[141,2],[145,3]],[[141,6],[141,11]],["stopwatch"],["instance","NOR"]],["_064_",[[146,2],[150,3]],[[146,7],[146,12]],["stopwatch"],["instance","NAND"]],["_065_",[[151,2],[155,3]],[[151,7],[151,12]],["stopwatch"],["instance","NAND"]],["_066_",[[156,2],[160,3]],[[156,7],[156,12]],["stopwatch"],["instance","NAND"]],["_067_",[[161,2],[165,3]],[[161,6],[161,11]],["stopwatch"],["instance","NOR"]],["_068_",[[166,2],[170,3]],[[166,6],[166,11]],["stopwatch"],["instance","NOR"]],["_069_",[[171,2],[175,3]],[[171,7],[171,12]],["stopwatch"],["instance","NAND"]],["_070_",[[176,2],[180,3]],[[176,7],[176,12]],["stopwatch"],["instance","NAND"]],["_071_",[[181,2],[185,3]],[[181,7],[181,12]],["stopwatch"],["instance","NAND"]],["_072_",[[186,2],[190,3]],[[186,6],[186,11]],["stopwatch"],["instance","NOR"]],["_073_",[[191,2],[195,3]],[[191,6],[191,11]],["stopwatch"],["instance","NOR"]],["_074_",[[196,2],[200,3]],[[196,7],[196,12]],["stopwatch"],["instance","NAND"]],["_075_",[[201,2],[205,3]],[[201,7],[201,12]],["stopwatch"],["instance","NAND"]],["_076_",[[206,2],[210,3]],[[206,7],[206,12]],["stopwatch"],["instance","NAND"]],["_077_",[[211,2],[215,3]],[[211,6],[211,11]],["stopwatch"],["instance","NOR"]],["_078_",[[216,2],[220,3]],[[216,6],[216,11]],["stopwatch"],["instance","NOR"]],["_079_",[[221,2],[225,3]],[[221,7],[221,12]],["stopwatch"],["instance","NAND"]],["_080_",[[226,2],[230,3]],[[226,7],[226,12]],["stopwatch"],["instance","NAND"]],["_081_",[[231,2],[235,3]],[[231,7],[231,12]],["stopwatch"],["instance","NAND"]],["_082_",[[236,2],[240,3]],[[236,6],[236,11]],["stopwatch"],["instance","NOR"]],["_083_",[[241,2],[245,3]],[[241,6],[241,11]],["stopwatch"],["instance","NOR"]],["_084_",[[246,2],[250,3]],[[246,7],[246,12]],["stopwatch"],["instance","NAND"]],["_085_",[[251,2],[255,3]],[[251,7],[251,12]],["stopwatch"],["instance","NAND"]],["_086_",[[256,2],[260,3]],[[256,6],[256,11]],["stopwatch"],["instance","NOR"]],["_087_",[[261,2],[265,3]],[[261,7],[261,12]],["stopwatch"],["instance","NAND"]],["_088_",[[266,2],[269,3]],[[266,6],[266,11]],["stopwatch"],["instance","NOT"]],["_089_",[[270,2],[274,3]],[[270,6],[270,11]],["stopwatch"],["instance","NOR"]],["_090_",[[275,2],[278,3]],[[275,6],[275,11]],["stopwatch"],["instance","NOT"]],["_091_",[[279,2],[283,3]],[[279,7],[279,12]],["stopwatch"],["instance","NAND"]],["_092_",[[284,2],[288,3]],[[284,6],[284,11]],["stopwatch"],["instance","NOR"]],["_093_",[[289,2],[293,3]],[[289,6],[289,11]],["stopwatch"],["instance","NOR"]],["_094_",[[294,2],[298,3]],[[294,7],[294,12]],["stopwatch"],["instance","NAND"]],["_095_",[[299,2],[303,3]],[[299,7],[299,12]],["stopwatch"],["instance","NAND"]],["_096_",[[304,2],[308,3]],[[304,6],[304,11]],["stopwatch"],["instance","NOR"]],["_097_",[[310,2],[316,3]],[[310,8],[310,13]],["stopwatch"],["instance","DFFSR"]],["_098_",[[318,2],[324,3]],[[318,8],[318,13]],["stopwatch"],["instance","DFFSR"]],["_099_",[[326,2],[332,3]],[[326,8],[326,13]],["stopwatch"],["instance","DFFSR"]],["_100_",[[334,2],[340,3]],[[334,8],[334,13]],["stopwatch"],["instance","DFFSR"]],["_101_",[[342,2],[348,3]],[[342,8],[342,13]],["stopwatch"],["instance","DFFSR"]],["_102_",[[350,2],[356,3]],[[350,8],[350,13]],["stopwatch"],["instance","DFFSR"]],["_103_",[[358,2],[364,3]],[[358,8],[358,13]],["stopwatch"],["instance","DFFSR"]],["_104_",[[366,2],[372,3]],[[366,8],[366,13]],["stopwatch"],["instance","DFFSR"]],["_105_",[[374,2],[380,3]],[[374,8],[374,13]],["stopwatch"],["instance","DFFSR"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/SystemVerilog/con03.08_stopwatch/testbench.sv",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[68,6]],[[["clk",[[3,2],[3,11]],[[3,8],[3,11]],["testbench"],["variable","logic"]],["reset",[[4,2],[4,13]],[[4,8],[4,13]],["testbench"],["variable","logic"]],["count",[[5,2],[5,13]],[[5,8],[5,13]],["testbench"],["variable","logic"]],["clearit",[[6,2],[6,15]],[[6,8],[6,15]],["testbench"],["variable","logic"]],["out",[[9,2],[9,17]],[[9,14],[9,17]],["testbench"],["variable","logic"]],["fsm",[[12,2],[18,3]],[[12,12],[12,15]],["testbench"],["instance","stopwatch"]],["cc",[[27,2],[27,16]],[[27,10],[27,12]],["testbench"],["variable","integer"]],["i",[[28,2],[28,11]],[[28,10],[28,11]],["testbench"],["variable","integer"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/How to write an FSM in System Verilog/exampleFSM.sv",[[[[[["exampleFSM",[[3,0],[8,2]],[[3,7],[3,17]],[],["module"]],[70,0]],[[["clk",[[4,4],[4,19]],[[4,16],[4,19]],["exampleFSM"],["port","logic"]],["reset",[[5,4],[5,21]],[[5,16],[5,21]],["exampleFSM"],["port","logic"]],["x",[[6,4],[6,17]],[[6,16],[6,17]],["exampleFSM"],["port","logic"]],["y",[[7,4],[7,18]],[[7,17],[7,18]],["exampleFSM"],["port","logic"]],["A",[[20,27],[20,28]],[[20,27],[20,28]],["exampleFSM"],["enum_member","#AnonymousEnum0"]],["B",[[20,30],[20,31]],[[20,30],[20,31]],["exampleFSM"],["enum_member","#AnonymousEnum0"]],["C",[[20,33],[20,34]],[[20,33],[20,34]],["exampleFSM"],["enum_member","#AnonymousEnum0"]],["D",[[20,36],[20,37]],[[20,36],[20,37]],["exampleFSM"],["enum_member","#AnonymousEnum0"]],["E",[[20,39],[20,40]],[[20,39],[20,40]],["exampleFSM"],["enum_member","#AnonymousEnum0"]],["State",[[20,0],[20,49]],[[20,43],[20,48]],["exampleFSM"],["typedef","#AnonymousEnum0"]],["currentState",[[25,0],[25,18]],[[25,6],[25,18]],["exampleFSM"],["variable","State"]],["nextState",[[25,0],[25,29]],[[25,20],[25,29]],["exampleFSM"],["variable","currentState"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/How to write an FSM in System Verilog/exampleFSM.v",[[[[[["exampleFSM",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[12,8]],[[["clk",[[1,1],[1,4]],[[1,1],[1,4]],["exampleFSM"],["port"]],["reset",[[2,1],[2,6]],[[2,1],[2,6]],["exampleFSM"],["port","clk"]],["x",[[3,1],[3,2]],[[3,1],[3,2]],["exampleFSM"],["port","reset"]],["y",[[4,1],[4,2]],[[4,1],[4,2]],["exampleFSM"],["port","x"]],["clk",[[6,7],[6,15]],[[6,12],[6,15]],["exampleFSM"],["port","wire"]],["reset",[[7,7],[7,17]],[[7,12],[7,17]],["exampleFSM"],["port","wire"]],["x",[[8,7],[8,13]],[[8,12],[8,13]],["exampleFSM"],["port","wire"]],["y",[[9,8],[9,14]],[[9,13],[9,14]],["exampleFSM"],["port","wire"]],["currentState",[[10,1],[10,24]],[[10,12],[10,24]],["exampleFSM"],["variable","wire"]],["nextState",[[11,1],[11,21]],[[11,12],[11,21]],["exampleFSM"],["variable","wire"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/How to write an FSM in System Verilog/testbench.sv",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[42,9]],[[["clk",[[5,4],[5,13]],[[5,10],[5,13]],["testbench"],["variable","logic"]],["reset",[[6,4],[6,15]],[[6,10],[6,15]],["testbench"],["variable","logic"]],["in",[[7,4],[7,12]],[[7,10],[7,12]],["testbench"],["variable","logic"]],["out",[[8,4],[8,13]],[[8,10],[8,13]],["testbench"],["variable","logic"]],["dut",[[11,4],[16,5]],[[11,15],[11,18]],["testbench"],["instance","exampleFSM"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-0/lfsr.sv",[[[[[["lfsr",[[6,0],[11,2]],[[6,7],[6,11]],[],["module"]],[40,9]],[[["clk_i",[[7,4],[7,21]],[[7,16],[7,21]],["lfsr"],["port","logic"]],["reset_i",[[8,4],[8,23]],[[8,16],[8,23]],["lfsr"],["port","logic"]],["lfsr_state_o",[[10,4],[10,36]],[[10,24],[10,36]],["lfsr"],["port","logic"]],["lfsr_p",[[14,4],[14,23]],[[14,17],[14,23]],["lfsr"],["variable","logic"]],["lfsr_n",[[14,4],[14,31]],[[14,25],[14,31]],["lfsr"],["variable","lfsr_p"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-0/testbench.sv",[[[[[["testbench",[[0,0],[0,19]],[[0,7],[0,16]],[],["module"]],[28,9]],[[["clk",[[3,4],[3,13]],[[3,10],[3,13]],["testbench"],["variable","logic"]],["reset",[[10,4],[10,15]],[[10,10],[10,15]],["testbench"],["variable","logic"]],["lfsr_state_o",[[18,4],[18,29]],[[18,17],[18,29]],["testbench"],["variable","logic"]],["dut",[[20,4],[20,38]],[[20,9],[20,12]],["testbench"],["instance","lfsr"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-1/lib/cmos_cells.v",[[[[[["BUF",[[1,0],[1,17]],[[1,7],[1,10]],[],["module"]],[6,0]],[[["A",[[2,6],[2,7]],[[2,6],[2,7]],["BUF"],["port"]],["Y",[[1,14],[1,15]],[[1,14],[1,15]],["BUF"],["port","A"]],["Y",[[3,7],[3,8]],[[3,7],[3,8]],["BUF"],["port"]]]]],[[["NOT",[[7,0],[7,17]],[[7,7],[7,10]],[],["module"]],[12,0]],[[["A",[[8,6],[8,7]],[[8,6],[8,7]],["NOT"],["port"]],["Y",[[7,14],[7,15]],[[7,14],[7,15]],["NOT"],["port","A"]],["Y",[[9,7],[9,8]],[[9,7],[9,8]],["NOT"],["port"]]]]],[[["NAND",[[13,0],[13,21]],[[13,7],[13,11]],[],["module"]],[18,0]],[[["A",[[14,6],[14,7]],[[14,6],[14,7]],["NAND"],["port"]],["B",[[14,7],[14,10]],[[14,9],[14,10]],["NAND"],["port","A"]],["Y",[[13,18],[13,19]],[[13,18],[13,19]],["NAND"],["port","B"]],["Y",[[15,7],[15,8]],[[15,7],[15,8]],["NAND"],["port"]]]]],[[["NOR",[[19,0],[19,20]],[[19,7],[19,10]],[],["module"]],[24,0]],[[["A",[[20,6],[20,7]],[[20,6],[20,7]],["NOR"],["port"]],["B",[[20,7],[20,10]],[[20,9],[20,10]],["NOR"],["port","A"]],["Y",[[19,17],[19,18]],[[19,17],[19,18]],["NOR"],["port","B"]],["Y",[[21,7],[21,8]],[[21,7],[21,8]],["NOR"],["port"]]]]],[[["DFF",[[25,0],[25,20]],[[25,7],[25,10]],[],["module"]],[31,0]],[[["C",[[26,6],[26,7]],[[26,6],[26,7]],["DFF"],["port"]],["D",[[26,7],[26,10]],[[26,9],[26,10]],["DFF"],["port","C"]],["Q",[[25,17],[25,18]],[[25,17],[25,18]],["DFF"],["port","D"]],["Q",[[27,7],[27,12]],[[27,11],[27,12]],["DFF"],["port","reg"]]]]],[[["DFFSR",[[32,0],[32,28]],[[32,7],[32,12]],[],["module"]],[43,0]],[[["C",[[33,6],[33,7]],[[33,6],[33,7]],["DFFSR"],["port"]],["D",[[33,7],[33,10]],[[33,9],[33,10]],["DFFSR"],["port","C"]],["Q",[[32,19],[32,20]],[[32,19],[32,20]],["DFFSR"],["port","D"]],["S",[[32,22],[32,23]],[[32,22],[32,23]],["DFFSR"],["port","Q"]],["R",[[33,13],[33,16]],[[33,15],[33,16]],["DFFSR"],["port","S"]],["S",[[33,10],[33,13]],[[33,12],[33,13]],["DFFSR"],["port","D"]],["Q",[[34,7],[34,12]],[[34,11],[34,12]],["DFFSR"],["port","reg"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-1/src/addsub.sv",[[[[[["addsub",[[0,0],[6,6]],[[0,7],[0,13]],[],["module"]],[30,9]],[[["a_i",[[1,4],[1,25]],[[1,22],[1,25]],["addsub"],["port","logic"]],["b_i",[[2,4],[2,25]],[[2,22],[2,25]],["addsub"],["port","logic"]],["mode_i",[[3,4],[3,28]],[[3,22],[3,28]],["addsub"],["port","logic"]],["result_o",[[5,4],[5,31]],[[5,23],[5,31]],["addsub"],["port","logic"]],["b_mux",[[9,4],[9,21]],[[9,16],[9,21]],["addsub"],["variable","logic"]],["c",[[10,4],[10,17]],[[10,16],[10,17]],["addsub"],["variable","logic"]],["i",[[18,4],[18,12]],[[18,11],[18,12]],["addsub"],["variable","genvar"]],["FA",[[21,12],[27,13]],[[21,22],[21,24]],["addsub"],["instance","fulladder"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-1/src/addsub.v",[[[[[["addsub",[[0,0],[5,2]],[[0,7],[0,13]],[],["module"]],[27,8]],[[["a_i",[[1,1],[1,4]],[[1,1],[1,4]],["addsub"],["port"]],["b_i",[[2,1],[2,4]],[[2,1],[2,4]],["addsub"],["port","a_i"]],["mode_i",[[3,1],[3,7]],[[3,1],[3,7]],["addsub"],["port","b_i"]],["result_o",[[4,1],[4,9]],[[4,1],[4,9]],["addsub"],["port","mode_i"]],["a_i",[[6,7],[6,21]],[[6,18],[6,21]],["addsub"],["port","wire"]],["b_i",[[7,7],[7,21]],[[7,18],[7,21]],["addsub"],["port","wire"]],["mode_i",[[8,7],[8,18]],[[8,12],[8,18]],["addsub"],["port","wire"]],["result_o",[[9,8],[9,27]],[[9,19],[9,27]],["addsub"],["port","wire"]],["b_mux",[[10,1],[10,17]],[[10,12],[10,17]],["addsub"],["variable","wire"]],["c",[[11,1],[11,13]],[[11,12],[11,13]],["addsub"],["variable","wire"]],["_gv_i_1",[[14,1],[14,15]],[[14,8],[14,15]],["addsub"],["variable","genvar"]],["i",[[17,3],[17,26]],[[17,14],[17,15]],["addsub"],["localparam"]],["FA",[[18,3],[24,4]],[[18,13],[18,15]],["addsub"],["instance","fulladder"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-1/src/calculator.sv",[[[[[["calculator",[[0,0],[13,6]],[[0,7],[0,17]],[],["module"]],[88,9]],[[["clk_i",[[1,4],[1,28]],[[1,23],[1,28]],["calculator"],["port","logic"]],["rst_i",[[2,4],[2,28]],[[2,23],[2,28]],["calculator"],["port","logic"]],["a_i",[[4,4],[4,26]],[[4,23],[4,26]],["calculator"],["port","logic"]],["b_i",[[5,4],[5,26]],[[5,23],[5,26]],["calculator"],["port","logic"]],["input_valid_i",[[6,4],[6,36]],[[6,23],[6,36]],["calculator"],["port","logic"]],["calc_i",[[7,4],[7,29]],[[7,23],[7,29]],["calculator"],["port","logic"]],["mode_i",[[8,4],[8,29]],[[8,23],[8,29]],["calculator"],["port","logic"]],["clear_i",[[9,4],[9,30]],[[9,23],[9,30]],["calculator"],["port","logic"]],["result_o",[[11,4],[11,31]],[[11,23],[11,31]],["calculator"],["port","logic"]],["output_valid_o",[[12,4],[12,37]],[[12,23],[12,37]],["calculator"],["port","logic"]],["LOAD_A",[[17,8],[17,14]],[[17,8],[17,14]],["calculator"],["enum_member","#AnonymousEnum1"]],["LOAD_B",[[18,8],[18,14]],[[18,8],[18,14]],["calculator"],["enum_member","#AnonymousEnum1"]],["CALC",[[19,8],[19,12]],[[19,8],[19,12]],["calculator"],["enum_member","#AnonymousEnum1"]],["state_t",[[16,4],[20,14]],[[20,6],[20,13]],["calculator"],["typedef","#AnonymousEnum1"]],["state",[[22,4],[22,17]],[[22,12],[22,17]],["calculator"],["variable","state_t"]],["next_state",[[22,4],[22,29]],[[22,19],[22,29]],["calculator"],["variable","state"]],["reg_a",[[24,4],[24,21]],[[24,16],[24,21]],["calculator"],["variable","logic"]],["reg_b",[[24,4],[24,28]],[[24,23],[24,28]],["calculator"],["variable","reg_a"]],["addsub_inst",[[26,4],[31,5]],[[26,11],[26,22]],["calculator"],["instance","addsub"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-1/src/calculator.v",[[[[[["calculator",[[0,0],[11,2]],[[0,7],[0,17]],[],["module"]],[84,8]],[[["clk_i",[[1,1],[1,6]],[[1,1],[1,6]],["calculator"],["port"]],["rst_i",[[2,1],[2,6]],[[2,1],[2,6]],["calculator"],["port","clk_i"]],["a_i",[[3,1],[3,4]],[[3,1],[3,4]],["calculator"],["port","rst_i"]],["b_i",[[4,1],[4,4]],[[4,1],[4,4]],["calculator"],["port","a_i"]],["input_valid_i",[[5,1],[5,14]],[[5,1],[5,14]],["calculator"],["port","b_i"]],["calc_i",[[6,1],[6,7]],[[6,1],[6,7]],["calculator"],["port","input_valid_i"]],["mode_i",[[7,1],[7,7]],[[7,1],[7,7]],["calculator"],["port","calc_i"]],["clear_i",[[8,1],[8,8]],[[8,1],[8,8]],["calculator"],["port","mode_i"]],["result_o",[[9,1],[9,9]],[[9,1],[9,9]],["calculator"],["port","clear_i"]],["output_valid_o",[[10,1],[10,15]],[[10,1],[10,15]],["calculator"],["port","result_o"]],["_sv2v_0",[[12,1],[12,12]],[[12,5],[12,12]],["calculator"],["variable","reg"]],["clk_i",[[13,7],[13,17]],[[13,12],[13,17]],["calculator"],["port","wire"]],["rst_i",[[14,7],[14,17]],[[14,12],[14,17]],["calculator"],["port","wire"]],["a_i",[[15,7],[15,21]],[[15,18],[15,21]],["calculator"],["port","wire"]],["b_i",[[16,7],[16,21]],[[16,18],[16,21]],["calculator"],["port","wire"]],["input_valid_i",[[17,7],[17,25]],[[17,12],[17,25]],["calculator"],["port","wire"]],["calc_i",[[18,7],[18,18]],[[18,12],[18,18]],["calculator"],["port","wire"]],["mode_i",[[19,7],[19,18]],[[19,12],[19,18]],["calculator"],["port","wire"]],["clear_i",[[20,7],[20,19]],[[20,12],[20,19]],["calculator"],["port","wire"]],["result_o",[[21,8],[21,27]],[[21,19],[21,27]],["calculator"],["port","wire"]],["output_valid_o",[[22,8],[22,27]],[[22,13],[22,27]],["calculator"],["port","wire"]],["state",[[23,1],[23,16]],[[23,11],[23,16]],["calculator"],["variable","reg"]],["next_state",[[24,1],[24,21]],[[24,11],[24,21]],["calculator"],["variable","reg"]],["reg_a",[[25,1],[25,16]],[[25,11],[25,16]],["calculator"],["variable","reg"]],["reg_b",[[26,1],[26,16]],[[26,11],[26,16]],["calculator"],["variable","reg"]],["addsub_inst",[[27,1],[32,2]],[[27,8],[27,19]],["calculator"],["instance","addsub"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-1/src/fulladder.sv",[[[[[["fulladder",[[0,0],[7,6]],[[0,7],[0,16]],[],["module"]],[13,9]],[[["a_i",[[1,4],[1,20]],[[1,17],[1,20]],["fulladder"],["port","logic"]],["b_i",[[2,4],[2,20]],[[2,17],[2,20]],["fulladder"],["port","logic"]],["c_i",[[3,4],[3,20]],[[3,17],[3,20]],["fulladder"],["port","logic"]],["sum_o",[[5,4],[5,22]],[[5,17],[5,22]],["fulladder"],["port","logic"]],["c_o",[[6,4],[6,20]],[[6,17],[6,20]],["fulladder"],["port","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-1/src/fulladder.v",[[[[[["fulladder",[[0,0],[6,2]],[[0,7],[0,16]],[],["module"]],[14,8]],[[["a_i",[[1,1],[1,4]],[[1,1],[1,4]],["fulladder"],["port"]],["b_i",[[2,1],[2,4]],[[2,1],[2,4]],["fulladder"],["port","a_i"]],["c_i",[[3,1],[3,4]],[[3,1],[3,4]],["fulladder"],["port","b_i"]],["sum_o",[[4,1],[4,6]],[[4,1],[4,6]],["fulladder"],["port","c_i"]],["c_o",[[5,1],[5,4]],[[5,1],[5,4]],["fulladder"],["port","sum_o"]],["a_i",[[7,7],[7,15]],[[7,12],[7,15]],["fulladder"],["port","wire"]],["b_i",[[8,7],[8,15]],[[8,12],[8,15]],["fulladder"],["port","wire"]],["c_i",[[9,7],[9,15]],[[9,12],[9,15]],["fulladder"],["port","wire"]],["sum_o",[[10,8],[10,18]],[[10,13],[10,18]],["fulladder"],["port","wire"]],["c_o",[[11,8],[11,16]],[[11,13],[11,16]],["fulladder"],["port","wire"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-1/src/synthesized_calculator.v",[[[[[["calculator",[[4,0],[4,108]],[[4,7],[4,17]],[],["module"]],[397,9]],[[["clk_i",[[188,8],[188,13]],[[188,8],[188,13]],["calculator"],["port"]],["rst_i",[[4,25],[4,30]],[[4,25],[4,30]],["calculator"],["port","clk_i"]],["a_i",[[4,32],[4,35]],[[4,32],[4,35]],["calculator"],["port","rst_i"]],["b_i",[[4,37],[4,40]],[[4,37],[4,40]],["calculator"],["port","a_i"]],["input_valid_i",[[4,42],[4,55]],[[4,42],[4,55]],["calculator"],["port","b_i"]],["calc_i",[[4,57],[4,63]],[[4,57],[4,63]],["calculator"],["port","input_valid_i"]],["mode_i",[[4,65],[4,71]],[[4,65],[4,71]],["calculator"],["port","calc_i"]],["clear_i",[[4,73],[4,80]],[[4,73],[4,80]],["calculator"],["port","mode_i"]],["result_o",[[4,82],[4,90]],[[4,82],[4,90]],["calculator"],["port","clear_i"]],["output_valid_o",[[4,92],[4,106]],[[4,92],[4,106]],["calculator"],["port","result_o"]],["_000_",[[6,2],[6,18]],[[6,13],[6,18]],["calculator"],["variable","wire"]],["_001_",[[8,2],[8,18]],[[8,13],[8,18]],["calculator"],["variable","wire"]],["_002_",[[10,2],[10,18]],[[10,13],[10,18]],["calculator"],["variable","wire"]],["_003_",[[11,2],[11,12]],[[11,7],[11,12]],["calculator"],["variable","wire"]],["_004_",[[12,2],[12,12]],[[12,7],[12,12]],["calculator"],["variable","wire"]],["_005_",[[13,2],[13,12]],[[13,7],[13,12]],["calculator"],["variable","wire"]],["_006_",[[14,2],[14,12]],[[14,7],[14,12]],["calculator"],["variable","wire"]],["_007_",[[15,2],[15,12]],[[15,7],[15,12]],["calculator"],["variable","wire"]],["_008_",[[16,2],[16,12]],[[16,7],[16,12]],["calculator"],["variable","wire"]],["_009_",[[17,2],[17,12]],[[17,7],[17,12]],["calculator"],["variable","wire"]],["_010_",[[18,2],[18,12]],[[18,7],[18,12]],["calculator"],["variable","wire"]],["_011_",[[19,2],[19,12]],[[19,7],[19,12]],["calculator"],["variable","wire"]],["_012_",[[20,2],[20,12]],[[20,7],[20,12]],["calculator"],["variable","wire"]],["_013_",[[21,2],[21,12]],[[21,7],[21,12]],["calculator"],["variable","wire"]],["_014_",[[22,2],[22,12]],[[22,7],[22,12]],["calculator"],["variable","wire"]],["_015_",[[23,2],[23,12]],[[23,7],[23,12]],["calculator"],["variable","wire"]],["_016_",[[25,2],[25,12]],[[25,7],[25,12]],["calculator"],["variable","wire"]],["_017_",[[27,2],[27,12]],[[27,7],[27,12]],["calculator"],["variable","wire"]],["_018_",[[29,2],[29,12]],[[29,7],[29,12]],["calculator"],["variable","wire"]],["_019_",[[31,2],[31,12]],[[31,7],[31,12]],["calculator"],["variable","wire"]],["_020_",[[33,2],[33,12]],[[33,7],[33,12]],["calculator"],["variable","wire"]],["_021_",[[35,2],[35,12]],[[35,7],[35,12]],["calculator"],["variable","wire"]],["_022_",[[37,2],[37,12]],[[37,7],[37,12]],["calculator"],["variable","wire"]],["_023_",[[39,2],[39,12]],[[39,7],[39,12]],["calculator"],["variable","wire"]],["_024_",[[41,2],[41,12]],[[41,7],[41,12]],["calculator"],["variable","wire"]],["_025_",[[43,2],[43,12]],[[43,7],[43,12]],["calculator"],["variable","wire"]],["_026_",[[45,2],[45,12]],[[45,7],[45,12]],["calculator"],["variable","wire"]],["_027_",[[47,2],[47,12]],[[47,7],[47,12]],["calculator"],["variable","wire"]],["_028_",[[49,2],[49,12]],[[49,7],[49,12]],["calculator"],["variable","wire"]],["_029_",[[51,2],[51,12]],[[51,7],[51,12]],["calculator"],["variable","wire"]],["_030_",[[53,2],[53,12]],[[53,7],[53,12]],["calculator"],["variable","wire"]],["_031_",[[55,2],[55,12]],[[55,7],[55,12]],["calculator"],["variable","wire"]],["_032_",[[57,2],[57,12]],[[57,7],[57,12]],["calculator"],["variable","wire"]],["_033_",[[59,2],[59,12]],[[59,7],[59,12]],["calculator"],["variable","wire"]],["_034_",[[61,2],[61,12]],[[61,7],[61,12]],["calculator"],["variable","wire"]],["_035_",[[63,2],[63,12]],[[63,7],[63,12]],["calculator"],["variable","wire"]],["_036_",[[65,2],[65,12]],[[65,7],[65,12]],["calculator"],["variable","wire"]],["_037_",[[66,2],[66,18]],[[66,13],[66,18]],["calculator"],["variable","wire"]],["_038_",[[67,2],[67,18]],[[67,13],[67,18]],["calculator"],["variable","wire"]],["_039_",[[68,2],[68,18]],[[68,13],[68,18]],["calculator"],["variable","wire"]],["_040_",[[69,2],[69,18]],[[69,13],[69,18]],["calculator"],["variable","wire"]],["_041_",[[72,2],[72,18]],[[72,13],[72,18]],["calculator"],["variable","wire"]],["_042_",[[75,2],[75,18]],[[75,13],[75,18]],["calculator"],["variable","wire"]],["_043_",[[78,2],[78,18]],[[78,13],[78,18]],["calculator"],["variable","wire"]],["_044_",[[81,2],[81,18]],[[81,13],[81,18]],["calculator"],["variable","wire"]],["_045_",[[83,2],[83,12]],[[83,7],[83,12]],["calculator"],["variable","wire"]],["a_i",[[85,8],[85,17]],[[85,14],[85,17]],["calculator"],["port"]],["a_i",[[86,2],[86,16]],[[86,13],[86,16]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[0].FA.a_i ",[[89,2],[89,39]],[[89,7],[89,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[0].FA.b_i ",[[92,2],[92,39]],[[92,7],[92,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[0].FA.c_i ",[[95,2],[95,39]],[[95,7],[95,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[0].FA.c_o ",[[98,2],[98,39]],[[98,7],[98,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[0].FA.sum_o ",[[101,2],[101,41]],[[101,7],[101,41]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[1].FA.a_i ",[[104,2],[104,39]],[[104,7],[104,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[1].FA.b_i ",[[107,2],[107,39]],[[107,7],[107,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[1].FA.c_i ",[[110,2],[110,39]],[[110,7],[110,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[1].FA.c_o ",[[113,2],[113,39]],[[113,7],[113,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[1].FA.sum_o ",[[116,2],[116,41]],[[116,7],[116,41]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[2].FA.a_i ",[[119,2],[119,39]],[[119,7],[119,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[2].FA.b_i ",[[122,2],[122,39]],[[122,7],[122,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[2].FA.c_i ",[[125,2],[125,39]],[[125,7],[125,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[2].FA.c_o ",[[128,2],[128,39]],[[128,7],[128,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[2].FA.sum_o ",[[131,2],[131,41]],[[131,7],[131,41]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[3].FA.a_i ",[[134,2],[134,39]],[[134,7],[134,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[3].FA.b_i ",[[137,2],[137,39]],[[137,7],[137,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[3].FA.c_i ",[[140,2],[140,39]],[[140,7],[140,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[3].FA.c_o ",[[143,2],[143,39]],[[143,7],[143,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[3].FA.sum_o ",[[146,2],[146,41]],[[146,7],[146,41]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[4].FA.a_i ",[[149,2],[149,39]],[[149,7],[149,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[4].FA.b_i ",[[152,2],[152,39]],[[152,7],[152,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[4].FA.c_i ",[[155,2],[155,39]],[[155,7],[155,39]],["calculator"],["variable","wire"]],["\\addsub_inst.FA_CHAIN[4].FA.sum_o ",[[158,2],[158,41]],[[158,7],[158,41]],["calculator"],["variable","wire"]],["\\addsub_inst.a_i ",[[161,2],[161,30]],[[161,13],[161,30]],["calculator"],["variable","wire"]],["\\addsub_inst.b_i ",[[164,2],[164,30]],[[164,13],[164,30]],["calculator"],["variable","wire"]],["\\addsub_inst.b_mux ",[[167,2],[167,32]],[[167,13],[167,32]],["calculator"],["variable","wire"]],["\\addsub_inst.c ",[[171,2],[171,28]],[[171,13],[171,28]],["calculator"],["variable","wire"]],["\\addsub_inst.mode_i ",[[174,2],[174,27]],[[174,7],[174,27]],["calculator"],["variable","wire"]],["\\addsub_inst.result_o ",[[177,2],[177,35]],[[177,13],[177,35]],["calculator"],["variable","wire"]],["b_i",[[179,8],[179,17]],[[179,14],[179,17]],["calculator"],["port"]],["b_i",[[180,2],[180,16]],[[180,13],[180,16]],["calculator"],["variable","wire"]],["calc_i",[[182,8],[182,14]],[[182,8],[182,14]],["calculator"],["port"]],["calc_i",[[183,2],[183,13]],[[183,7],[183,13]],["calculator"],["variable","wire"]],["clear_i",[[185,8],[185,15]],[[185,8],[185,15]],["calculator"],["port"]],["clear_i",[[186,2],[186,14]],[[186,7],[186,14]],["calculator"],["variable","wire"]],["clk_i",[[189,2],[189,12]],[[189,7],[189,12]],["calculator"],["variable","wire"]],["input_valid_i",[[191,8],[191,21]],[[191,8],[191,21]],["calculator"],["port"]],["input_valid_i",[[192,2],[192,20]],[[192,7],[192,20]],["calculator"],["variable","wire"]],["mode_i",[[194,8],[194,14]],[[194,8],[194,14]],["calculator"],["port"]],["mode_i",[[195,2],[195,13]],[[195,7],[195,13]],["calculator"],["variable","wire"]],["next_state",[[202,2],[202,23]],[[202,13],[202,23]],["calculator"],["variable","wire"]],["output_valid_o",[[204,9],[204,23]],[[204,9],[204,23]],["calculator"],["port"]],["output_valid_o",[[205,2],[205,21]],[[205,7],[205,21]],["calculator"],["variable","wire"]],["reg_a",[[207,2],[207,17]],[[207,12],[207,17]],["calculator"],["variable","reg"]],["reg_b",[[209,2],[209,17]],[[209,12],[209,17]],["calculator"],["variable","reg"]],["result_o",[[211,9],[211,23]],[[211,15],[211,23]],["calculator"],["port"]],["result_o",[[212,2],[212,21]],[[212,13],[212,21]],["calculator"],["variable","wire"]],["rst_i",[[214,8],[214,13]],[[214,8],[214,13]],["calculator"],["port"]],["rst_i",[[215,2],[215,12]],[[215,7],[215,12]],["calculator"],["variable","wire"]],["state",[[222,2],[222,17]],[[222,12],[222,17]],["calculator"],["variable","reg"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-1/syn.v",[[[[[["fulladder",[[4,0],[4,44]],[[4,7],[4,16]],[],["module"]],[32,9]],[[["a_i",[[11,8],[11,11]],[[11,8],[11,11]],["fulladder"],["port"]],["b_i",[[4,22],[4,25]],[[4,22],[4,25]],["fulladder"],["port","a_i"]],["c_i",[[4,27],[4,30]],[[4,27],[4,30]],["fulladder"],["port","b_i"]],["sum_o",[[4,32],[4,37]],[[4,32],[4,37]],["fulladder"],["port","c_i"]],["c_o",[[4,39],[4,42]],[[4,39],[4,42]],["fulladder"],["port","sum_o"]],["_00_",[[5,2],[5,11]],[[5,7],[5,11]],["fulladder"],["variable","wire"]],["_01_",[[6,2],[6,11]],[[6,7],[6,11]],["fulladder"],["variable","wire"]],["_02_",[[7,2],[7,11]],[[7,7],[7,11]],["fulladder"],["variable","wire"]],["_03_",[[8,2],[8,11]],[[8,7],[8,11]],["fulladder"],["variable","wire"]],["_04_",[[9,2],[9,11]],[[9,7],[9,11]],["fulladder"],["variable","wire"]],["a_i",[[12,2],[12,10]],[[12,7],[12,10]],["fulladder"],["variable","wire"]],["b_i",[[14,8],[14,11]],[[14,8],[14,11]],["fulladder"],["port"]],["b_i",[[15,2],[15,10]],[[15,7],[15,10]],["fulladder"],["variable","wire"]],["c_i",[[17,8],[17,11]],[[17,8],[17,11]],["fulladder"],["port"]],["c_i",[[18,2],[18,10]],[[18,7],[18,10]],["fulladder"],["variable","wire"]],["c_o",[[20,9],[20,12]],[[20,9],[20,12]],["fulladder"],["port"]],["c_o",[[21,2],[21,10]],[[21,7],[21,10]],["fulladder"],["variable","wire"]],["sum_o",[[23,9],[23,14]],[[23,9],[23,14]],["fulladder"],["port"]],["sum_o",[[24,2],[24,12]],[[24,7],[24,12]],["fulladder"],["variable","wire"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-1/tb/calc_tb.sv",[[[[[["calc_tb",[[5,0],[5,18]],[[5,7],[5,14]],[],["module"]],[115,9]],[[["reset",[[8,4],[8,19]],[[8,10],[8,15]],["calc_tb"],["variable","logic"]],["clk",[[17,4],[17,13]],[[17,10],[17,13]],["calc_tb"],["variable","logic"]],["ticks",[[24,4],[24,21]],[[24,12],[24,17]],["calc_tb"],["variable","integer"]],["calc_inp_a",[[38,4],[38,26]],[[38,16],[38,26]],["calc_tb"],["variable","logic"]],["calc_inp_b",[[39,4],[39,26]],[[39,16],[39,26]],["calc_tb"],["variable","logic"]],["calc_inp_v",[[40,4],[40,26]],[[40,16],[40,26]],["calc_tb"],["variable","logic"]],["calc_calc",[[41,4],[41,25]],[[41,16],[41,25]],["calc_tb"],["variable","logic"]],["calc_mode",[[42,4],[42,25]],[[42,16],[42,25]],["calc_tb"],["variable","logic"]],["calc_clear",[[43,4],[43,26]],[[43,16],[43,26]],["calc_tb"],["variable","logic"]],["calc_result",[[45,4],[45,27]],[[45,16],[45,27]],["calc_tb"],["variable","logic"]],["calc_output_v",[[46,4],[46,29]],[[46,16],[46,29]],["calc_tb"],["variable","logic"]],["inp_file",[[49,4],[49,20]],[[49,12],[49,20]],["calc_tb"],["variable","integer"]],["outp_file",[[49,4],[49,31]],[[49,22],[49,31]],["calc_tb"],["variable","inp_file"]],["ret",[[49,4],[49,36]],[[49,33],[49,36]],["calc_tb"],["variable","outp_file"]],["dut",[[53,4],[64,9]],[[53,15],[53,18]],["calc_tb"],["instance","calculator"]]],[],[[[["run_testcase",[[72,4],[72,95]],[[72,16],[72,28]],["calc_tb"],["task"]],[89,10]],[[["tc_file",[[72,29],[72,50]],[[72,43],[72,50]],["calc_tb","run_testcase"],["port","integer"]],["out_file",[[72,52],[72,74]],[[72,66],[72,74]],["calc_tb","run_testcase"],["port","integer"]],["ret",[[72,76],[72,94]],[[72,91],[72,94]],["calc_tb","run_testcase"],["port","integer"]]]]]]]]],null,null,null,[["HALF_PERIOD",[[0,0],[1,0]],[[0,8],[0,19]],["source.systemverilog"],["macro"]],["PERIOD",[[1,0],[2,0]],[[1,8],[1,14]],["source.systemverilog"],["macro"]],["RESET_DELAY",[[2,0],[3,0]],[[2,8],[2,19]],["source.systemverilog"],["macro"]],["TIMEOUT",[[3,0],[5,0]],[[3,8],[3,15]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-2/lib/cmos_cells.v",[[[[[["BUF",[[1,0],[1,17]],[[1,7],[1,10]],[],["module"]],[6,0]],[[["A",[[2,6],[2,7]],[[2,6],[2,7]],["BUF"],["port"]],["Y",[[1,14],[1,15]],[[1,14],[1,15]],["BUF"],["port","A"]],["Y",[[3,7],[3,8]],[[3,7],[3,8]],["BUF"],["port"]]]]],[[["NOT",[[7,0],[7,17]],[[7,7],[7,10]],[],["module"]],[12,0]],[[["A",[[8,6],[8,7]],[[8,6],[8,7]],["NOT"],["port"]],["Y",[[7,14],[7,15]],[[7,14],[7,15]],["NOT"],["port","A"]],["Y",[[9,7],[9,8]],[[9,7],[9,8]],["NOT"],["port"]]]]],[[["NAND",[[13,0],[13,21]],[[13,7],[13,11]],[],["module"]],[18,0]],[[["A",[[14,6],[14,7]],[[14,6],[14,7]],["NAND"],["port"]],["B",[[14,7],[14,10]],[[14,9],[14,10]],["NAND"],["port","A"]],["Y",[[13,18],[13,19]],[[13,18],[13,19]],["NAND"],["port","B"]],["Y",[[15,7],[15,8]],[[15,7],[15,8]],["NAND"],["port"]]]]],[[["NOR",[[19,0],[19,20]],[[19,7],[19,10]],[],["module"]],[24,0]],[[["A",[[20,6],[20,7]],[[20,6],[20,7]],["NOR"],["port"]],["B",[[20,7],[20,10]],[[20,9],[20,10]],["NOR"],["port","A"]],["Y",[[19,17],[19,18]],[[19,17],[19,18]],["NOR"],["port","B"]],["Y",[[21,7],[21,8]],[[21,7],[21,8]],["NOR"],["port"]]]]],[[["DFF",[[25,0],[25,20]],[[25,7],[25,10]],[],["module"]],[31,0]],[[["C",[[26,6],[26,7]],[[26,6],[26,7]],["DFF"],["port"]],["D",[[26,7],[26,10]],[[26,9],[26,10]],["DFF"],["port","C"]],["Q",[[25,17],[25,18]],[[25,17],[25,18]],["DFF"],["port","D"]],["Q",[[27,7],[27,12]],[[27,11],[27,12]],["DFF"],["port","reg"]]]]],[[["DFFSR",[[32,0],[32,28]],[[32,7],[32,12]],[],["module"]],[43,0]],[[["C",[[33,6],[33,7]],[[33,6],[33,7]],["DFFSR"],["port"]],["D",[[33,7],[33,10]],[[33,9],[33,10]],["DFFSR"],["port","C"]],["Q",[[32,19],[32,20]],[[32,19],[32,20]],["DFFSR"],["port","D"]],["S",[[32,22],[32,23]],[[32,22],[32,23]],["DFFSR"],["port","Q"]],["R",[[33,13],[33,16]],[[33,15],[33,16]],["DFFSR"],["port","S"]],["S",[[33,10],[33,13]],[[33,12],[33,13]],["DFFSR"],["port","D"]],["Q",[[34,7],[34,12]],[[34,11],[34,12]],["DFFSR"],["port","reg"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-2/src/cordic.sv",[[[[[["cordic",[[7,0],[16,2]],[[7,7],[7,13]],[],["module"]],[60,0]],[[["clk_i",[[8,2],[8,27]],[[8,22],[8,27]],["cordic"],["port","logic"]],["reset_i",[[9,2],[9,29]],[[9,22],[9,29]],["cordic"],["port","logic"]],["angle_i",[[10,2],[10,29]],[[10,22],[10,29]],["cordic"],["port","logic"]],["sine_cosine_i",[[11,2],[11,35]],[[11,22],[11,35]],["cordic"],["port","logic"]],["start_i",[[12,2],[12,29]],[[12,22],[12,29]],["cordic"],["port","logic"]],["result_o",[[13,2],[13,30]],[[13,22],[13,30]],["cordic"],["port","logic"]],["busy_o",[[14,2],[14,28]],[[14,22],[14,28]],["cordic"],["port","logic"]],["valid_o",[[15,2],[15,29]],[[15,22],[15,29]],["cordic"],["port","logic"]],["K",[[18,2],[18,49]],[[18,26],[18,27]],["cordic"],["localparam","logic"]],["PI_1",[[19,2],[19,49]],[[19,26],[19,30]],["cordic"],["localparam","logic"]],["PI_2",[[20,2],[20,49]],[[20,26],[20,30]],["cordic"],["localparam","logic"]],["PI_HALF",[[21,2],[21,49]],[[21,26],[21,33]],["cordic"],["localparam","logic"]],["alpha",[[24,2],[24,24]],[[24,15],[24,20]],["cordic"],["variable","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-2/testbench/testbed_cordic.sv",[[[[[["testbed_cordic",[[0,0],[0,24]],[[0,7],[0,21]],[],["module"]],[79,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["testbed_cordic"],["variable","logic"]],["reset",[[2,4],[2,20]],[[2,15],[2,20]],["testbed_cordic"],["variable","clk"]],["angle",[[5,4],[5,22]],[[5,17],[5,22]],["testbed_cordic"],["variable","logic"]],["sine_cosine",[[6,4],[6,28]],[[6,17],[6,28]],["testbed_cordic"],["variable","logic"]],["start",[[7,4],[7,22]],[[7,17],[7,22]],["testbed_cordic"],["variable","logic"]],["result",[[8,4],[8,23]],[[8,17],[8,23]],["testbed_cordic"],["variable","logic"]],["busy",[[9,4],[9,21]],[[9,17],[9,21]],["testbed_cordic"],["variable","logic"]],["valid",[[10,4],[10,22]],[[10,17],[10,22]],["testbed_cordic"],["variable","logic"]],["inp_file",[[11,4],[11,20]],[[11,12],[11,20]],["testbed_cordic"],["variable","integer"]],["outp_file",[[11,4],[11,31]],[[11,22],[11,31]],["testbed_cordic"],["variable","inp_file"]],["tmp",[[11,4],[11,36]],[[11,33],[11,36]],["testbed_cordic"],["variable","outp_file"]],["cordic_i",[[14,4],[23,5]],[[14,11],[14,19]],["testbed_cordic"],["instance","cordic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/alu.sv",[[[[[["alu",[[2,0],[8,2]],[[2,7],[2,10]],[],["module"]],[36,9]],[[["alu_rs1_i",[[3,2],[3,31]],[[3,22],[3,31]],["alu"],["port","logic"]],["alu_rs2_i",[[4,2],[4,31]],[[4,22],[4,31]],["alu"],["port","logic"]],["alu_op_i",[[5,2],[5,30]],[[5,22],[5,30]],["alu"],["port","alu_op_t"]],["alu_branch_o",[[6,2],[6,34]],[[6,22],[6,34]],["alu"],["port","logic"]],["alu_result_o",[[7,2],[7,34]],[[7,22],[7,34]],["alu"],["port","logic"]],["is_equal",[[23,2],[23,16]],[[23,8],[23,16]],["alu"],["variable","logic"]],["is_greater",[[23,2],[23,28]],[[23,18],[23,28]],["alu"],["variable","is_equal"]]]]]],null,[["cpu_pkg",["*"]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/cpu_package.sv",[[[[[["cpu_pkg",[[0,0],[0,16]],[[0,8],[0,15]],[],["package"]],[36,10]],[[["RESET_ADDR",[[2,0],[2,36]],[[2,10],[2,20]],["cpu_pkg"],["parameter"]],["OPC_LOAD",[[5,0],[5,29]],[[5,10],[5,18]],["cpu_pkg"],["parameter"]],["OPC_IMM",[[6,0],[6,29]],[[6,10],[6,17]],["cpu_pkg"],["parameter"]],["OPC_STORE",[[7,0],[7,29]],[[7,10],[7,19]],["cpu_pkg"],["parameter"]],["OPC_ALSU",[[8,0],[8,29]],[[8,10],[8,18]],["cpu_pkg"],["parameter"]],["OPC_BRANCH",[[9,0],[9,29]],[[9,10],[9,20]],["cpu_pkg"],["parameter"]],["OPC_SYSTEM",[[10,0],[10,29]],[[10,10],[10,20]],["cpu_pkg"],["parameter"]],["OPC_AUIPC",[[11,0],[11,29]],[[11,10],[11,19]],["cpu_pkg"],["parameter"]],["OPC_LUI",[[12,0],[12,29]],[[12,10],[12,17]],["cpu_pkg"],["parameter"]],["OPC_JALR",[[13,0],[13,29]],[[13,10],[13,18]],["cpu_pkg"],["parameter"]],["OPC_JAL",[[14,0],[14,29]],[[14,10],[14,17]],["cpu_pkg"],["parameter"]],["F3_BEQ",[[17,0],[17,27]],[[17,10],[17,16]],["cpu_pkg"],["parameter"]],["F3_BNE",[[18,0],[18,27]],[[18,10],[18,16]],["cpu_pkg"],["parameter"]],["F3_BLT",[[19,0],[19,27]],[[19,10],[19,16]],["cpu_pkg"],["parameter"]],["F3_BGE",[[20,0],[20,27]],[[20,10],[20,16]],["cpu_pkg"],["parameter"]],["F3_ADD",[[22,0],[22,27]],[[22,10],[22,16]],["cpu_pkg"],["parameter"]],["F3_SLL",[[23,0],[23,27]],[[23,10],[23,16]],["cpu_pkg"],["parameter"]],["F3_SRL",[[24,0],[24,27]],[[24,10],[24,16]],["cpu_pkg"],["parameter"]],["F3_OR",[[25,0],[25,27]],[[25,10],[25,15]],["cpu_pkg"],["parameter"]],["F3_AND",[[26,0],[26,27]],[[26,10],[26,16]],["cpu_pkg"],["parameter"]],["F3_XOR",[[27,0],[27,27]],[[27,10],[27,16]],["cpu_pkg"],["parameter"]],["F3_LW",[[28,0],[28,27]],[[28,10],[28,15]],["cpu_pkg"],["parameter"]],["IMM_I",[[30,27],[30,32]],[[30,27],[30,32]],["cpu_pkg"],["enum_member","#AnonymousEnum2"]],["IMM_U",[[30,34],[30,39]],[[30,34],[30,39]],["cpu_pkg"],["enum_member","#AnonymousEnum2"]],["IMM_UJ",[[30,41],[30,47]],[[30,41],[30,47]],["cpu_pkg"],["enum_member","#AnonymousEnum2"]],["IMM_SB",[[30,49],[30,55]],[[30,49],[30,55]],["cpu_pkg"],["enum_member","#AnonymousEnum2"]],["IMM_S",[[30,57],[30,62]],[[30,57],[30,62]],["cpu_pkg"],["enum_member","#AnonymousEnum2"]],["imm_t",[[30,0],[30,71]],[[30,65],[30,70]],["cpu_pkg"],["typedef","#AnonymousEnum2"]],["ALU_ADD",[[32,27],[32,34]],[[32,27],[32,34]],["cpu_pkg"],["enum_member","#AnonymousEnum3"]],["ALU_SUB",[[32,36],[32,43]],[[32,36],[32,43]],["cpu_pkg"],["enum_member","#AnonymousEnum3"]],["ALU_XOR",[[32,45],[32,52]],[[32,45],[32,52]],["cpu_pkg"],["enum_member","#AnonymousEnum3"]],["ALU_OR",[[32,54],[32,60]],[[32,54],[32,60]],["cpu_pkg"],["enum_member","#AnonymousEnum3"]],["ALU_AND",[[33,27],[33,34]],[[33,27],[33,34]],["cpu_pkg"],["enum_member","#AnonymousEnum3"]],["ALU_SRL",[[33,36],[33,43]],[[33,36],[33,43]],["cpu_pkg"],["enum_member","#AnonymousEnum3"]],["ALU_SRA",[[33,45],[33,52]],[[33,45],[33,52]],["cpu_pkg"],["enum_member","#AnonymousEnum3"]],["ALU_SLL",[[33,54],[33,61]],[[33,54],[33,61]],["cpu_pkg"],["enum_member","#AnonymousEnum3"]],["ALU_EQ",[[34,27],[34,33]],[[34,27],[34,33]],["cpu_pkg"],["enum_member","#AnonymousEnum3"]],["ALU_NE",[[34,35],[34,41]],[[34,35],[34,41]],["cpu_pkg"],["enum_member","#AnonymousEnum3"]],["ALU_GES",[[34,43],[34,50]],[[34,43],[34,50]],["cpu_pkg"],["enum_member","#AnonymousEnum3"]],["ALU_LTS",[[34,52],[34,59]],[[34,52],[34,59]],["cpu_pkg"],["enum_member","#AnonymousEnum3"]],["alu_op_t",[[32,0],[34,71]],[[34,62],[34,70]],["cpu_pkg"],["typedef","#AnonymousEnum3"]]]]]]],[],0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh",[[null,[],null,null,[]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/memory.sv",[[[[[["memory",[[2,0],[10,2]],[[2,7],[2,13]],[],["module"]],[65,9]],[[["clk_i",[[3,2],[3,27]],[[3,22],[3,27]],["memory"],["port","logic"]],["mem_data_addr_i",[[4,2],[4,37]],[[4,22],[4,37]],["memory"],["port","logic"]],["mem_instr_addr_i",[[5,2],[5,38]],[[5,22],[5,38]],["memory"],["port","logic"]],["mem_data_wdata_i",[[6,2],[6,38]],[[6,22],[6,38]],["memory"],["port","logic"]],["mem_data_rdata_o",[[7,2],[7,38]],[[7,22],[7,38]],["memory"],["port","logic"]],["mem_instr_rdata_o",[[8,2],[8,39]],[[8,22],[8,39]],["memory"],["port","logic"]],["write_i",[[9,2],[9,29]],[[9,22],[9,29]],["memory"],["port","logic"]],["mem",[[12,2],[12,32]],[[12,14],[12,17]],["memory"],["variable","logic"]],["hex_program",[[15,2],[15,28]],[[15,17],[15,28]],["memory"],["variable","logic"]],["i",[[16,2],[16,15]],[[16,10],[16,11]],["memory"],["variable","integer"]],["ret",[[17,2],[17,17]],[[17,10],[17,13]],["memory"],["variable","integer"]],["fd",[[18,2],[18,12]],[[18,10],[18,12]],["memory"],["variable","integer"]],["initial_length",[[19,2],[19,24]],[[19,10],[19,24]],["memory"],["variable","integer"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/micro_riscv.sv",[[[[[["micro_riscv",[[3,0],[17,2]],[[3,7],[3,18]],[],["module"]],[307,9]],[[["clk_i",[[4,2],[4,27]],[[4,22],[4,27]],["micro_riscv"],["port","logic"]],["reset_i",[[5,2],[5,29]],[[5,22],[5,29]],["micro_riscv"],["port","logic"]],["cpu_data_addr_o",[[7,2],[7,37]],[[7,22],[7,37]],["micro_riscv"],["port","logic"]],["cpu_data_rdata_i",[[8,2],[8,38]],[[8,22],[8,38]],["micro_riscv"],["port","logic"]],["cpu_data_wdata_o",[[9,2],[9,38]],[[9,22],[9,38]],["micro_riscv"],["port","logic"]],["cpu_data_re_o",[[10,2],[10,35]],[[10,22],[10,35]],["micro_riscv"],["port","logic"]],["cpu_data_we_o",[[11,2],[11,35]],[[11,22],[11,35]],["micro_riscv"],["port","logic"]],["cpu_instr_addr_o",[[13,2],[13,38]],[[13,22],[13,38]],["micro_riscv"],["port","logic"]],["cpu_instr_rdata_i",[[14,2],[14,39]],[[14,22],[14,39]],["micro_riscv"],["port","logic"]],["cpu_finish_o",[[16,2],[16,34]],[[16,22],[16,34]],["micro_riscv"],["port","logic"]],["illegal_insn",[[19,2],[19,20]],[[19,8],[19,20]],["micro_riscv"],["variable","logic"]],["cpu_halt",[[19,2],[19,30]],[[19,22],[19,30]],["micro_riscv"],["variable","illegal_insn"]],["PC_p",[[25,2],[25,19]],[[25,15],[25,19]],["micro_riscv"],["variable","logic"]],["PC_n",[[25,2],[25,25]],[[25,21],[25,25]],["micro_riscv"],["variable","PC_p"]],["PC_incr",[[26,2],[26,22]],[[26,15],[26,22]],["micro_riscv"],["variable","logic"]],["PC_src",[[27,2],[27,14]],[[27,8],[27,14]],["micro_riscv"],["variable","logic"]],["opcode",[[74,2],[74,21]],[[74,15],[74,21]],["micro_riscv"],["variable","logic"]],["funct3",[[75,2],[75,21]],[[75,15],[75,21]],["micro_riscv"],["variable","logic"]],["funct7",[[76,2],[76,21]],[[76,15],[76,21]],["micro_riscv"],["variable","logic"]],["funct12",[[77,2],[77,22]],[[77,15],[77,22]],["micro_riscv"],["variable","logic"]],["rd",[[78,2],[78,17]],[[78,15],[78,17]],["micro_riscv"],["variable","logic"]],["rs1",[[79,2],[79,18]],[[79,15],[79,18]],["micro_riscv"],["variable","logic"]],["rs2",[[80,2],[80,18]],[[80,15],[80,18]],["micro_riscv"],["variable","logic"]],["rs1_valid",[[81,2],[81,17]],[[81,8],[81,17]],["micro_riscv"],["variable","logic"]],["rs2_valid",[[81,2],[81,28]],[[81,19],[81,28]],["micro_riscv"],["variable","rs1_valid"]],["Instruction",[[84,2],[84,26]],[[84,15],[84,26]],["micro_riscv"],["variable","logic"]],["reg_data_1",[[95,2],[95,32]],[[95,22],[95,32]],["micro_riscv"],["variable","signed"]],["reg_data_2",[[95,2],[95,44]],[[95,34],[95,44]],["micro_riscv"],["variable","reg_data_1"]],["reg_write_data",[[95,2],[95,60]],[[95,46],[95,60]],["micro_riscv"],["variable","reg_data_2"]],["alu_reg_write",[[96,2],[96,21]],[[96,8],[96,21]],["micro_riscv"],["variable","logic"]],["reg_file_i",[[99,2],[109,3]],[[99,16],[99,26]],["micro_riscv"],["instance","register_file"]],["alu_src",[[111,2],[111,15]],[[111,8],[111,15]],["micro_riscv"],["variable","logic"]],["alu_is_branch",[[111,2],[111,30]],[[111,17],[111,30]],["micro_riscv"],["variable","alu_src"]],["alu_is_jump",[[111,2],[111,43]],[[111,32],[111,43]],["micro_riscv"],["variable","alu_is_branch"]],["alu_mem_write",[[111,2],[111,58]],[[111,45],[111,58]],["micro_riscv"],["variable","alu_is_jump"]],["alu_mem_read",[[111,2],[111,72]],[[111,60],[111,72]],["micro_riscv"],["variable","alu_mem_write"]],["mem_to_reg",[[111,2],[112,18]],[[112,8],[112,18]],["micro_riscv"],["variable","alu_mem_read"]],["alu_pc_reg_src",[[111,2],[112,34]],[[112,20],[112,34]],["micro_riscv"],["variable","mem_to_reg"]],["imm_sel",[[113,2],[113,15]],[[113,8],[113,15]],["micro_riscv"],["variable","imm_t"]],["alu_operator",[[114,2],[114,23]],[[114,11],[114,23]],["micro_riscv"],["variable","alu_op_t"]],["i_imm",[[243,2],[243,27]],[[243,22],[243,27]],["micro_riscv"],["variable","signed"]],["s_imm",[[244,2],[244,27]],[[244,22],[244,27]],["micro_riscv"],["variable","signed"]],["sb_imm",[[245,2],[245,28]],[[245,22],[245,28]],["micro_riscv"],["variable","signed"]],["u_imm",[[246,2],[246,27]],[[246,22],[246,27]],["micro_riscv"],["variable","signed"]],["uj_imm",[[247,2],[247,28]],[[247,22],[247,28]],["micro_riscv"],["variable","signed"]],["alu_imm",[[248,2],[248,29]],[[248,22],[248,29]],["micro_riscv"],["variable","signed"]],["alu_data_2",[[268,2],[268,32]],[[268,22],[268,32]],["micro_riscv"],["variable","signed"]],["alu_result",[[269,2],[269,32]],[[269,22],[269,32]],["micro_riscv"],["variable","signed"]],["alu_branch_o",[[270,2],[270,20]],[[270,8],[270,20]],["micro_riscv"],["variable","logic"]],["alu_i",[[275,2],[281,3]],[[275,6],[275,11]],["micro_riscv"],["instance","alu"]],["PC_alu",[[285,2],[285,21]],[[285,15],[285,21]],["micro_riscv"],["variable","logic"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"],[["cpu_pkg",["*"]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/multiplier.sv",[[[[[["multiplier",[[0,0],[9,2]],[[0,7],[0,17]],[],["module"]],[11,9]],[[["clk_i",[[1,2],[1,27]],[[1,22],[1,27]],["multiplier"],["port","logic"]],["rst_i",[[2,2],[2,27]],[[2,22],[2,27]],["multiplier"],["port","logic"]],["start_i",[[3,2],[3,29]],[[3,22],[3,29]],["multiplier"],["port","logic"]],["a_i",[[4,2],[4,25]],[[4,22],[4,25]],["multiplier"],["port","logic"]],["b_i",[[5,2],[5,25]],[[5,22],[5,25]],["multiplier"],["port","logic"]],["busy_o",[[6,2],[6,28]],[[6,22],[6,28]],["multiplier"],["port","logic"]],["finish_o",[[7,2],[7,30]],[[7,22],[7,30]],["multiplier"],["port","logic"]],["result_o",[[8,2],[8,30]],[[8,22],[8,30]],["multiplier"],["port","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/register_file.sv",[[[[[["register_file",[[0,0],[13,2]],[[0,7],[0,20]],[],["module"]],[39,9]],[[["clk_i",[[1,2],[1,27]],[[1,22],[1,27]],["register_file"],["port","logic"]],["reset_i",[[2,2],[2,29]],[[2,22],[2,29]],["register_file"],["port","logic"]],["read_reg_1_i",[[4,2],[4,34]],[[4,22],[4,34]],["register_file"],["port","logic"]],["read_data_1_o",[[5,2],[5,35]],[[5,22],[5,35]],["register_file"],["port","logic"]],["read_reg_2_i",[[7,2],[7,34]],[[7,22],[7,34]],["register_file"],["port","logic"]],["read_data_2_o",[[8,2],[8,35]],[[8,22],[8,35]],["register_file"],["port","logic"]],["write_i",[[10,2],[10,29]],[[10,22],[10,29]],["register_file"],["port","logic"]],["write_reg_i",[[11,2],[11,33]],[[11,22],[11,33]],["register_file"],["port","logic"]],["write_data_i",[[12,2],[12,34]],[[12,22],[12,34]],["register_file"],["port","logic"]],["NREGS",[[14,2],[14,24]],[[14,13],[14,18]],["register_file"],["localparam"]],["i",[[15,2],[15,11]],[[15,10],[15,11]],["register_file"],["variable","integer"]],["X_p",[[18,2],[18,29]],[[18,15],[18,18]],["register_file"],["variable","logic"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/riscv_core.sv",[[[[[["riscv_core",[[2,0],[5,2]],[[2,7],[2,17]],[],["module"]],[87,0]],[[["clk_i",[[3,2],[3,19]],[[3,14],[3,19]],["riscv_core"],["port","logic"]],["reset_i",[[4,2],[4,21]],[[4,14],[4,21]],["riscv_core"],["port","logic"]],["cpu_finish",[[6,2],[6,18]],[[6,8],[6,18]],["riscv_core"],["variable","logic"]],["instr_addr",[[9,2],[9,25]],[[9,15],[9,25]],["riscv_core"],["variable","logic"]],["instr_rdata",[[10,2],[10,26]],[[10,15],[10,26]],["riscv_core"],["variable","logic"]],["data_we",[[13,2],[13,22]],[[13,15],[13,22]],["riscv_core"],["variable","logic"]],["data_re",[[14,2],[14,22]],[[14,15],[14,22]],["riscv_core"],["variable","logic"]],["data_addr",[[15,2],[15,24]],[[15,15],[15,24]],["riscv_core"],["variable","logic"]],["data_wdata",[[16,2],[16,25]],[[16,15],[16,25]],["riscv_core"],["variable","logic"]],["data_rdata",[[17,2],[17,25]],[[17,15],[17,25]],["riscv_core"],["variable","logic"]],["mem_data_rdata",[[19,2],[19,29]],[[19,15],[19,29]],["riscv_core"],["variable","logic"]],["mem_instr_rdata",[[20,2],[20,30]],[[20,15],[20,30]],["riscv_core"],["variable","logic"]],["stdin_rdata",[[21,2],[21,26]],[[21,15],[21,26]],["riscv_core"],["variable","logic"]],["instr_mem_sel",[[23,2],[23,21]],[[23,8],[23,21]],["riscv_core"],["variable","logic"]],["mem_sel",[[23,2],[23,30]],[[23,23],[23,30]],["riscv_core"],["variable","instr_mem_sel"]],["stdin_sel",[[23,2],[23,41]],[[23,32],[23,41]],["riscv_core"],["variable","mem_sel"]],["stdout_sel",[[23,2],[23,53]],[[23,43],[23,53]],["riscv_core"],["variable","stdin_sel"]],["stdin_re",[[24,2],[24,16]],[[24,8],[24,16]],["riscv_core"],["variable","logic"]],["mem_we",[[25,2],[25,14]],[[25,8],[25,14]],["riscv_core"],["variable","logic"]],["stdin_we",[[25,2],[25,24]],[[25,16],[25,24]],["riscv_core"],["variable","mem_we"]],["stdout_we",[[25,2],[25,35]],[[25,26],[25,35]],["riscv_core"],["variable","stdin_we"]],["cpu_i",[[54,2],[65,3]],[[54,14],[54,19]],["riscv_core"],["instance","micro_riscv"]],["mem_i",[[66,2],[74,3]],[[66,9],[66,14]],["riscv_core"],["instance","memory"]],["stdin_i",[[75,2],[80,3]],[[75,8],[75,15]],["riscv_core"],["instance","stdin"]],["stdout_i",[[81,2],[85,3]],[[81,9],[81,17]],["riscv_core"],["instance","stdout"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/stdin.sv",[[[[[["stdin",[[2,0],[7,2]],[[2,8],[2,13]],[],["module"]],[62,9]],[[["clk_i",[[3,2],[3,27]],[[3,22],[3,27]],["stdin"],["port","logic"]],["reset_i",[[4,2],[4,29]],[[4,22],[4,29]],["stdin"],["port","logic"]],["read_i",[[5,2],[5,28]],[[5,22],[5,28]],["stdin"],["port","logic"]],["dout_o",[[6,2],[6,28]],[[6,22],[6,28]],["stdin"],["port","logic"]],["stdin_buffer",[[12,2],[12,34]],[[12,15],[12,27]],["stdin"],["variable","logic"]],["stdin_pointer",[[13,2],[13,28]],[[13,15],[13,28]],["stdin"],["variable","logic"]],["i",[[15,2],[15,15]],[[15,10],[15,11]],["stdin"],["variable","integer"]],["ret",[[16,2],[16,17]],[[16,10],[16,13]],["stdin"],["variable","integer"]],["fd",[[17,2],[17,12]],[[17,10],[17,12]],["stdin"],["variable","integer"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/stdout.sv",[[[[[["stdout",[[2,0],[6,2]],[[2,7],[2,13]],[],["module"]],[15,9]],[[["clk_i",[[3,2],[3,26]],[[3,21],[3,26]],["stdout"],["port","logic"]],["write_i",[[4,2],[4,28]],[[4,21],[4,28]],["stdout"],["port","logic"]],["din_i",[[5,2],[5,26]],[[5,21],[5,26]],["stdout"],["port","logic"]],["std_out_handle",[[7,2],[7,24]],[[7,10],[7,24]],["stdout"],["variable","integer"]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh"]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[null,[],null,null,[["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/lib/cmos_cells.v",[[[[[["BUF",[[1,0],[1,17]],[[1,7],[1,10]],[],["module"]],[6,0]],[[["A",[[2,6],[2,7]],[[2,6],[2,7]],["BUF"],["port"]],["Y",[[1,14],[1,15]],[[1,14],[1,15]],["BUF"],["port","A"]],["Y",[[3,7],[3,8]],[[3,7],[3,8]],["BUF"],["port"]]]]],[[["NOT",[[7,0],[7,17]],[[7,7],[7,10]],[],["module"]],[12,0]],[[["A",[[8,6],[8,7]],[[8,6],[8,7]],["NOT"],["port"]],["Y",[[7,14],[7,15]],[[7,14],[7,15]],["NOT"],["port","A"]],["Y",[[9,7],[9,8]],[[9,7],[9,8]],["NOT"],["port"]]]]],[[["NAND",[[13,0],[13,21]],[[13,7],[13,11]],[],["module"]],[18,0]],[[["A",[[14,6],[14,7]],[[14,6],[14,7]],["NAND"],["port"]],["B",[[14,7],[14,10]],[[14,9],[14,10]],["NAND"],["port","A"]],["Y",[[13,18],[13,19]],[[13,18],[13,19]],["NAND"],["port","B"]],["Y",[[15,7],[15,8]],[[15,7],[15,8]],["NAND"],["port"]]]]],[[["NOR",[[19,0],[19,20]],[[19,7],[19,10]],[],["module"]],[24,0]],[[["A",[[20,6],[20,7]],[[20,6],[20,7]],["NOR"],["port"]],["B",[[20,7],[20,10]],[[20,9],[20,10]],["NOR"],["port","A"]],["Y",[[19,17],[19,18]],[[19,17],[19,18]],["NOR"],["port","B"]],["Y",[[21,7],[21,8]],[[21,7],[21,8]],["NOR"],["port"]]]]],[[["DFF",[[25,0],[25,20]],[[25,7],[25,10]],[],["module"]],[31,0]],[[["C",[[26,6],[26,7]],[[26,6],[26,7]],["DFF"],["port"]],["D",[[26,7],[26,10]],[[26,9],[26,10]],["DFF"],["port","C"]],["Q",[[25,17],[25,18]],[[25,17],[25,18]],["DFF"],["port","D"]],["Q",[[27,7],[27,12]],[[27,11],[27,12]],["DFF"],["port","reg"]]]]],[[["DFFSR",[[32,0],[32,28]],[[32,7],[32,12]],[],["module"]],[43,0]],[[["C",[[33,6],[33,7]],[[33,6],[33,7]],["DFFSR"],["port"]],["D",[[33,7],[33,10]],[[33,9],[33,10]],["DFFSR"],["port","C"]],["Q",[[32,19],[32,20]],[[32,19],[32,20]],["DFFSR"],["port","D"]],["S",[[32,22],[32,23]],[[32,22],[32,23]],["DFFSR"],["port","Q"]],["R",[[33,13],[33,16]],[[33,15],[33,16]],["DFFSR"],["port","S"]],["S",[[33,10],[33,13]],[[33,12],[33,13]],["DFFSR"],["port","D"]],["Q",[[34,7],[34,12]],[[34,11],[34,12]],["DFFSR"],["port","reg"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/testbed/testbed_multiplier.sv",[[[[[["testbench_multiplier",[[1,0],[1,31]],[[1,7],[1,27]],[],["module"]],[74,8]],[[["clk",[[2,2],[2,19]],[[2,16],[2,19]],["testbench_multiplier"],["variable","logic"]],["reset",[[3,2],[3,21]],[[3,16],[3,21]],["testbench_multiplier"],["variable","logic"]],["start",[[4,2],[4,21]],[[4,16],[4,21]],["testbench_multiplier"],["variable","logic"]],["busy",[[5,2],[5,20]],[[5,16],[5,20]],["testbench_multiplier"],["variable","logic"]],["a",[[6,2],[6,17]],[[6,16],[6,17]],["testbench_multiplier"],["variable","logic"]],["b",[[7,2],[7,17]],[[7,16],[7,17]],["testbench_multiplier"],["variable","logic"]],["finish",[[8,2],[8,22]],[[8,16],[8,22]],["testbench_multiplier"],["variable","logic"]],["result",[[9,2],[9,22]],[[9,16],[9,22]],["testbench_multiplier"],["variable","logic"]],["infile",[[11,2],[11,16]],[[11,10],[11,16]],["testbench_multiplier"],["variable","integer"]],["outfile",[[11,2],[11,25]],[[11,18],[11,25]],["testbench_multiplier"],["variable","infile"]],["read",[[11,2],[11,31]],[[11,27],[11,31]],["testbench_multiplier"],["variable","outfile"]],["expected_res",[[12,2],[12,31]],[[12,19],[12,31]],["testbench_multiplier"],["variable","unsigned"]],["mult",[[14,2],[23,3]],[[14,13],[14,17]],["testbench_multiplier"],["instance","multiplier"]]]]]]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/testbed/testbed.sv",[[[[[["testbed",[[1,0],[1,17]],[[1,7],[1,14]],[],["module"]],[98,9]],[[["reset",[[7,2],[7,17]],[[7,8],[7,13]],["testbed"],["variable","logic"]],["cnt",[[10,2],[10,17]],[[10,10],[10,13]],["testbed"],["variable","integer"]],["clk",[[11,2],[11,11]],[[11,8],[11,11]],["testbed"],["variable","logic"]],["it",[[29,2],[29,12]],[[29,10],[29,12]],["testbed"],["variable","integer"]],["riscv_i",[[49,2],[49,32]],[[49,13],[49,20]],["testbed"],["instance","riscv_core"]]],[["cpu_pkg",["*"]]],[[[["print_decode",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[0,1],[0,19]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[0,6],[0,18]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[6,6]]],[]],[[["print_opcodes",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[8,0],[8,19]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[8,5],[8,18]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[15,6]]],[]],[[["print_argregs",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[17,0],[17,19]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[17,5],[17,18]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[24,6]]],[]],[[["print_immediates",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[26,0],[26,22]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[26,5],[26,21]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[34,6]]],[]],[[["print_registers",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[36,0],[36,21]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[36,5],[36,20]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[56,6]]],[]],[[["dump_memory",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[58,0],[58,17]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[58,5],[58,16]]],["testbed"],["task"]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[77,6]]],[[["i",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[60,2],[60,11]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[60,10],[60,11]]],["testbed","dump_memory"],["variable","integer"]],["j",["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[61,2],[61,11]]],["file:///Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh",[[61,10],[61,11]]],["testbed","dump_memory"],["variable","integer"]]]]]]]]],["/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/defines.vh","/Users/koka/GitHUB/sv/con2425_g26.bak/task-3/ips/testbed_helpers.vh"]],null,0]],["/Users/koka/GitHUB/sv/con2425_g26/task-1/src/tb-old/testbench.sv",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[85,6]],[[["A",[[3,2],[3,9]],[[3,8],[3,9]],["testbench"],["variable","logic"]],["B",[[3,2],[3,12]],[[3,11],[3,12]],["testbench"],["variable","A"]],["C",[[3,2],[3,15]],[[3,14],[3,15]],["testbench"],["variable","B"]],["Y",[[6,2],[6,9]],[[6,8],[6,9]],["testbench"],["variable","logic"]],["X",[[6,2],[6,12]],[[6,11],[6,12]],["testbench"],["variable","Y"]],["uut",[[9,2],[15,3]],[[9,12],[9,15]],["testbench"],["instance","fulladder"]]]]]]],null,0]]]}