This is a project in MS108 in Spring 2013.

Created time:
	2013

Author:lrank & Wu Hang
======================
General description:
	Imply a classic 5-level pipeline with bypassing without branch predict in verilog.

Platform:
	--------------------
	ModernSim 10.1a/c SE
	iverilog
	--------------------
	Eclipse Juno jre-1.6

Commit Details:
	=========
	20130621: first commit with some uncompiled files cause modernsim down and repaired needed.
	=========
	20130623: sample testcase done, big testcase(30 times 30) done.
	Report and usermanual need.
	=========
	final: test done.

Check Report and UserManual for more details.