Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Jan 22 10:11:30 2019
| Host         : princeling-HP-Compaq-Pro-6380-MT running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file DigitalTubeDisplay_control_sets_placed.rpt
| Design       : DigitalTubeDisplay
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            1 |
|      6 |            1 |
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             108 |           16 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               6 |            1 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------------+-----------------------------------------------------+------------------+----------------+
|         Clock Signal         |               Enable Signal              |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+------------------------------+------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  debounce_number_A/key_out_r |                                          |                                                     |                1 |              2 |
|  clk_IBUF_BUFG               |                                          | tubeDisplay_out/seg0_i_1_n_0                        |                1 |              2 |
|  clk_IBUF_BUFG               |                                          | tubeDisplay_out/flg_reg__0[1]                       |                1 |              2 |
|  clk_IBUF_BUFG               | tubeDisplay_out/seg2_i_2_n_0             | tubeDisplay_out/seg2                                |                1 |              4 |
|  clk_IBUF_BUFG               | debounce_number_A/counter_mod_100HZ/E[0] | rst_IBUF                                            |                1 |              6 |
|  clk_IBUF_BUFG               | debounce_number_A/E[0]                   |                                                     |                1 |              8 |
|  clk_IBUF_BUFG               |                                          |                                                     |                5 |             20 |
|  clk_IBUF_BUFG               |                                          | debounce_number_A/counter_mod_100HZ/regN[0]_i_1_n_0 |                5 |             40 |
|  clk_IBUF_BUFG               |                                          | tubeDisplay_out/flg                                 |                9 |             64 |
+------------------------------+------------------------------------------+-----------------------------------------------------+------------------+----------------+


