
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: synth_design -top Main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.906 ; gain = 98.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Main.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.runs/synth_1/.Xil/Vivado-8580-ashollerbach/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.runs/synth_1/.Xil/Vivado-8580-ashollerbach/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'RNG' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/RNG.v:26]
INFO: [Synth 8-3876] $readmem data file 'RNG_vals.mem' is read successfully [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/RNG.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RNG' (2#1) [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/RNG.v:26]
WARNING: [Synth 8-689] width (1) of port connection 'selection' does not match port width (10) of module 'RNG' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Main.v:47]
WARNING: [Synth 8-689] width (1) of port connection 'number' does not match port width (8) of module 'RNG' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Main.v:50]
INFO: [Synth 8-6157] synthesizing module 'Winner' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:24]
WARNING: [Synth 8-567] referenced signal 'A' should be on the sensitivity list [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:38]
WARNING: [Synth 8-567] referenced signal 'B' should be on the sensitivity list [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:38]
WARNING: [Synth 8-567] referenced signal 'lower' should be on the sensitivity list [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:38]
WARNING: [Synth 8-567] referenced signal 'upper' should be on the sensitivity list [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:38]
WARNING: [Synth 8-567] referenced signal 'rng' should be on the sensitivity list [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Winner' (3#1) [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'rng' does not match port width (8) of module 'Winner' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Main.v:57]
INFO: [Synth 8-6157] synthesizing module 'Bracket' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Bracket.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Bracket' (4#1) [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Bracket.v:23]
INFO: [Synth 8-6157] synthesizing module 'SSDisplay' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:38]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000011 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:39]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:40]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000101 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:41]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000110 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:42]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000111 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:43]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001000 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:44]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001001 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:45]
INFO: [Synth 8-226] default block is never used [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:35]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:54]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000011 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:55]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:56]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000101 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:57]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000110 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000111 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:59]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001000 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:60]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001001 is unreachable [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:61]
INFO: [Synth 8-226] default block is never used [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:51]
WARNING: [Synth 8-567] referenced signal 'winner' should be on the sensitivity list [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:32]
INFO: [Synth 8-6155] done synthesizing module 'SSDisplay' (5#1) [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/SSDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockdivider' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/clockdivider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockdivider' (6#1) [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/clockdivider.v:23]
WARNING: [Synth 8-115] binding instance 'Bracket' in module 'Main' to reference 'Bracket' which has no pins
INFO: [Synth 8-6155] done synthesizing module 'Main' (7#1) [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Main.v:23]
WARNING: [Synth 8-3331] design SSDisplay has unconnected port clk_1kHz
WARNING: [Synth 8-3331] design Winner has unconnected port reset
WARNING: [Synth 8-3331] design Winner has unconnected port start
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 498.602 ; gain = 153.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 498.602 ; gain = 153.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 498.602 ; gain = 153.348
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_5MHz'
Finished Parsing XDC File [c:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_5MHz'
Parsing XDC File [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Lab10/task2/MASTER Constraint File.txt]
Finished Parsing XDC File [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Lab10/task2/MASTER Constraint File.txt]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Lab10/task2/MASTER Constraint File.txt]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 843.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for clk_5MHz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element number_reg was removed.  [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/RNG.v:36]
INFO: [Synth 8-5546] ROM "clk_1kHz" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-115] binding instance 'Bracket' in module 'Main' to reference 'Bracket' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 7x32  Multipliers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RNG 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Winner 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 7x32  Multipliers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
Module clockdivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element clockdivider/counter_reg was removed.  [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/clockdivider.v:31]
WARNING: [Synth 8-6014] Unused sequential element clockdivider/clk_1kHz_reg was removed.  [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/clockdivider.v:33]
WARNING: [Synth 8-3917] design Main has port winner[5] driven by constant 0
WARNING: [Synth 8-3917] design Main has port winner[4] driven by constant 0
WARNING: [Synth 8-3917] design Main has port winner[3] driven by constant 0
WARNING: [Synth 8-3917] design Main has port winner[2] driven by constant 0
WARNING: [Synth 8-3917] design Main has port winner[1] driven by constant 0
WARNING: [Synth 8-3917] design Main has port winner[0] driven by constant 0
WARNING: [Synth 8-3917] design Main has port segment[6] driven by constant 1
WARNING: [Synth 8-3917] design Main has port segment[5] driven by constant 0
WARNING: [Synth 8-3917] design Main has port segment[4] driven by constant 0
WARNING: [Synth 8-3917] design Main has port segment[3] driven by constant 1
WARNING: [Synth 8-3917] design Main has port segment[2] driven by constant 1
WARNING: [Synth 8-3917] design Main has port segment[1] driven by constant 1
WARNING: [Synth 8-3917] design Main has port segment[0] driven by constant 1
WARNING: [Synth 8-3917] design Main has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Main has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design Main has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design Main has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design Main has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design Main has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design Main has port AN[1] driven by constant 0
WARNING: [Synth 8-3917] design Main has port AN[0] driven by constant 1
WARNING: [Synth 8-3331] design Main has unconnected port start
CRITICAL WARNING: [Synth 8-3352] multi-driven net winner_reg[5] with 1st driver pin 'Winner/winner_inferred/winner_reg[5]' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net winner_reg[5] with 2nd driver pin 'GND' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-5559] multi-driven net winner_reg[5] is connected to constant driver, other driver is ignored [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net winner_reg[4] with 1st driver pin 'Winner/winner_inferred/winner_reg[4]' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net winner_reg[4] with 2nd driver pin 'GND' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-5559] multi-driven net winner_reg[4] is connected to constant driver, other driver is ignored [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net winner_reg[3] with 1st driver pin 'Winner/winner_inferred/winner_reg[3]' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net winner_reg[3] with 2nd driver pin 'GND' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-5559] multi-driven net winner_reg[3] is connected to constant driver, other driver is ignored [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net winner_reg[2] with 1st driver pin 'Winner/winner_inferred/winner_reg[2]' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net winner_reg[2] with 2nd driver pin 'GND' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-5559] multi-driven net winner_reg[2] is connected to constant driver, other driver is ignored [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net winner_reg[1] with 1st driver pin 'Winner/winner_inferred/winner_reg[1]' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net winner_reg[1] with 2nd driver pin 'GND' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-5559] multi-driven net winner_reg[1] is connected to constant driver, other driver is ignored [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net winner_reg[0] with 1st driver pin 'Winner/winner_inferred/winner_reg[0]' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net winner_reg[0] with 2nd driver pin 'GND' [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
CRITICAL WARNING: [Synth 8-5559] multi-driven net winner_reg[0] is connected to constant driver, other driver is ignored [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Winner.v:54]
WARNING: [Synth 8-3332] Sequential element (RNG1/number_reg[0]) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|RNG         | number_reg | 1024x8        | Block RAM      | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_5MHz/clk_out1' to pin 'clk_5MHz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance Bracket of module Bracket having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |IBUF      |     1|
|3     |OBUF      |    21|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    24|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 843.531 ; gain = 498.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 18 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 843.531 ; gain = 153.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 843.531 ; gain = 498.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 56 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 857.617 ; gain = 523.855
INFO: [Common 17-1381] The checkpoint 'C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 857.617 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 20:44:31 2024...
