library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Timer is
	
	port(reset  : in std_logic;
		  clk    : in std_logic;
		  dataIn : in std_logic_vector(4 downto 0);
		  enable : in std_logic;
		  cntOut : out std_logic_vector(4 downto 0));
		  
end Timer;

architecture Behavioral of Timer is
	
	signal s_cntValue : unsigned(4 downto 0);
	
begin

	process(clk)
	
	begin
		
		if(rising_edge(clk)) then
			if(reset = '1') then
				s_cntValue <= (others => '0');
			elsif(enable = '1') then
				s_cntValue <= s_cntValue - 1;
			end if;
		end if;
	end process;
	
	cntOut <= std_logic_vector(s_cntValue);

end Behavioral;