// Seed: 751019512
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wor id_4
);
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    output logic id_2,
    input logic id_3,
    output wand id_4,
    input tri1 id_5,
    input wand id_6,
    input wand id_7,
    input tri id_8,
    input wor id_9,
    input tri0 id_10,
    input tri0 id_11,
    output wand id_12,
    input wand id_13,
    output wire id_14,
    input wor id_15,
    input uwire id_16,
    input tri0 id_17,
    output supply0 id_18
);
  assign id_14 = id_15;
  assign id_2  = 1;
  always @(negedge 1) begin
    id_2 <= id_3;
  end
  module_0(
      id_9, id_10, id_6, id_4, id_17
  );
endmodule
