{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1431542165293 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab3test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1431542165522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431542165613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431542165613 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1431542165851 ""}  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1431542165851 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1431542165924 ""}  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1431542165924 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1431542165936 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1431542166557 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1431542167797 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1431542168188 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 243 " "No exact pin location assignment(s) for 72 pins of 243 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[0\] " "Pin HPS_DDR3_ADDR\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 858 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[1\] " "Pin HPS_DDR3_ADDR\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[1\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 859 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[2\] " "Pin HPS_DDR3_ADDR\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[2\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 860 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[3\] " "Pin HPS_DDR3_ADDR\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[3] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[3\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 861 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[4\] " "Pin HPS_DDR3_ADDR\[4\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[4] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[4\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 862 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[5\] " "Pin HPS_DDR3_ADDR\[5\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[5] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[5\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 863 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[6\] " "Pin HPS_DDR3_ADDR\[6\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[6] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[6\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 864 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[7\] " "Pin HPS_DDR3_ADDR\[7\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[7] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[7\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 865 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[8\] " "Pin HPS_DDR3_ADDR\[8\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[8] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[8\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 866 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[9\] " "Pin HPS_DDR3_ADDR\[9\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[9] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[9\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 867 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[10\] " "Pin HPS_DDR3_ADDR\[10\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[10] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[10\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 868 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[11\] " "Pin HPS_DDR3_ADDR\[11\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[11] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[11\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 869 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[12\] " "Pin HPS_DDR3_ADDR\[12\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[12] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[12\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 870 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_BA\[0\] " "Pin HPS_DDR3_BA\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 41 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 873 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_BA\[1\] " "Pin HPS_DDR3_BA\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 41 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 874 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_BA\[2\] " "Pin HPS_DDR3_BA\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 41 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 875 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CAS_N " "Pin HPS_DDR3_CAS_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CAS_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_N" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 988 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CKE " "Pin HPS_DDR3_CKE not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CKE } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 43 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 989 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CK_N " "Pin HPS_DDR3_CK_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CK_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_N" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 44 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CK_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 990 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CK_P " "Pin HPS_DDR3_CK_P not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CK_P } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_P" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 45 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CK_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 991 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CS_N " "Pin HPS_DDR3_CS_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CS_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_N" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 46 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 992 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DM\[0\] " "Pin HPS_DDR3_DM\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 47 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 876 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ODT " "Pin HPS_DDR3_ODT not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ODT } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 51 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ODT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 993 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RAS_N " "Pin HPS_DDR3_RAS_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RAS_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_N" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 52 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 994 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RESET_N " "Pin HPS_DDR3_RESET_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RESET_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_N" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 53 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RESET_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 995 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_WE_N " "Pin HPS_DDR3_WE_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_WE_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_N" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 55 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 997 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[13\] " "Pin HPS_DDR3_ADDR\[13\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[13] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 871 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[14\] " "Pin HPS_DDR3_ADDR\[14\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[14] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 872 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DM\[1\] " "Pin HPS_DDR3_DM\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 47 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 877 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DM\[2\] " "Pin HPS_DDR3_DM\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 47 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 878 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DM\[3\] " "Pin HPS_DDR3_DM\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 47 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 879 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_P\[3\] " "Pin HPS_DDR3_DQS_P\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 919 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[0\] " "Pin HPS_DDR3_DQ\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 880 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[1\] " "Pin HPS_DDR3_DQ\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 881 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[2\] " "Pin HPS_DDR3_DQ\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 882 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[3\] " "Pin HPS_DDR3_DQ\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 883 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[4\] " "Pin HPS_DDR3_DQ\[4\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 884 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[5\] " "Pin HPS_DDR3_DQ\[5\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 885 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[6\] " "Pin HPS_DDR3_DQ\[6\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 886 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[7\] " "Pin HPS_DDR3_DQ\[7\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 887 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_N\[0\] " "Pin HPS_DDR3_DQS_N\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 912 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_P\[0\] " "Pin HPS_DDR3_DQS_P\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 916 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[8\] " "Pin HPS_DDR3_DQ\[8\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 888 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[9\] " "Pin HPS_DDR3_DQ\[9\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 889 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[10\] " "Pin HPS_DDR3_DQ\[10\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 890 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[11\] " "Pin HPS_DDR3_DQ\[11\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 891 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[12\] " "Pin HPS_DDR3_DQ\[12\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 892 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[13\] " "Pin HPS_DDR3_DQ\[13\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 893 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[14\] " "Pin HPS_DDR3_DQ\[14\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 894 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[15\] " "Pin HPS_DDR3_DQ\[15\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 895 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[16\] " "Pin HPS_DDR3_DQ\[16\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 896 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[17\] " "Pin HPS_DDR3_DQ\[17\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 897 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[18\] " "Pin HPS_DDR3_DQ\[18\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 898 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[19\] " "Pin HPS_DDR3_DQ\[19\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 899 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[20\] " "Pin HPS_DDR3_DQ\[20\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 900 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[21\] " "Pin HPS_DDR3_DQ\[21\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 901 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[22\] " "Pin HPS_DDR3_DQ\[22\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 902 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[23\] " "Pin HPS_DDR3_DQ\[23\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 903 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[24\] " "Pin HPS_DDR3_DQ\[24\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 904 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[25\] " "Pin HPS_DDR3_DQ\[25\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 905 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[26\] " "Pin HPS_DDR3_DQ\[26\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 906 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[27\] " "Pin HPS_DDR3_DQ\[27\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 907 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[28\] " "Pin HPS_DDR3_DQ\[28\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 908 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[29\] " "Pin HPS_DDR3_DQ\[29\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 909 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[30\] " "Pin HPS_DDR3_DQ\[30\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 910 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[31\] " "Pin HPS_DDR3_DQ\[31\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 911 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_N\[1\] " "Pin HPS_DDR3_DQS_N\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 913 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_N\[2\] " "Pin HPS_DDR3_DQS_N\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 914 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_N\[3\] " "Pin HPS_DDR3_DQS_N\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 915 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_P\[1\] " "Pin HPS_DDR3_DQS_P\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 917 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_P\[2\] " "Pin HPS_DDR3_DQS_P\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 918 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "Pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 54 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RZQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 996 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169645 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1431542169645 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 54 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RZQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 996 9662 10382 0}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431542169680 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1431542169680 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1431542188742 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1431542188792 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1431542193783 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "12 s (12 global) " "Automatically promoted 12 clocks (12 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G15 " "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431542193813 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 4031 global CLKCTRL_G4 " "mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 4031 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431542193813 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 545 global CLKCTRL_G5 " "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 545 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431542193813 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G6 " "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431542193813 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 108 global CLKCTRL_G7 " "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 with 108 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431542193813 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 1927 global CLKCTRL_G2 " "mysystem:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 1927 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1431542193813 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431542193813 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 1914 global CLKCTRL_G3 " "mysystem:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 1914 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1431542193813 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431542193813 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_1\[0\]~inputCLKENA0 280 global CLKCTRL_G0 " "GPIO_1\[0\]~inputCLKENA0 with 280 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431542193813 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 117 global CLKCTRL_G1 " "altera_internal_jtag~TCKUTAPCLKENA0 with 117 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1431542193813 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431542193813 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Reset_Delay:u2\|oRST_0~CLKENA0 504 global CLKCTRL_G11 " "Reset_Delay:u2\|oRST_0~CLKENA0 with 504 fanout uses global clock CLKCTRL_G11" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1431542193813 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431542193813 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 95 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 95 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1431542193813 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431542193813 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Reset_Delay:u2\|oRST_2~CLKENA0 131 global CLKCTRL_G12 " "Reset_Delay:u2\|oRST_2~CLKENA0 with 131 fanout uses global clock CLKCTRL_G12" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1431542193813 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431542193813 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1431542193813 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1431542194698 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:05 " "Fitter periphery placement operations ending: elapsed time is 00:00:05" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431542194735 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_odu1 " "Entity dcfifo_odu1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431542208424 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1431542208424 ""}
{ "Info" "ISTA_SDC_FOUND" "mysystem/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'mysystem/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431542208537 ""}
{ "Info" "ISTA_SDC_FOUND" "mysystem/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'mysystem/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431542208590 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1431542208650 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431542209220 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431542209220 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431542209220 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431542209220 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431542209220 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431542209221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 527 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(527): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1431542209270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 527 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209270 ""}  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1431542209270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 528 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(528): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1431542209272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 528 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(528): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209272 ""}  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1431542209272 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1431542209311 "|lab3test|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mysystem:u0\|mysystem_start:hps_clk\|data_out " "Node: mysystem:u0\|mysystem_start:hps_clk\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1431542209311 "|lab3test|mysystem:u0|mysystem_start:hps_clk|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1431542209312 "|lab3test|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[0\] " "Node: GPIO_1\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1431542209312 "|lab3test|GPIO_1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_Capture:u3\|X_Cont\[0\] " "Node: CCD_Capture:u3\|X_Cont\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1431542209312 "|lab3test|CCD_Capture:u3|X_Cont[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1431542209312 "|lab3test|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209315 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209315 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209315 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209315 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209315 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1431542209315 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1431542209461 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1431542209461 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|system_pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|system_pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209498 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1431542209498 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431542209500 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1431542209500 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1431542209501 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209501 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209501 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209501 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_CK_N " "   3.333 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209501 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_CK_P " "   3.333 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209501 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_N\[0\]_OUT " "   3.333 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209501 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_P\[0\]_IN " "   3.333 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209501 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_P\[0\]_OUT " "   3.333 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209501 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209501 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209501 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431542209501 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1431542209501 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431542209824 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431542209826 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1431542209829 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431542209867 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431542209926 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1431542209963 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1431542209964 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1431542210001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1431542211550 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1431542211590 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1431542211590 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431542213101 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1431542213101 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:46 " "Fitter preparation operations ending: elapsed time is 00:00:46" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431542213109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1431542221481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431542226205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1431542226265 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1431542239801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431542239801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1431542249450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1431542265315 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1431542265315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431542270559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1431542270568 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1431542270568 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.79 " "Total time spent on timing analysis during the Fitter is 5.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1431542287922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431542288262 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1431542288263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431542296297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431542296520 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1431542296520 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431542304652 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:46 " "Fitter post-fit operations ending: elapsed time is 00:00:46" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431542333483 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1431542335737 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "65 " "Following 65 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 760 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 761 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 966 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 944 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 945 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 947 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 948 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 949 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 950 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 951 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 952 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 953 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 954 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 955 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 956 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 957 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 963 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 964 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 976 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 977 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[3\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 919 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 961 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 946 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 958 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 959 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 960 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 962 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 967 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 968 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 969 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 970 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 971 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 972 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 973 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 974 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 975 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 888 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 889 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 890 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 891 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 892 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 893 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 894 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 895 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 896 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 897 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 898 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 899 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 900 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 901 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 902 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 903 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 904 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 905 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 906 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 907 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 908 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 909 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 910 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 911 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[1\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 913 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[2\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 914 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[3\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 915 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[1\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 917 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[2\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 918 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431542335845 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1431542335845 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 880 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431542335853 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431542335853 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 884 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431542335853 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431542335853 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 912 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431542335853 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431542335853 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 881 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431542335853 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431542335853 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 883 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431542335853 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431542335853 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 885 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431542335853 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431542335853 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 887 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431542335853 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431542335853 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 916 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431542335853 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431542335853 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 882 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431542335853 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431542335853 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 886 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431542335853 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431542335853 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1431542335853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/project/eec181/jimmyu21/CameraClean/output_files/lab3test.fit.smsg " "Generated suppressed messages file /project/eec181/jimmyu21/CameraClean/output_files/lab3test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1431542338527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 119 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2778 " "Peak virtual memory: 2778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431542346980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 13 11:39:06 2015 " "Processing ended: Wed May 13 11:39:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431542346980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:15 " "Elapsed time: 00:03:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431542346980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:53 " "Total CPU time (on all processors): 00:03:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431542346980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1431542346980 ""}
