// Seed: 875914828
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_13;
  wire id_14;
  always @(1) begin
    $display(1 & 1, 1, 1, id_11 & id_13 == id_4 & id_13, 1, id_1, 1, id_13, id_2, 1, 1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(1 == (id_2))
    if (1'b0 < 1'h0) begin
      $display();
      wait (1'd0);
    end
  wire id_5 = 1;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_4, id_1, id_5, id_4, id_5, id_5, id_5
  );
  reg id_6;
  always @(posedge 1'b0 or id_6) begin
    id_3 <= id_6;
  end
endmodule
