# FPGA-Based ML Accelerator (CNN Simulation)

## Overview
A Verilog/VHDL implementation of a CNN layer for MNIST digit classification, simulated using Xilinx Vivado/Open-source tools.  
**Key Features**:  
- Convolutional layer with configurable kernel size.  
- ReLU activation module.  
- Simulation results showing FPGA vs. CPU performance.

## Setup
1. **Tools**: Install [Xilinx Vivado](https://www.xilinx.com) or [Icarus Verilog](http://iverilog.icarus.com).  
2. Clone the repo:
   ```bash
   git clone https://github.com/Oyilenaan/FPGA-ML-Accelerator.git
