TimeQuest Timing Analyzer report for top
Tue Nov 14 17:44:08 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'clk'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 18. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 19. Recovery: 'clk'
 20. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 21. Recovery: 'rs232_rx'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 25. Removal: 'rs232_rx'
 26. Removal: 'clk'
 27. Setup Transfers
 28. Hold Transfers
 29. Recovery Transfers
 30. Removal Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths Summary
 34. Clock Status Summary
 35. Unconstrained Input Ports
 36. Unconstrained Output Ports
 37. Unconstrained Input Ports
 38. Unconstrained Output Ports
 39. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM570T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 65.9 MHz   ; 65.9 MHz        ; clk                                       ;      ;
; 80.04 MHz  ; 80.04 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 146.24 MHz ; 146.24 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 442.87 MHz ; 442.87 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -14.175 ; -1069.716     ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -5.838  ; -115.514      ;
; speed_select:speed_select|buad_clk_rx_reg ; -5.747  ; -99.869       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.258  ; -1.258        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.417 ; -2.417        ;
; speed_select:speed_select|buad_clk_rx_reg ; -0.152 ; -1.216        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.676  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.704  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -4.341 ; -328.461      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -2.343 ; -39.917       ;
; rs232_rx                                  ; -1.527 ; -1.527        ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.428  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -0.482 ; -0.482        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.879  ; 0.000         ;
; rs232_rx                                  ; 1.973  ; 0.000         ;
; clk                                       ; 2.994  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                      ;
+---------+------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------+--------------+-------------+--------------+------------+------------+
; -14.175 ; Rx_cmd[7]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.842     ;
; -14.175 ; Rx_cmd[7]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.842     ;
; -14.104 ; Rx_cmd[7]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.771     ;
; -14.035 ; Rx_cmd[5]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.702     ;
; -14.035 ; Rx_cmd[5]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.702     ;
; -14.025 ; Rx_cmd[15] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.692     ;
; -14.025 ; Rx_cmd[15] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.692     ;
; -13.977 ; Rx_cmd[21] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.644     ;
; -13.977 ; Rx_cmd[21] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.644     ;
; -13.977 ; Rx_cmd[21] ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.644     ;
; -13.964 ; Rx_cmd[5]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.631     ;
; -13.954 ; Rx_cmd[15] ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.621     ;
; -13.925 ; Rx_cmd[3]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.592     ;
; -13.925 ; Rx_cmd[3]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.592     ;
; -13.894 ; Rx_cmd[8]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.561     ;
; -13.854 ; Rx_cmd[3]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.521     ;
; -13.839 ; Rx_cmd[13] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.506     ;
; -13.839 ; Rx_cmd[13] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.506     ;
; -13.822 ; Rx_cmd[19] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.489     ;
; -13.822 ; Rx_cmd[19] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.489     ;
; -13.822 ; Rx_cmd[19] ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.489     ;
; -13.768 ; Rx_cmd[13] ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.435     ;
; -13.733 ; Rx_cmd[7]  ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.400     ;
; -13.729 ; Rx_cmd[7]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.396     ;
; -13.653 ; Rx_cmd[1]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.320     ;
; -13.653 ; Rx_cmd[1]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.320     ;
; -13.606 ; Rx_cmd[21] ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.273     ;
; -13.593 ; Rx_cmd[5]  ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.260     ;
; -13.589 ; Rx_cmd[5]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.256     ;
; -13.583 ; Rx_cmd[15] ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.250     ;
; -13.582 ; Rx_cmd[1]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.249     ;
; -13.579 ; Rx_cmd[15] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.246     ;
; -13.540 ; Rx_cmd[2]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.207     ;
; -13.540 ; Rx_cmd[2]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.207     ;
; -13.531 ; Rx_cmd[21] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.198     ;
; -13.523 ; Rx_cmd[8]  ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.190     ;
; -13.508 ; Rx_cmd[6]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.175     ;
; -13.508 ; Rx_cmd[6]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.175     ;
; -13.497 ; Rx_cmd[0]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.164     ;
; -13.492 ; Rx_cmd[9]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.159     ;
; -13.483 ; Rx_cmd[3]  ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.150     ;
; -13.479 ; Rx_cmd[3]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.146     ;
; -13.469 ; Rx_cmd[2]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.136     ;
; -13.451 ; Rx_cmd[19] ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.118     ;
; -13.437 ; Rx_cmd[6]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.104     ;
; -13.414 ; Rx_cmd[7]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.081     ;
; -13.411 ; Rx_cmd[18] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.078     ;
; -13.411 ; Rx_cmd[18] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.078     ;
; -13.405 ; Rx_cmd[4]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.072     ;
; -13.405 ; Rx_cmd[4]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.072     ;
; -13.397 ; Rx_cmd[13] ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.064     ;
; -13.393 ; Rx_cmd[13] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.060     ;
; -13.380 ; Rx_cmd[16] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.047     ;
; -13.380 ; Rx_cmd[16] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.047     ;
; -13.376 ; Rx_cmd[7]  ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.043     ;
; -13.376 ; Rx_cmd[19] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.043     ;
; -13.320 ; Rx_cmd[7]  ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.987     ;
; -13.309 ; Rx_cmd[16] ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.976     ;
; -13.289 ; Rx_cmd[23] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 13.956     ;
; -13.289 ; Rx_cmd[23] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.956     ;
; -13.289 ; Rx_cmd[23] ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.956     ;
; -13.287 ; Rx_cmd[21] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.954     ;
; -13.283 ; Rx_cmd[4]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.950     ;
; -13.276 ; Rx_cmd[7]  ; linkFSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.943     ;
; -13.274 ; Rx_cmd[5]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.941     ;
; -13.264 ; Rx_cmd[15] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.931     ;
; -13.261 ; Rx_cmd[7]  ; linkTPT              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.928     ;
; -13.249 ; Rx_cmd[21] ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.916     ;
; -13.236 ; Rx_cmd[5]  ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.903     ;
; -13.226 ; Rx_cmd[15] ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.893     ;
; -13.220 ; Rx_cmd[17] ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.887     ;
; -13.211 ; Rx_cmd[1]  ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.878     ;
; -13.207 ; Rx_cmd[1]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.874     ;
; -13.204 ; Rx_cmd[8]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.871     ;
; -13.180 ; Rx_cmd[5]  ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.847     ;
; -13.172 ; Rx_cmd[8]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 13.839     ;
; -13.172 ; Rx_cmd[8]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.839     ;
; -13.170 ; Rx_cmd[15] ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.837     ;
; -13.166 ; Rx_cmd[8]  ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.833     ;
; -13.164 ; Rx_cmd[3]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.831     ;
; -13.149 ; Rx_cmd[21] ; linkFSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.816     ;
; -13.136 ; Rx_cmd[5]  ; linkFSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.803     ;
; -13.132 ; Rx_cmd[19] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.799     ;
; -13.126 ; Rx_cmd[0]  ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.793     ;
; -13.126 ; Rx_cmd[3]  ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.793     ;
; -13.126 ; Rx_cmd[15] ; linkFSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.793     ;
; -13.122 ; Rx_cmd[21] ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.789     ;
; -13.121 ; Rx_cmd[12] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 13.788     ;
; -13.121 ; Rx_cmd[12] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.788     ;
; -13.121 ; Rx_cmd[9]  ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.788     ;
; -13.121 ; Rx_cmd[5]  ; linkTPT              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.788     ;
; -13.111 ; Rx_cmd[15] ; linkTPT              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.778     ;
; -13.098 ; Rx_cmd[2]  ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.765     ;
; -13.095 ; Rx_cmd[7]  ; linkTCP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.762     ;
; -13.094 ; Rx_cmd[2]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.761     ;
; -13.094 ; Rx_cmd[19] ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.761     ;
; -13.078 ; Rx_cmd[13] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.745     ;
; -13.070 ; Rx_cmd[3]  ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.737     ;
; -13.068 ; Rx_cmd[7]  ; linkFIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.735     ;
; -13.066 ; Rx_cmd[6]  ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.733     ;
+---------+------------+----------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -5.838 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.505      ;
; -5.663 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.330      ;
; -5.299 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.966      ;
; -5.299 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.966      ;
; -5.299 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.966      ;
; -5.299 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.966      ;
; -5.299 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.966      ;
; -5.257 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.924      ;
; -5.192 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.859      ;
; -5.178 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.845      ;
; -5.178 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.845      ;
; -5.178 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.845      ;
; -5.178 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.845      ;
; -5.178 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.845      ;
; -5.178 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.845      ;
; -5.178 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.845      ;
; -5.178 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.845      ;
; -5.173 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.840      ;
; -5.173 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.840      ;
; -5.173 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.840      ;
; -5.173 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.840      ;
; -5.173 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.840      ;
; -5.122 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.789      ;
; -5.122 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.789      ;
; -5.122 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.789      ;
; -5.122 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.789      ;
; -5.122 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.789      ;
; -5.066 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.733      ;
; -5.014 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.681      ;
; -5.004 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.671      ;
; -5.004 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.671      ;
; -5.004 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.671      ;
; -5.004 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.671      ;
; -5.004 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.671      ;
; -5.001 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.668      ;
; -5.001 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.668      ;
; -5.001 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.668      ;
; -5.001 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.668      ;
; -5.001 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.668      ;
; -5.001 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.668      ;
; -5.001 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.668      ;
; -5.001 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.668      ;
; -4.984 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.651      ;
; -4.984 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.651      ;
; -4.984 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.651      ;
; -4.984 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.651      ;
; -4.984 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.651      ;
; -4.984 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.651      ;
; -4.984 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.651      ;
; -4.984 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.651      ;
; -4.961 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.628      ;
; -4.961 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.628      ;
; -4.961 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.628      ;
; -4.961 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.628      ;
; -4.961 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.628      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.837 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.504      ;
; -4.815 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.482      ;
; -4.815 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.482      ;
; -4.815 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.482      ;
; -4.815 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.482      ;
; -4.815 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.482      ;
; -4.815 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.482      ;
; -4.815 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.482      ;
; -4.815 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.482      ;
; -4.776 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.443      ;
; -4.776 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.443      ;
; -4.776 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.443      ;
; -4.776 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.443      ;
; -4.776 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.443      ;
; -4.776 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.443      ;
; -4.776 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.443      ;
; -4.676 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.343      ;
; -4.599 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.266      ;
; -4.599 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.266      ;
; -4.599 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.266      ;
; -4.599 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.266      ;
; -4.599 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.266      ;
; -4.599 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.266      ;
; -4.599 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.266      ;
; -4.594 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.261      ;
; -4.594 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.261      ;
; -4.594 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.261      ;
; -4.594 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.261      ;
; -4.594 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.261      ;
; -4.590 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 6.367      ;
; -4.590 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 6.367      ;
; -4.590 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 6.367      ;
; -4.590 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 6.367      ;
; -4.590 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 6.367      ;
; -4.582 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.249      ;
; -4.582 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.249      ;
; -4.582 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.249      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.747 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.914      ;
; -5.707 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.874      ;
; -5.655 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.822      ;
; -5.655 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.822      ;
; -5.655 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.822      ;
; -5.655 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.822      ;
; -5.655 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.822      ;
; -5.655 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.822      ;
; -5.655 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.822      ;
; -5.655 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.822      ;
; -5.404 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.571      ;
; -5.378 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.545      ;
; -5.378 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.545      ;
; -5.378 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.545      ;
; -5.378 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.545      ;
; -5.378 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.545      ;
; -5.378 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.545      ;
; -5.378 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.545      ;
; -5.378 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.545      ;
; -5.364 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.531      ;
; -5.312 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.479      ;
; -5.312 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.479      ;
; -5.312 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.479      ;
; -5.312 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.479      ;
; -5.312 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.479      ;
; -5.312 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.479      ;
; -5.312 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.479      ;
; -5.312 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.479      ;
; -5.250 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.417      ;
; -4.938 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.105      ;
; -4.881 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.048      ;
; -4.825 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.992      ;
; -4.825 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.992      ;
; -4.825 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.992      ;
; -4.825 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.992      ;
; -4.825 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.992      ;
; -4.825 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.992      ;
; -4.825 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.992      ;
; -4.825 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.992      ;
; -4.788 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.955      ;
; -4.781 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.948      ;
; -4.643 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.810      ;
; -4.569 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.736      ;
; -4.502 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.669      ;
; -4.467 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.634      ;
; -4.467 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.634      ;
; -4.389 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.556      ;
; -4.116 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.283      ;
; -4.091 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.258      ;
; -4.054 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.221      ;
; -4.052 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.219      ;
; -3.979 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.146      ;
; -3.963 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.130      ;
; -3.869 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.036      ;
; -3.869 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.036      ;
; -3.853 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.020      ;
; -3.836 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.003      ;
; -3.773 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.940      ;
; -3.674 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.841      ;
; -3.668 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.835      ;
; -3.668 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.835      ;
; -3.577 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.744      ;
; -3.529 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.696      ;
; -3.500 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.667      ;
; -3.500 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.667      ;
; -3.364 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.031      ;
; -3.229 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.896      ;
; -3.183 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.350      ;
; -3.136 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.303      ;
; -3.042 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.709      ;
; -3.010 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.677      ;
; -2.970 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.637      ;
; -2.807 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.474      ;
; -2.754 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.421      ;
; -2.746 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.413      ;
; -2.742 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.909      ;
; -2.585 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.252      ;
; -2.575 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.242      ;
; -2.551 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.218      ;
; -2.434 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.101      ;
; -2.430 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.097      ;
; -2.426 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.093      ;
; -2.399 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.066      ;
; -2.290 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.957      ;
; -2.266 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.933      ;
; -2.027 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.694      ;
; -2.015 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.682      ;
; -2.010 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.677      ;
; -1.912 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.785      ; 5.864      ;
; -1.905 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.572      ;
; -1.903 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.570      ;
; -1.897 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.564      ;
; -1.794 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.461      ;
; -1.766 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.433      ;
; -1.762 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.429      ;
; -1.692 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.359      ;
; -1.681 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.348      ;
; -1.679 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.346      ;
; -1.639 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.785      ; 5.591      ;
; -1.611 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.785      ; 5.563      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.258 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.925      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.417 ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 1.861      ;
; -1.917 ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 1.861      ;
; 1.078  ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]           ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.388  ; spi_slave_0_base:spi_slave_0_base_instance|sckr[0]           ; spi_slave_0_base:spi_slave_0_base_instance|sckr[1]           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.609      ;
; 1.398  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]                ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.619      ;
; 1.406  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4]   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.627      ;
; 1.419  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2]   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.640      ;
; 1.422  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3]   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.643      ;
; 1.424  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6]   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.645      ;
; 1.464  ; flag_reg                                                     ; Flag_temp                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.817      ; 2.002      ;
; 1.639  ; linkRLO                                                      ; linkRLO                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.860      ;
; 1.652  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[0] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[1] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.873      ;
; 1.660  ; spi_slave_0_base:spi_slave_0_base_instance|sselr[0]          ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.881      ;
; 1.661  ; Buff_temp[10]                                                ; Buff_temp[10]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.882      ;
; 1.662  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.883      ;
; 1.663  ; Buff_temp[8]                                                 ; Buff_temp[16]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.884      ;
; 1.663  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[1] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.884      ;
; 1.665  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[2] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.886      ;
; 1.666  ; Buff_temp[18]                                                ; Buff_temp[18]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.887      ;
; 1.667  ; spi_slave_0_base:spi_slave_0_base_instance|cnt[0]            ; spi_slave_0_base:spi_slave_0_base_instance|cnt[0]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.888      ;
; 1.676  ; Buff_temp[14]                                                ; Buff_temp[14]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.897      ;
; 1.676  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.897      ;
; 1.683  ; Buff_temp[7]                                                 ; Buff_temp[15]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.904      ;
; 1.686  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.907      ;
; 1.692  ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]                ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.913      ;
; 1.694  ; Buff_temp[5]                                                 ; Buff_temp[5]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.915      ;
; 1.696  ; Buff_temp[5]                                                 ; Buff_temp[13]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.917      ;
; 1.706  ; Current.WAIT                                                 ; Buff_temp[6]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.927      ;
; 1.715  ; Current.WAIT                                                 ; Buff_temp[21]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.936      ;
; 1.737  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]                ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.958      ;
; 1.790  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]                 ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.011      ;
; 1.813  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1]   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.034      ;
; 1.829  ; Buff_temp[10]                                                ; Rx_cmd[10]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.050      ;
; 1.832  ; Buff_temp[9]                                                 ; Rx_cmd[9]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.053      ;
; 1.844  ; Buff_temp[1]                                                 ; Rx_cmd[1]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.065      ;
; 1.866  ; spi_slave_0_base:spi_slave_0_base_instance|sckr[1]           ; spi_slave_0_base:spi_slave_0_base_instance|sckr[2]           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.087      ;
; 1.899  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.120      ;
; 1.908  ; linkTPT                                                      ; linkTPT                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.129      ;
; 1.918  ; Buff_temp[12]                                                ; Buff_temp[12]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.139      ;
; 1.931  ; spi_slave_rst_b2b                                            ; spi_slave_rst_b2b                                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.152      ;
; 1.934  ; Buff_temp[17]                                                ; Buff_temp[17]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.937  ; Flag_temp                                                    ; Current.WAIT                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 1.937  ; Buff_temp[13]                                                ; Buff_temp[21]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 1.943  ; Buff_temp[0]                                                 ; Buff_temp[0]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.164      ;
; 1.943  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.164      ;
; 1.945  ; Buff_temp[9]                                                 ; Buff_temp[9]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.166      ;
; 1.947  ; Buff_temp[2]                                                 ; Buff_temp[10]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.168      ;
; 1.949  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.170      ;
; 1.957  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.178      ;
; 1.969  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.190      ;
; 1.980  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.201      ;
; 1.982  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.203      ;
; 2.047  ; Buff_temp[12]                                                ; Buff_temp[20]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.268      ;
; 2.076  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[5] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[6] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.297      ;
; 2.076  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[0] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.297      ;
; 2.087  ; spi_slave_0_base:spi_slave_0_base_instance|cnt[7]            ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[7] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.308      ;
; 2.091  ; spi_slave_0_base:spi_slave_0_base_instance|cnt[4]            ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[4] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.312      ;
; 2.098  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.319      ;
; 2.098  ; spi_slave_0_base:spi_slave_0_base_instance|cnt[5]            ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[5] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.319      ;
; 2.101  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.322      ;
; 2.101  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; spi_slave_0_base:spi_slave_0_base_instance|byte_received     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.322      ;
; 2.102  ; speed_select:speed_select|cnt_rx[12]                         ; speed_select:speed_select|cnt_rx[12]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.323      ;
; 2.108  ; spi_slave_0_base:spi_slave_0_base_instance|cnt[7]            ; spi_slave_0_base:spi_slave_0_base_instance|cnt[7]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.116  ; Buff_temp[19]                                                ; Buff_temp[19]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; Buff_temp[11]                                                ; Buff_temp[11]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.121  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[6] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[7] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.342      ;
; 2.125  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]      ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]      ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_slave_0_base:spi_slave_0_base_instance|cnt[2]            ; spi_slave_0_base:spi_slave_0_base_instance|cnt[2]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; linkFIC                                                      ; linkFIC                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]      ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.128  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.349      ;
; 2.128  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.349      ;
; 2.134  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[8]                          ; speed_select:speed_select|cnt_rx[8]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[3]                          ; speed_select:speed_select|cnt_rx[3]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]      ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.141  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.142  ; Buff_temp[1]                                                 ; Buff_temp[9]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.363      ;
; 2.143  ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; spi_slave_0_base:spi_slave_0_base_instance|cnt[0]            ; spi_slave_0_base:spi_slave_0_base_instance|cnt[1]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; Buff_temp[13]                                                ; Buff_temp[13]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; speed_select:speed_select|cnt_rx[5]                          ; speed_select:speed_select|cnt_rx[5]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.145  ; Buff_temp[7]                                                 ; Buff_temp[7]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.150  ; Buff_temp[4]                                                 ; Buff_temp[4]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.371      ;
; 2.150  ; spi_slave_0_base_rst                                         ; spi_slave_0_base_rst                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.371      ;
; 2.151  ; Buff_temp[21]                                                ; Buff_temp[21]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.372      ;
; 2.151  ; spi_rst                                                      ; spi_rst                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.372      ;
; 2.151  ; speed_select:speed_select|cnt_rx[7]                          ; speed_select:speed_select|cnt_rx[7]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.372      ;
; 2.152  ; linkFPT                                                      ; linkFPT                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.152  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                      ; spi_ctrl:spi_ctrl_instance|rst_count[2]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.155  ; Buff_temp[0]                                                 ; Buff_temp[8]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.376      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.152 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.230      ;
; -0.152 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.230      ;
; -0.152 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.230      ;
; -0.152 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.230      ;
; -0.152 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.230      ;
; -0.152 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.230      ;
; -0.152 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.230      ;
; -0.152 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.230      ;
; 0.348  ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.230      ;
; 0.348  ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.230      ;
; 0.348  ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.230      ;
; 0.348  ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.230      ;
; 0.348  ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.230      ;
; 0.348  ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.230      ;
; 0.348  ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.230      ;
; 0.348  ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.230      ;
; 0.790  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.796      ;
; 1.082  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.088      ;
; 1.232  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.238      ;
; 1.236  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.242      ;
; 1.290  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.796      ;
; 1.410  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.416      ;
; 1.557  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.563      ;
; 1.582  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.088      ;
; 1.585  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.591      ;
; 1.732  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.238      ;
; 1.736  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.242      ;
; 1.858  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.864      ;
; 1.910  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.416      ;
; 1.980  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.201      ;
; 1.987  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.208      ;
; 1.992  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.213      ;
; 2.057  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.563      ;
; 2.085  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.591      ;
; 2.125  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.346      ;
; 2.127  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.348      ;
; 2.138  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.359      ;
; 2.208  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.429      ;
; 2.212  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.433      ;
; 2.240  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.461      ;
; 2.343  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.564      ;
; 2.349  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.570      ;
; 2.351  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.572      ;
; 2.358  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.864      ;
; 2.456  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.677      ;
; 2.461  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.682      ;
; 2.473  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.694      ;
; 2.712  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.933      ;
; 2.736  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.957      ;
; 2.790  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.511      ;
; 2.801  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.522      ;
; 2.845  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.066      ;
; 2.850  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.571      ;
; 2.872  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.093      ;
; 2.876  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.097      ;
; 2.880  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.101      ;
; 2.997  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.218      ;
; 3.021  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.242      ;
; 3.031  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.252      ;
; 3.188  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.909      ;
; 3.192  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.413      ;
; 3.200  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.421      ;
; 3.253  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.474      ;
; 3.290  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.011      ;
; 3.416  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.637      ;
; 3.456  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.677      ;
; 3.488  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.709      ;
; 3.513  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.234      ;
; 3.582  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.303      ;
; 3.629  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.350      ;
; 3.675  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.896      ;
; 3.767  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.488      ;
; 3.810  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.031      ;
; 3.812  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.533      ;
; 3.852  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.573      ;
; 3.922  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.643      ;
; 3.946  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.667      ;
; 3.975  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.696      ;
; 4.023  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.744      ;
; 4.089  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.810      ;
; 4.120  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.841      ;
; 4.219  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.940      ;
; 4.239  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.960      ;
; 4.260  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.981      ;
; 4.342  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.063      ;
; 4.409  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.130      ;
; 4.425  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.146      ;
; 4.496  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.217      ;
; 4.537  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.258      ;
; 4.562  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.283      ;
; 4.774  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.495      ;
; 4.803  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.524      ;
; 4.901  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.622      ;
; 5.227  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.948      ;
; 5.234  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.955      ;
; 5.270  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.991      ;
; 5.271  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.992      ;
; 5.271  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.992      ;
; 5.271  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.992      ;
; 5.271  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.992      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.676 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.897      ;
; 1.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.913      ;
; 2.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.346      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.135 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.135 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.135 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.135 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.391      ;
; 2.208 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.539      ;
; 2.212 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.222 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.232 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.453      ;
; 2.239 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.460      ;
; 2.240 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.273 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.494      ;
; 2.273 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.494      ;
; 2.274 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.495      ;
; 2.645 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.866      ;
; 2.651 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.872      ;
; 2.867 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 4.198      ;
; 2.874 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.095      ;
; 2.938 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.159      ;
; 2.957 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.178      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.967 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.188      ;
; 2.967 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.188      ;
; 3.068 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.289      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.078 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.299      ;
; 3.078 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.299      ;
; 3.148 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 4.479      ;
; 3.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.156 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.377      ;
; 3.162 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.383      ;
; 3.172 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.393      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.213 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.434      ;
; 3.214 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.435      ;
; 3.241 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.462      ;
; 3.259 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 4.590      ;
; 3.260 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.481      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.324 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.545      ;
; 3.370 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 4.701      ;
; 3.402 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.623      ;
; 3.481 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 4.812      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.534 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.755      ;
; 3.534 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.755      ;
; 3.534 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.755      ;
; 3.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.759      ;
; 3.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.759      ;
; 3.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.759      ;
; 3.547 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.768      ;
; 3.547 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.768      ;
; 3.547 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.768      ;
; 3.579 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.800      ;
; 3.585 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.806      ;
; 3.591 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.812      ;
; 3.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.842      ;
; 3.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.842      ;
; 3.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.842      ;
; 3.631 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.852      ;
; 3.631 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.852      ;
; 3.631 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.852      ;
; 3.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.658 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.879      ;
; 3.658 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.879      ;
; 3.658 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.879      ;
; 3.696 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.917      ;
; 3.702 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.923      ;
; 3.759 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.980      ;
; 3.759 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.980      ;
; 3.759 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.980      ;
; 3.759 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.980      ;
; 3.807 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.028      ;
; 3.888 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 5.219      ;
; 3.918 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.139      ;
; 3.950 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 5.281      ;
; 3.950 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 5.281      ;
; 3.950 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 5.281      ;
; 4.040 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.261      ;
; 4.051 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.272      ;
; 4.092 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.313      ;
; 4.096 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.317      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.704 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.925      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                    ;
+--------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.341 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]                ; clk          ; clk         ; 1.000        ; 0.000      ; 5.008      ;
; -4.341 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; clk          ; clk         ; 1.000        ; 0.000      ; 5.008      ;
; -4.341 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]                 ; clk          ; clk         ; 1.000        ; 0.000      ; 5.008      ;
; -4.341 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; clk          ; clk         ; 1.000        ; 0.000      ; 5.008      ;
; -4.341 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; clk          ; clk         ; 1.000        ; 0.000      ; 5.008      ;
; -4.341 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]                 ; clk          ; clk         ; 1.000        ; 0.000      ; 5.008      ;
; -4.341 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|recived_status          ; clk          ; clk         ; 1.000        ; 0.000      ; 5.008      ;
; -4.341 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]                ; clk          ; clk         ; 1.000        ; 0.000      ; 5.008      ;
; -4.341 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]                ; clk          ; clk         ; 1.000        ; 0.000      ; 5.008      ;
; -4.341 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]                ; clk          ; clk         ; 1.000        ; 0.000      ; 5.008      ;
; -4.020 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.687      ;
; -4.020 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[3]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.687      ;
; -4.020 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[4]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.687      ;
; -4.020 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[6]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.687      ;
; -4.020 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[5]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.687      ;
; -4.020 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.687      ;
; -4.020 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.687      ;
; -4.020 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.687      ;
; -3.977 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.644      ;
; -3.977 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.644      ;
; -3.977 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.644      ;
; -3.977 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.644      ;
; -3.977 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.644      ;
; -3.977 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.644      ;
; -3.977 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.644      ;
; -3.977 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.644      ;
; -3.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.454      ;
; -3.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.454      ;
; -3.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.454      ;
; -3.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.454      ;
; -3.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.454      ;
; -3.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.454      ;
; -3.777 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.444      ;
; -3.700 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_received           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.367      ;
; -3.700 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.367      ;
; -3.698 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.365      ;
; -3.698 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.365      ;
; -3.698 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.365      ;
; -3.698 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.365      ;
; -3.698 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.365      ;
; -3.698 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.365      ;
; -3.698 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.365      ;
; -3.668 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.335      ;
; -3.668 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.335      ;
; -3.668 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.335      ;
; -3.645 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|cs_n                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.312      ;
; -3.618 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.285      ;
; -3.541 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.208      ;
; -3.541 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.208      ;
; -3.541 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.208      ;
; -3.541 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.208      ;
; -3.541 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.208      ;
; -3.541 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.208      ;
; -3.541 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.208      ;
; -3.541 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.208      ;
; -3.519 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.186      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[1]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[2]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_received     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[0]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sselr[0]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.909 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.576      ;
; -2.909 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.576      ;
; -2.909 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.576      ;
; -2.909 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.576      ;
; -2.909 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.576      ;
; -2.909 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.576      ;
; -2.909 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.576      ;
; -2.909 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.576      ;
; -2.907 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.574      ;
; -2.553 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.220      ;
; -2.553 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.220      ;
; -2.553 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.220      ;
; -2.553 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.220      ;
; -2.553 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.220      ;
; -2.553 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.220      ;
; -2.553 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.220      ;
; -2.553 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.220      ;
; -2.552 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[2]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[3]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[4]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[5]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[6]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.548 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -2.548 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -2.548 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -2.548 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -2.548 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -2.548 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -2.548 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -2.548 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
+--------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                 ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -2.343 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 4.120      ;
; -2.343 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 4.120      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.800 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.577      ;
; -1.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.210      ;
; -1.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.210      ;
; -1.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.210      ;
; -1.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.210      ;
; -1.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.210      ;
; -1.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.210      ;
; -1.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.110      ; 3.210      ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -1.527 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; 1.342      ; 3.536      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.428 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.785      ; 3.900      ;
; 0.928 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.785      ; 3.900      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.482 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 3.900      ;
; 0.018  ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 3.900      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                      ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                 ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 1.879 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.210      ;
; 1.879 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.210      ;
; 1.879 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.210      ;
; 1.879 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.210      ;
; 1.879 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.210      ;
; 1.879 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.210      ;
; 1.879 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.210      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.246 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 3.577      ;
; 2.789 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 4.120      ;
; 2.789 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.110      ; 4.120      ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 1.973 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; 1.342      ; 3.536      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                    ;
+-------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.994 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.215      ;
; 2.994 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.215      ;
; 2.994 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.215      ;
; 2.994 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.215      ;
; 2.994 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.215      ;
; 2.994 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.215      ;
; 2.994 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.215      ;
; 2.994 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.215      ;
; 2.998 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[2]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[3]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[4]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[5]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[6]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.999 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.220      ;
; 2.999 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.220      ;
; 2.999 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.220      ;
; 2.999 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.220      ;
; 2.999 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.220      ;
; 2.999 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.220      ;
; 2.999 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.220      ;
; 2.999 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.220      ;
; 3.353 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.574      ;
; 3.355 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.576      ;
; 3.355 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.576      ;
; 3.355 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.576      ;
; 3.355 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.576      ;
; 3.355 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.576      ;
; 3.355 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.576      ;
; 3.355 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.576      ;
; 3.355 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.576      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[1]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[2]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_received     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[0]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sselr[0]          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.965 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.186      ;
; 3.987 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.208      ;
; 3.987 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.208      ;
; 3.987 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.208      ;
; 3.987 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.208      ;
; 3.987 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.208      ;
; 3.987 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.208      ;
; 3.987 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.208      ;
; 3.987 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.208      ;
; 4.064 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; clk          ; clk         ; 0.000        ; 0.000      ; 4.285      ;
; 4.091 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|cs_n                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.312      ;
; 4.114 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.335      ;
; 4.114 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.335      ;
; 4.114 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.335      ;
; 4.144 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.365      ;
; 4.144 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.365      ;
; 4.144 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.365      ;
; 4.144 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.365      ;
; 4.144 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.365      ;
; 4.144 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.365      ;
; 4.144 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.365      ;
; 4.146 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_received           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.367      ;
; 4.146 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]                 ; clk          ; clk         ; 0.000        ; 0.000      ; 4.367      ;
; 4.223 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.444      ;
; 4.233 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.454      ;
; 4.233 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.454      ;
; 4.233 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.454      ;
; 4.233 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.454      ;
; 4.233 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.454      ;
; 4.233 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.454      ;
; 4.423 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.644      ;
; 4.423 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.644      ;
; 4.423 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.644      ;
; 4.423 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.644      ;
; 4.423 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.644      ;
; 4.423 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.644      ;
; 4.423 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.644      ;
; 4.423 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.644      ;
; 4.466 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.687      ;
; 4.466 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[3]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.687      ;
; 4.466 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[4]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.687      ;
; 4.466 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[6]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.687      ;
; 4.466 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[5]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.687      ;
; 4.466 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.687      ;
; 4.466 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.687      ;
; 4.466 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.687      ;
; 4.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 5.008      ;
; 4.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 5.008      ;
; 4.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]                 ; clk          ; clk         ; 0.000        ; 0.000      ; 5.008      ;
; 4.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 5.008      ;
; 4.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 5.008      ;
; 4.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]                 ; clk          ; clk         ; 0.000        ; 0.000      ; 5.008      ;
; 4.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|recived_status          ; clk          ; clk         ; 0.000        ; 0.000      ; 5.008      ;
; 4.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 5.008      ;
; 4.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 5.008      ;
; 4.787 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 5.008      ;
+-------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 10996    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 37       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 315      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 10996    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 37       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 315      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 97       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 23       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 97       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 23       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 128   ; 128  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 47    ; 47   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                       ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; Target                                    ; Clock                                     ; Type ; Status      ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; clk                                       ; clk                                       ; Base ; Constrained ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; Constrained ;
; rs232_rx                                  ; rs232_rx                                  ; Base ; Constrained ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; Base ; Constrained ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; Constrained ;
+-------------------------------------------+-------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[82]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[84]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[86]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[89]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[82]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[84]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[86]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[89]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[82]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[84]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[86]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[89]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[82]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[84]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[86]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[89]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Nov 14 17:44:05 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.175           -1069.716 clk 
    Info (332119):    -5.838            -115.514 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -5.747             -99.869 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.258              -1.258 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.417              -2.417 clk 
    Info (332119):    -0.152              -1.216 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.676               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.704               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -4.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.341            -328.461 clk 
    Info (332119):    -2.343             -39.917 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -1.527              -1.527 rs232_rx 
    Info (332119):     0.428               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -0.482
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.482              -0.482 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.879               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.973               0.000 rs232_rx 
    Info (332119):     2.994               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 710 megabytes
    Info: Processing ended: Tue Nov 14 17:44:08 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


