# //  ModelSim SE 6.3f Feb 28 2008 Linux 2.6.28-11-generic
# //
# //  Copyright 1991-2008 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
cd /media/LaCie/work/ocsvn/versatile_mem_ctrl/sim/rtl_sim/run
vlib work
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(295): near "|": syntax error, unexpected '|'
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(304): near "|": syntax error, unexpected '|'
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(313): near "|": syntax error, unexpected '|'
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(295): near "|": syntax error, unexpected '|'
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(304): near "|": syntax error, unexpected '|'
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(313): near "|": syntax error, unexpected '|'
# /opt/modeltech/linux/vlog failed.
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(295): near "|": syntax error, unexpected '|'
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(304): near "|": syntax error, unexpected '|'
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(313): near "|": syntax error, unexpected '|'
# /opt/modeltech/linux/vlog failed.
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(304): near "|": syntax error, unexpected '|'
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(313): near "|": syntax error, unexpected '|'
# /opt/modeltech/linux/vlog failed.
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/wb0.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module wb0
# 
# Top level modules:
# 	wb0
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v(95): near ",": syntax error, unexpected ',', expecting ')'
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
vsim work.versatile_mem_ctrl_tb
# vsim work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(105): Module 'fifo_adr_counter' is not defined.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(113): Module 'fifo_adr_counter' is not defined.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(128): Module 'versatile_fifo_async_cmp' is not defined.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(136): Module 'fifo_adr_counter' is not defined.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(144): Module 'fifo_adr_counter' is not defined.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(159): Module 'versatile_fifo_async_cmp' is not defined.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(179): Module 'fifo_adr_counter' is not defined.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(187): Module 'fifo_adr_counter' is not defined.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(202): Module 'versatile_fifo_async_cmp' is not defined.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(250): Module 'vfifo_dual_port_ram_dc_dw' is not defined.
# Optimization failed
# Error loading design
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
vsim work.versatile_mem_ctrl_tb
# vsim work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(193): Module 'versatile_fifo_async_cmp' is not defined.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(224): Module 'versatile_fifo_async_cmp' is not defined.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(267): Module 'versatile_fifo_async_cmp' is not defined.
# Optimization failed
# Error loading design
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
vsim work.versatile_mem_ctrl_tb
# vsim work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(471): Connection width does not match width of port 'a_dat_i'.
# Loading work.versatile_mem_ctrl_tb(fast)
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
# ** Warning: (vsim-3015) /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(471): [PCDPC] - Port size (36 or 36) does not match connection size (1) for port 'a_dat_i'.
#         Region: /versatile_mem_ctrl_tb/dut/tx_fifo
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
# ** Warning: (vsim-3015) /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(471): [PCDPC] - Port size (36 or 36) does not match connection size (1) for port 'a_dat_i'.
#         Region: /versatile_mem_ctrl_tb/dut/tx_fifo
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v(123): (vlog-2110) Illegal reference to net "wb_rst".
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v(124): (vlog-2110) Illegal reference to net "wb_rst".
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v(125): (vlog-2110) Illegal reference to net "wb_rst".
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v(130): (vlog-2110) Illegal reference to net "wb_clk".
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v(132): (vlog-2110) Illegal reference to net "wb_clk".
# ** Error: /opt/modeltech/linux/vlog failed.
# Error in macro ./../bin/sim.do line 3
# /opt/modeltech/linux/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v"
add wave \
{sim:/versatile_mem_ctrl_tb/wb0_dat_i } \
{sim:/versatile_mem_ctrl_tb/wb0_sel_i } \
{sim:/versatile_mem_ctrl_tb/wb0_adr_i } \
{sim:/versatile_mem_ctrl_tb/wb0_cti_i } \
{sim:/versatile_mem_ctrl_tb/wb0_bte_i } \
{sim:/versatile_mem_ctrl_tb/wb0_cyc_i } \
{sim:/versatile_mem_ctrl_tb/wb0_stb_i } \
{sim:/versatile_mem_ctrl_tb/wb0_dat_o } \
{sim:/versatile_mem_ctrl_tb/wb0_ack_o } \
{sim:/versatile_mem_ctrl_tb/wb0_we_i } 
run 1 us
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /media/LaCie/work/ocsvn/versatile_mem_ctrl/sim/rtl_sim/bin/wave.do
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v(123): (vlog-2110) Illegal reference to net "wb_rst".
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v(124): (vlog-2110) Illegal reference to net "wb_rst".
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v(125): (vlog-2110) Illegal reference to net "wb_rst".
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v(130): (vlog-2110) Illegal reference to net "wb_clk".
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v(132): (vlog-2110) Illegal reference to net "wb_clk".
# ** Error: /opt/modeltech/linux/vlog failed.
# Error in macro ./../bin/sim.do line 3
# /opt/modeltech/linux/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/bench/tb.v"
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /media/LaCie/work/ocsvn/versatile_mem_ctrl/sim/rtl_sim/bin/wave.do
add wave \
{sim:/versatile_mem_ctrl_tb/dut/tx_fifo_dat_i } \
{sim:/versatile_mem_ctrl_tb/dut/tx_fifo_we } \
{sim:/versatile_mem_ctrl_tb/dut/tx_fifo_a_sel_i } \
{sim:/versatile_mem_ctrl_tb/dut/tx_fifo_full } \
{sim:/versatile_mem_ctrl_tb/dut/wbs0_flag } \
{sim:/versatile_mem_ctrl_tb/dut/tx_fifo_a_we } \
{sim:/versatile_mem_ctrl_tb/dut/wbs1_flag } \
{sim:/versatile_mem_ctrl_tb/dut/wbs4_flag } 
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /media/LaCie/work/ocsvn/versatile_mem_ctrl/sim/rtl_sim/bin/wave.do
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /media/LaCie/work/ocsvn/versatile_mem_ctrl/sim/rtl_sim/bin/wave.do
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
add wave \
{sim:/versatile_mem_ctrl_tb/dut/cnt4/qi } 
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /media/LaCie/work/ocsvn/versatile_mem_ctrl/sim/rtl_sim/bin/wave.do
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(472): Undefined variable: tx_fifo_sel_i.
# ** Error: /opt/modeltech/linux/vlog failed.
# Error in macro ./../bin/sim.do line 1
# /opt/modeltech/linux/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v"
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
add wave \
{sim:/versatile_mem_ctrl_tb/dut/wbs4_ack_o } 
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /media/LaCie/work/ocsvn/versatile_mem_ctrl/sim/rtl_sim/bin/wave.do
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /media/LaCie/work/ocsvn/versatile_mem_ctrl/sim/rtl_sim/bin/wave.do
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /media/LaCie/work/ocsvn/versatile_mem_ctrl/sim/rtl_sim/bin/wave.do
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(474): Undefined variable: wbs2_flag.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(475): Undefined variable: wbs3_flag.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(477): Undefined variable: wbs5_flag.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(478): Undefined variable: wbs6_flag.
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(479): Undefined variable: wbs7_flag.
# ** Error: /opt/modeltech/linux/vlog failed.
# Error in macro ./../bin/sim.do line 1
# /opt/modeltech/linux/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v"
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
add wave \
{sim:/versatile_mem_ctrl_tb/dut/tx_fifo/wadr0 } \
{sim:/versatile_mem_ctrl_tb/dut/tx_fifo/wadr1 } \
{sim:/versatile_mem_ctrl_tb/dut/tx_fifo/wadr4 } 
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /media/LaCie/work/ocsvn/versatile_mem_ctrl/sim/rtl_sim/bin/wave.do
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
add wave \
{sim:/versatile_mem_ctrl_tb/dut/tx_fifo/dpram/adr_a } 
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /media/LaCie/work/ocsvn/versatile_mem_ctrl/sim/rtl_sim/bin/wave.do
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
add wave \
{sim:/versatile_mem_ctrl_tb/dut/tx_fifo_empty } 
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /media/LaCie/work/ocsvn/versatile_mem_ctrl/sim/rtl_sim/bin/wave.do
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_ip.v(469): (vopt-2135) Too many port connections. Expected 11, found 13.
# Optimization failed
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./../bin/sim.do PAUSED at line 5
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
# ** Error: No Design Loaded!
# Error in macro ./../bin/sim.do line 9
# No Design Loaded!
#     while executing
# "run 1 us"
do ../bin/sim.do
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_fifo_async_cmp
# -- Compiling module vfifo_dual_port_ram_dc_dw
# -- Compiling module fifo_adr_counter
# -- Compiling module ctrl_counter
# -- Compiling module fifo
# -- Compiling module wb_sdram_ctrl_top
# 
# Top level modules:
# 	wb_sdram_ctrl_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module versatile_mem_ctrl_tb
# 
# Top level modules:
# 	versatile_mem_ctrl_tb
# vsim -voptargs=+acc work.versatile_mem_ctrl_tb 
# Loading work.versatile_mem_ctrl_tb(fast)
# Loading work.wb0(fast)
# Loading work.wb_sdram_ctrl_top(fast)
# Loading work.ctrl_counter(fast)
# Loading work.fifo(fast)
# Loading work.fifo_adr_counter(fast)
# Loading work.versatile_fifo_async_cmp(fast)
# Loading work.vfifo_dual_port_ram_dc_dw(fast)
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module inc_adr
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v(36): Undefined variable: adr_0.
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module inc_adr
# 
# Top level modules:
# 	inc_adr
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module inc_adr
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v(39): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# /opt/modeltech/linux/vlog failed.
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module inc_adr
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v(39): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# /opt/modeltech/linux/vlog failed.
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module inc_adr
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v(35): near "begin": syntax error, unexpected "begin"
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v(51): near "<=": syntax error, unexpected "<=", expecting "IDENTIFIER" or "TYPE_IDENTIFIER" or '#' or '('
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v(52): near "<=": syntax error, unexpected "<=", expecting "IDENTIFIER" or "TYPE_IDENTIFIER" or '#' or '('
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v(53): near "<=": syntax error, unexpected "<=", expecting "IDENTIFIER" or "TYPE_IDENTIFIER" or '#' or '('
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v(54): near "<=": syntax error, unexpected "<=", expecting "IDENTIFIER" or "TYPE_IDENTIFIER" or '#' or '('
# /opt/modeltech/linux/vlog failed.
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module inc_adr
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v(39): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# /opt/modeltech/linux/vlog failed.
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module inc_adr
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v(38): near "end": syntax error, unexpected "end"
# /opt/modeltech/linux/vlog failed.
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module inc_adr
# ** Error: /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v(40): near "always": syntax error, unexpected "always"
# /opt/modeltech/linux/vlog failed.
vlog -reportprogress 300 -work work /media/LaCie/work/ocsvn/versatile_mem_ctrl/rtl/verilog/inc_adr.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module inc_adr
# 
# Top level modules:
# 	inc_adr
quit -sim
cd /media/LaCie/work/projects/or1200-test/sim/rtl_sim/run
do ../bin/sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling UDP Dffpr
# -- Compiling UDP Dffpf
# -- Compiling UDP UFPRB
# -- Compiling UDP UFNRB
# -- Compiling UDP DL2C_UDP
# -- Compiling UDP DLE3B_UDP
# -- Compiling UDP DLE2B_UDP
# -- Compiling UDP JKFFF
# -- Compiling UDP JKFFR
# -- Compiling UDP UDP_MUX2
# -- Compiling UDP UDPN_MUX2
# -- Compiling UDP CMA9_primitive
# -- Compiling UDP CMAF_primitive
# -- Compiling UDP CMB7_primitive
# -- Compiling UDP CMBB_primitive
# -- Compiling UDP CMEA_primitive
# -- Compiling UDP CMEB_primitive
# -- Compiling UDP CMEE_primitive
# -- Compiling module AND2
# -- Compiling module AND2A
# -- Compiling module AND2B
# -- Compiling module AND3
# -- Compiling module AND3A
# -- Compiling module AND3B
# -- Compiling module AND3C
# -- Compiling module AO12
# -- Compiling module AO13
# -- Compiling module AO14
# -- Compiling module AO15
# -- Compiling module AO16
# -- Compiling module AO17
# -- Compiling module AO18
# -- Compiling module AO1
# -- Compiling module AO1A
# -- Compiling module AO1B
# -- Compiling module AO1C
# -- Compiling module AO1D
# -- Compiling module AO1E
# -- Compiling module AOI1
# -- Compiling module AOI1A
# -- Compiling module AOI1B
# -- Compiling module AOI1C
# -- Compiling module AOI1D
# -- Compiling module AOI5
# -- Compiling module AX1
# -- Compiling module AX1A
# -- Compiling module AX1B
# -- Compiling module AX1C
# -- Compiling module AX1D
# -- Compiling module AX1E
# -- Compiling module AXO1
# -- Compiling module AXO2
# -- Compiling module AXO3
# -- Compiling module AXO5
# -- Compiling module AXO6
# -- Compiling module AXO7
# -- Compiling module AXOI1
# -- Compiling module AXOI2
# -- Compiling module AXOI3
# -- Compiling module AXOI4
# -- Compiling module AXOI5
# -- Compiling module AXOI7
# -- Compiling module PLLINT
# -- Compiling module BIBUF
# -- Compiling module BIBUF_F_12
# -- Compiling module BIBUF_F_12D
# -- Compiling module BIBUF_F_12U
# -- Compiling module BIBUF_F_16
# -- Compiling module BIBUF_F_16D
# -- Compiling module BIBUF_F_16U
# -- Compiling module BIBUF_F_8
# -- Compiling module BIBUF_F_8D
# -- Compiling module BIBUF_F_8U
# -- Compiling module BIBUF_LVCMOS15
# -- Compiling module BIBUF_LVCMOS15D
# -- Compiling module BIBUF_LVCMOS15U
# -- Compiling module BIBUF_LVCMOS18
# -- Compiling module BIBUF_LVCMOS18D
# -- Compiling module BIBUF_LVCMOS18U
# -- Compiling module BIBUF_LVCMOS33
# -- Compiling module BIBUF_LVCMOS33D
# -- Compiling module BIBUF_LVCMOS33U
# -- Compiling module BIBUF_LVCMOS5
# -- Compiling module BIBUF_LVCMOS5D
# -- Compiling module BIBUF_LVCMOS5U
# -- Compiling module BIBUF_LVDS
# -- Compiling module BIBUF_PCI
# -- Compiling module BIBUF_PCIX
# -- Compiling module BIBUF_S_12
# -- Compiling module BIBUF_S_12D
# -- Compiling module BIBUF_S_12U
# -- Compiling module BIBUF_S_16
# -- Compiling module BIBUF_S_16D
# -- Compiling module BIBUF_S_16U
# -- Compiling module BIBUF_S_8
# -- Compiling module BIBUF_S_8D
# -- Compiling module BIBUF_S_8U
# -- Compiling module CLKBUF
# -- Compiling module CLKBUF_LVCMOS15
# -- Compiling module CLKBUF_LVCMOS18
# -- Compiling module CLKBUF_LVCMOS33
# -- Compiling module CLKBUF_LVCMOS5
# -- Compiling module CLKBUF_LVDS
# -- Compiling module CLKBUF_LVPECL
# -- Compiling module CLKBUF_PCI
# -- Compiling module CLKBUF_PCIX
# -- Compiling module DFI0
# -- Compiling module DFI0C0
# -- Compiling module DFI0C1
# -- Compiling module DFI0E0
# -- Compiling module DFI0E0C0
# -- Compiling module DFI0E0C1
# -- Compiling module DFI0E0P0
# -- Compiling module DFI0E0P1
# -- Compiling module DFI0E1
# -- Compiling module DFI0E1C0
# -- Compiling module DFI0E1C1
# -- Compiling module DFI0E1P0
# -- Compiling module DFI0E1P1
# -- Compiling module DFI0P0
# -- Compiling module DFI0P1
# -- Compiling module DFI0P1C1
# -- Compiling module DFI1
# -- Compiling module DFI1C0
# -- Compiling module DFI1C1
# -- Compiling module DFI1E0
# -- Compiling module DFI1E0C0
# -- Compiling module DFI1E0C1
# -- Compiling module DFI1E0P0
# -- Compiling module DFI1E0P1
# -- Compiling module DFI1E1
# -- Compiling module DFI1E1C0
# -- Compiling module DFI1E1C1
# -- Compiling module DFI1E1P0
# -- Compiling module DFI1E1P1
# -- Compiling module DFI1P0
# -- Compiling module DFI1P1
# -- Compiling module DFI1P1C1
# -- Compiling module DFN0
# -- Compiling module DFN0C0
# -- Compiling module DFN0C1
# -- Compiling module DFN0E0
# -- Compiling module DFN0E0C0
# -- Compiling module DFN0E0C1
# -- Compiling module DFN0E0P0
# -- Compiling module DFN0E0P1
# -- Compiling module DFN0E1
# -- Compiling module DFN0E1C0
# -- Compiling module DFN0E1C1
# -- Compiling module DFN0E1P0
# -- Compiling module DFN0E1P1
# -- Compiling module DFN0P0
# -- Compiling module DFN0P1
# -- Compiling module DFN0P1C1
# -- Compiling module DFN1
# -- Compiling module DFN1C0
# -- Compiling module DFN1C1
# -- Compiling module DFN1E0
# -- Compiling module DFN1E0C0
# -- Compiling module DFN1E0C1
# -- Compiling module DFN1E0P0
# -- Compiling module DFN1E0P1
# -- Compiling module DFN1E1
# -- Compiling module DFN1E1C0
# -- Compiling module DFN1E1C1
# -- Compiling module DFN1E1P0
# -- Compiling module DFN1E1P1
# -- Compiling module DFN1P0
# -- Compiling module DFN1P1
# -- Compiling module DFN1P1C1
# -- Compiling module DLI0
# -- Compiling module DLI0C0
# -- Compiling module DLI0C1
# -- Compiling module DLI0P0
# -- Compiling module DLI0P1
# -- Compiling module DLI0P1C1
# -- Compiling module DLI1
# -- Compiling module DLI1C0
# -- Compiling module DLI1C1
# -- Compiling module DLI1P0
# -- Compiling module DLI1P1
# -- Compiling module DLI1P1C1
# -- Compiling module DLN0
# -- Compiling module DLN0C0
# -- Compiling module DLN0C1
# -- Compiling module DLN0P0
# -- Compiling module DLN0P1
# -- Compiling module DLN0P1C1
# -- Compiling module DLN1
# -- Compiling module DLN1C0
# -- Compiling module DLN1C1
# -- Compiling module DLN1P0
# -- Compiling module DLN1P1
# -- Compiling module DLN1P1C1
# -- Compiling module GND
# -- Compiling module INBUF
# -- Compiling module INBUF_LVCMOS15
# -- Compiling module INBUF_LVCMOS15D
# -- Compiling module INBUF_LVCMOS15U
# -- Compiling module INBUF_LVCMOS18
# -- Compiling module INBUF_LVCMOS18D
# -- Compiling module INBUF_LVCMOS18U
# -- Compiling module INBUF_LVCMOS33
# -- Compiling module INBUF_LVCMOS33D
# -- Compiling module INBUF_LVCMOS33U
# -- Compiling module INBUF_LVCMOS5
# -- Compiling module INBUF_LVCMOS5D
# -- Compiling module INBUF_LVCMOS5U
# -- Compiling module INBUF_LVDS
# -- Compiling module INBUF_LVPECL
# -- Compiling module INBUF_PCI
# -- Compiling module INBUF_PCIX
# -- Compiling module INV
# -- Compiling module MAJ3
# -- Compiling module MAJ3X
# -- Compiling module MAJ3XI
# -- Compiling module MIN3
# -- Compiling module MIN3X
# -- Compiling module MIN3XI
# -- Compiling module MX2
# -- Compiling module MX2A
# -- Compiling module MX2B
# -- Compiling module MX2C
# -- Compiling module NAND2
# -- Compiling module NAND2A
# -- Compiling module NAND2B
# -- Compiling module NAND3
# -- Compiling module NAND3A
# -- Compiling module NAND3B
# -- Compiling module NAND3C
# -- Compiling module NOR2
# -- Compiling module NOR2A
# -- Compiling module NOR2B
# -- Compiling module NOR3
# -- Compiling module NOR3A
# -- Compiling module NOR3B
# -- Compiling module NOR3C
# -- Compiling module OA1
# -- Compiling module OA1A
# -- Compiling module OA1B
# -- Compiling module OA1C
# -- Compiling module OAI1
# -- Compiling module OR2
# -- Compiling module OR2A
# -- Compiling module OR2B
# -- Compiling module OR3
# -- Compiling module OR3A
# -- Compiling module OR3B
# -- Compiling module OR3C
# -- Compiling module OUTBUF
# -- Compiling module OUTBUF_F_12
# -- Compiling module OUTBUF_F_16
# -- Compiling module OUTBUF_F_8
# -- Compiling module OUTBUF_LVCMOS15
# -- Compiling module OUTBUF_LVCMOS18
# -- Compiling module OUTBUF_LVCMOS33
# -- Compiling module OUTBUF_LVCMOS5
# -- Compiling module OUTBUF_LVDS
# -- Compiling module OUTBUF_LVPECL
# -- Compiling module OUTBUF_PCI
# -- Compiling module OUTBUF_PCIX
# -- Compiling module OUTBUF_S_12
# -- Compiling module OUTBUF_S_16
# -- Compiling module OUTBUF_S_8
# -- Compiling module TRIBUFF
# -- Compiling module TRIBUFF_F_12
# -- Compiling module TRIBUFF_F_12D
# -- Compiling module TRIBUFF_F_12U
# -- Compiling module TRIBUFF_F_16
# -- Compiling module TRIBUFF_F_16D
# -- Compiling module TRIBUFF_F_16U
# -- Compiling module TRIBUFF_F_8
# -- Compiling module TRIBUFF_F_8D
# -- Compiling module TRIBUFF_F_8U
# -- Compiling module TRIBUFF_LVCMOS15
# -- Compiling module TRIBUFF_LVCMOS15D
# -- Compiling module TRIBUFF_LVCMOS15U
# -- Compiling module TRIBUFF_LVCMOS18
# -- Compiling module TRIBUFF_LVCMOS18D
# -- Compiling module TRIBUFF_LVCMOS18U
# -- Compiling module TRIBUFF_LVCMOS33
# -- Compiling module TRIBUFF_LVCMOS33D
# -- Compiling module TRIBUFF_LVCMOS33U
# -- Compiling module TRIBUFF_LVCMOS5
# -- Compiling module TRIBUFF_LVCMOS5D
# -- Compiling module TRIBUFF_LVCMOS5U
# -- Compiling module TRIBUFF_LVDS
# -- Compiling module TRIBUFF_PCI
# -- Compiling module TRIBUFF_PCIX
# -- Compiling module TRIBUFF_S_12
# -- Compiling module TRIBUFF_S_12D
# -- Compiling module TRIBUFF_S_12U
# -- Compiling module TRIBUFF_S_16
# -- Compiling module TRIBUFF_S_16D
# -- Compiling module TRIBUFF_S_16U
# -- Compiling module TRIBUFF_S_8
# -- Compiling module TRIBUFF_S_8D
# -- Compiling module TRIBUFF_S_8U
# -- Compiling module VCC
# -- Compiling module XA1
# -- Compiling module XA1A
# -- Compiling module XA1B
# -- Compiling module XA1C
# -- Compiling module XAI1
# -- Compiling module XAI1A
# -- Compiling module XNOR2
# -- Compiling module XNOR3
# -- Compiling module XO1
# -- Compiling module XO1A
# -- Compiling module XOR2
# -- Compiling module XOR3
# -- Compiling module ZOR3
# -- Compiling module ZOR3I
# -- Compiling module BUFF
# -- Compiling module CLKINT
# -- Compiling module IOIN_IB
# -- Compiling module IOIN_IRC
# -- Compiling module IOIN_IRP
# -- Compiling module IOIN_IREC
# -- Compiling module IOIN_IREP
# -- Compiling module IOTRI_OB_EB
# -- Compiling module IOTRI_OB_ERC
# -- Compiling module IOTRI_OB_ERP
# -- Compiling module IOTRI_OB_EREC
# -- Compiling module IOTRI_OB_EREP
# -- Compiling module IOTRI_ORC_EB
# -- Compiling module IOTRI_ORP_EB
# -- Compiling module IOTRI_OREC_EB
# -- Compiling module IOTRI_OREP_EB
# -- Compiling module IOTRI_ORC_ERC
# -- Compiling module IOTRI_OREC_EREC
# -- Compiling module IOTRI_ORP_ERP
# -- Compiling module IOTRI_OREP_EREP
# -- Compiling module IOBI_IB_OB_EB
# -- Compiling module IOBI_IB_OB_ERC
# -- Compiling module IOBI_IB_OB_EREC
# -- Compiling module IOBI_IB_OB_ERP
# -- Compiling module IOBI_IB_OB_EREP
# -- Compiling module IOBI_IB_OD_EB
# -- Compiling module IOBI_IB_ORC_EB
# -- Compiling module IOBI_IB_OREC_EB
# -- Compiling module IOBI_IB_ORP_EB
# -- Compiling module IOBI_IB_OREP_EB
# -- Compiling module IOBI_IB_ORC_ERC
# -- Compiling module IOBI_IB_OREC_EREC
# -- Compiling module IOBI_IB_ORP_ERP
# -- Compiling module IOBI_IB_OREP_EREP
# -- Compiling module IOBI_IRC_OB_EB
# -- Compiling module IOBI_IREC_OB_EB
# -- Compiling module IOBI_IRP_OB_EB
# -- Compiling module IOBI_IREP_OB_EB
# -- Compiling module IOBI_IRC_OB_ERC
# -- Compiling module IOBI_IREC_OB_ERC
# -- Compiling module IOBI_IRC_OB_EREC
# -- Compiling module IOBI_IREC_OB_EREC
# -- Compiling module IOBI_IRP_OB_ERP
# -- Compiling module IOBI_IREP_OB_ERP
# -- Compiling module IOBI_IRP_OB_EREP
# -- Compiling module IOBI_IREP_OB_EREP
# -- Compiling module IOBI_IRC_ORC_EB
# -- Compiling module IOBI_IREC_ORC_EB
# -- Compiling module IOBI_IRC_OREC_EB
# -- Compiling module IOBI_IREC_OREC_EB
# -- Compiling module IOBI_IRP_ORP_EB
# -- Compiling module IOBI_IRP_OREP_EB
# -- Compiling module IOBI_IREP_ORP_EB
# -- Compiling module IOBI_IREP_OREP_EB
# -- Compiling module IOBI_IRC_ORC_ERC
# -- Compiling module IOBI_IRC_OREC_EREC
# -- Compiling module IOBI_IREC_ORC_ERC
# -- Compiling module IOBI_IREC_OREC_EREC
# -- Compiling module IOBI_IRP_ORP_ERP
# -- Compiling module IOBI_IRP_OREP_EREP
# -- Compiling module IOBI_IREP_ORP_ERP
# -- Compiling module IOBI_IREP_OREP_EREP
# -- Compiling module IOPAD_IN
# -- Compiling module IOPADP_BI
# -- Compiling module IOPADP_IN
# -- Compiling module IOPADN_BI
# -- Compiling module IOPADN_IN
# -- Compiling module IOPAD_TRI
# -- Compiling module IOPADP_TRI
# -- Compiling module IOPADN_TRI
# -- Compiling module IOPAD_BI
# -- Compiling module IOPAD_IN_U
# -- Compiling module IOPAD_IN_D
# -- Compiling module IOPAD_TRI_U
# -- Compiling module IOPAD_TRI_D
# -- Compiling module IOPAD_BI_U
# -- Compiling module IOPAD_BI_D
# -- Compiling module IOPADN_OUT
# -- Compiling module BIBUF_F_2
# -- Compiling module BIBUF_F_2D
# -- Compiling module BIBUF_F_2U
# -- Compiling module BIBUF_F_4
# -- Compiling module BIBUF_F_4D
# -- Compiling module BIBUF_F_4U
# -- Compiling module BIBUF_F_6
# -- Compiling module BIBUF_F_6D
# -- Compiling module BIBUF_F_6U
# -- Compiling module BIBUF_S_2
# -- Compiling module BIBUF_S_2D
# -- Compiling module BIBUF_S_2U
# -- Compiling module BIBUF_S_4
# -- Compiling module BIBUF_S_4D
# -- Compiling module BIBUF_S_4U
# -- Compiling module BIBUF_S_6
# -- Compiling module BIBUF_S_6D
# -- Compiling module BIBUF_S_6U
# -- Compiling module OUTBUF_F_2
# -- Compiling module OUTBUF_F_4
# -- Compiling module OUTBUF_F_6
# -- Compiling module OUTBUF_S_2
# -- Compiling module OUTBUF_S_4
# -- Compiling module OUTBUF_S_6
# -- Compiling module TRIBUFF_F_2
# -- Compiling module TRIBUFF_F_2D
# -- Compiling module TRIBUFF_F_2U
# -- Compiling module TRIBUFF_F_4
# -- Compiling module TRIBUFF_F_4D
# -- Compiling module TRIBUFF_F_4U
# -- Compiling module TRIBUFF_F_6
# -- Compiling module TRIBUFF_F_6D
# -- Compiling module TRIBUFF_F_6U
# -- Compiling module TRIBUFF_S_2
# -- Compiling module TRIBUFF_S_2D
# -- Compiling module TRIBUFF_S_2U
# -- Compiling module TRIBUFF_S_4
# -- Compiling module TRIBUFF_S_4D
# -- Compiling module TRIBUFF_S_4U
# -- Compiling module TRIBUFF_S_6
# -- Compiling module TRIBUFF_S_6D
# -- Compiling module TRIBUFF_S_6U
# -- Compiling module BUFD
# -- Compiling module INVD
# -- Compiling module IOIN_IR
# -- Compiling module IOIN_IRE
# -- Compiling module IOTRI_OB_ER
# -- Compiling module IOTRI_OB_ERE
# -- Compiling module IOTRI_OR_EB
# -- Compiling module IOTRI_ORE_EB
# -- Compiling module IOTRI_ORE_ERE
# -- Compiling module IOTRI_OR_ER
# -- Compiling module IOBI_IB_OB_ER
# -- Compiling module IOBI_IB_OB_ERE
# -- Compiling module IOBI_IB_OR_EB
# -- Compiling module IOBI_IB_ORE_EB
# -- Compiling module IOBI_IB_OR_ER
# -- Compiling module IOBI_IB_ORE_ERE
# -- Compiling module IOBI_IR_OB_EB
# -- Compiling module IOBI_IRE_OB_EB
# -- Compiling module IOBI_IR_OB_ER
# -- Compiling module IOBI_IRE_OB_ER
# -- Compiling module IOBI_IR_OB_ERE
# -- Compiling module IOBI_IRE_OB_ERE
# -- Compiling module IOBI_IR_OR_EB
# -- Compiling module IOBI_IRE_OR_EB
# -- Compiling module IOBI_IR_ORE_EB
# -- Compiling module IOBI_IRE_ORE_EB
# -- Compiling module IOBI_IR_OR_ER
# -- Compiling module IOBI_IR_ORE_ERE
# -- Compiling module IOBI_IRE_OR_ER
# -- Compiling module IOBI_IRE_ORE_ERE
# -- Compiling module CLKIO
# -- Compiling module CLKBIBUF
# -- Compiling module DDR_OUT
# -- Compiling module DDR_REG
# -- Compiling module IOBI_ID_OB_EB
# -- Compiling module IOBI_ID_OD_EB
# -- Compiling module IOBI_ID_OD_ERC
# -- Compiling module IOTRI_OD_EB
# -- Compiling module IOIN_ID
# -- Compiling module IOTRI_OD_ERC
# -- Compiling module RAM4K9
# -- Compiling module RAM512X18
# -- Compiling module FIFO4K18
# -- Compiling module UFROM
# -- Compiling module UFROMH
# -- Compiling module CLKDLY
# -- Compiling module CLKDLYIO
# -- Compiling module CLKDLYINT
# -- Compiling module ULSICC
# -- Compiling module PLLPRIM
# -- Compiling module PLL
# -- Compiling module SHREG
# -- Compiling module DYNCCC
# -- Compiling module UJTAG
# 
# Top level modules:
# 	AND2
# 	AND2A
# 	AND2B
# 	AND3
# 	AND3A
# 	AND3B
# 	AND3C
# 	AO12
# 	AO13
# 	AO14
# 	AO15
# 	AO16
# 	AO17
# 	AO18
# 	AO1
# 	AO1A
# 	AO1B
# 	AO1C
# 	AO1D
# 	AO1E
# 	AOI1
# 	AOI1A
# 	AOI1B
# 	AOI1C
# 	AOI1D
# 	AOI5
# 	AX1
# 	AX1A
# 	AX1B
# 	AX1C
# 	AX1D
# 	AX1E
# 	AXO1
# 	AXO2
# 	AXO3
# 	AXO5
# 	AXO6
# 	AXO7
# 	AXOI1
# 	AXOI2
# 	AXOI3
# 	AXOI4
# 	AXOI5
# 	AXOI7
# 	PLLINT
# 	BIBUF
# 	BIBUF_F_12
# 	BIBUF_F_12D
# 	BIBUF_F_12U
# 	BIBUF_F_16
# 	BIBUF_F_16D
# 	BIBUF_F_16U
# 	BIBUF_F_8
# 	BIBUF_F_8D
# 	BIBUF_F_8U
# 	BIBUF_LVCMOS15
# 	BIBUF_LVCMOS15D
# 	BIBUF_LVCMOS15U
# 	BIBUF_LVCMOS18
# 	BIBUF_LVCMOS18D
# 	BIBUF_LVCMOS18U
# 	BIBUF_LVCMOS33
# 	BIBUF_LVCMOS33D
# 	BIBUF_LVCMOS33U
# 	BIBUF_LVCMOS5
# 	BIBUF_LVCMOS5D
# 	BIBUF_LVCMOS5U
# 	BIBUF_LVDS
# 	BIBUF_PCI
# 	BIBUF_PCIX
# 	BIBUF_S_12
# 	BIBUF_S_12D
# 	BIBUF_S_12U
# 	BIBUF_S_16
# 	BIBUF_S_16D
# 	BIBUF_S_16U
# 	BIBUF_S_8
# 	BIBUF_S_8D
# 	BIBUF_S_8U
# 	CLKBUF
# 	CLKBUF_LVCMOS15
# 	CLKBUF_LVCMOS18
# 	CLKBUF_LVCMOS33
# 	CLKBUF_LVCMOS5
# 	CLKBUF_LVDS
# 	CLKBUF_LVPECL
# 	CLKBUF_PCI
# 	CLKBUF_PCIX
# 	DFI0
# 	DFI0C0
# 	DFI0C1
# 	DFI0E0
# 	DFI0E0C0
# 	DFI0E0C1
# 	DFI0E0P0
# 	DFI0E0P1
# 	DFI0E1
# 	DFI0E1C0
# 	DFI0E1C1
# 	DFI0E1P0
# 	DFI0E1P1
# 	DFI0P0
# 	DFI0P1
# 	DFI0P1C1
# 	DFI1
# 	DFI1C0
# 	DFI1C1
# 	DFI1E0
# 	DFI1E0C0
# 	DFI1E0C1
# 	DFI1E0P0
# 	DFI1E0P1
# 	DFI1E1
# 	DFI1E1C0
# 	DFI1E1C1
# 	DFI1E1P0
# 	DFI1E1P1
# 	DFI1P0
# 	DFI1P1
# 	DFI1P1C1
# 	DFN0
# 	DFN0C0
# 	DFN0C1
# 	DFN0E0
# 	DFN0E0C0
# 	DFN0E0C1
# 	DFN0E0P0
# 	DFN0E0P1
# 	DFN0E1
# 	DFN0E1C0
# 	DFN0E1C1
# 	DFN0E1P0
# 	DFN0E1P1
# 	DFN0P0
# 	DFN0P1
# 	DFN0P1C1
# 	DFN1
# 	DFN1C0
# 	DFN1C1
# 	DFN1E0
# 	DFN1E0C0
# 	DFN1E0C1
# 	DFN1E0P0
# 	DFN1E0P1
# 	DFN1E1
# 	DFN1E1C0
# 	DFN1E1C1
# 	DFN1E1P0
# 	DFN1E1P1
# 	DFN1P0
# 	DFN1P1
# 	DFN1P1C1
# 	DLI0
# 	DLI0C0
# 	DLI0C1
# 	DLI0P0
# 	DLI0P1
# 	DLI0P1C1
# 	DLI1
# 	DLI1C0
# 	DLI1C1
# 	DLI1P0
# 	DLI1P1
# 	DLI1P1C1
# 	DLN0
# 	DLN0C0
# 	DLN0C1
# 	DLN0P0
# 	DLN0P1
# 	DLN0P1C1
# 	DLN1
# 	DLN1C0
# 	DLN1C1
# 	DLN1P0
# 	DLN1P1
# 	DLN1P1C1
# 	GND
# 	INBUF
# 	INBUF_LVCMOS15
# 	INBUF_LVCMOS15D
# 	INBUF_LVCMOS15U
# 	INBUF_LVCMOS18
# 	INBUF_LVCMOS18D
# 	INBUF_LVCMOS18U
# 	INBUF_LVCMOS33
# 	INBUF_LVCMOS33D
# 	INBUF_LVCMOS33U
# 	INBUF_LVCMOS5
# 	INBUF_LVCMOS5D
# 	INBUF_LVCMOS5U
# 	INBUF_LVDS
# 	INBUF_LVPECL
# 	INBUF_PCI
# 	INBUF_PCIX
# 	INV
# 	MAJ3
# 	MAJ3X
# 	MAJ3XI
# 	MIN3
# 	MIN3X
# 	MIN3XI
# 	MX2
# 	MX2A
# 	MX2B
# 	MX2C
# 	NAND2
# 	NAND2A
# 	NAND2B
# 	NAND3
# 	NAND3A
# 	NAND3B
# 	NAND3C
# 	NOR2
# 	NOR2A
# 	NOR2B
# 	NOR3
# 	NOR3A
# 	NOR3B
# 	NOR3C
# 	OA1
# 	OA1A
# 	OA1B
# 	OA1C
# 	OAI1
# 	OR2
# 	OR2A
# 	OR2B
# 	OR3
# 	OR3A
# 	OR3B
# 	OR3C
# 	OUTBUF
# 	OUTBUF_F_12
# 	OUTBUF_F_16
# 	OUTBUF_F_8
# 	OUTBUF_LVCMOS15
# 	OUTBUF_LVCMOS18
# 	OUTBUF_LVCMOS33
# 	OUTBUF_LVCMOS5
# 	OUTBUF_LVDS
# 	OUTBUF_LVPECL
# 	OUTBUF_PCI
# 	OUTBUF_PCIX
# 	OUTBUF_S_12
# 	OUTBUF_S_16
# 	OUTBUF_S_8
# 	TRIBUFF
# 	TRIBUFF_F_12
# 	TRIBUFF_F_12D
# 	TRIBUFF_F_12U
# 	TRIBUFF_F_16
# 	TRIBUFF_F_16D
# 	TRIBUFF_F_16U
# 	TRIBUFF_F_8
# 	TRIBUFF_F_8D
# 	TRIBUFF_F_8U
# 	TRIBUFF_LVCMOS15
# 	TRIBUFF_LVCMOS15D
# 	TRIBUFF_LVCMOS15U
# 	TRIBUFF_LVCMOS18
# 	TRIBUFF_LVCMOS18D
# 	TRIBUFF_LVCMOS18U
# 	TRIBUFF_LVCMOS33
# 	TRIBUFF_LVCMOS33D
# 	TRIBUFF_LVCMOS33U
# 	TRIBUFF_LVCMOS5
# 	TRIBUFF_LVCMOS5D
# 	TRIBUFF_LVCMOS5U
# 	TRIBUFF_LVDS
# 	TRIBUFF_PCI
# 	TRIBUFF_PCIX
# 	TRIBUFF_S_12
# 	TRIBUFF_S_12D
# 	TRIBUFF_S_12U
# 	TRIBUFF_S_16
# 	TRIBUFF_S_16D
# 	TRIBUFF_S_16U
# 	TRIBUFF_S_8
# 	TRIBUFF_S_8D
# 	TRIBUFF_S_8U
# 	VCC
# 	XA1
# 	XA1A
# 	XA1B
# 	XA1C
# 	XAI1
# 	XAI1A
# 	XNOR2
# 	XNOR3
# 	XO1
# 	XO1A
# 	XOR2
# 	XOR3
# 	ZOR3
# 	ZOR3I
# 	BUFF
# 	CLKINT
# 	IOIN_IB
# 	IOIN_IRC
# 	IOIN_IRP
# 	IOIN_IREC
# 	IOIN_IREP
# 	IOTRI_OB_EB
# 	IOTRI_OB_ERC
# 	IOTRI_OB_ERP
# 	IOTRI_OB_EREC
# 	IOTRI_OB_EREP
# 	IOTRI_ORC_EB
# 	IOTRI_ORP_EB
# 	IOTRI_OREC_EB
# 	IOTRI_OREP_EB
# 	IOTRI_ORC_ERC
# 	IOTRI_OREC_EREC
# 	IOTRI_ORP_ERP
# 	IOTRI_OREP_EREP
# 	IOBI_IB_OB_EB
# 	IOBI_IB_OB_ERC
# 	IOBI_IB_OB_EREC
# 	IOBI_IB_OB_ERP
# 	IOBI_IB_OB_EREP
# 	IOBI_IB_OD_EB
# 	IOBI_IB_ORC_EB
# 	IOBI_IB_OREC_EB
# 	IOBI_IB_ORP_EB
# 	IOBI_IB_OREP_EB
# 	IOBI_IB_ORC_ERC
# 	IOBI_IB_OREC_EREC
# 	IOBI_IB_ORP_ERP
# 	IOBI_IB_OREP_EREP
# 	IOBI_IRC_OB_EB
# 	IOBI_IREC_OB_EB
# 	IOBI_IRP_OB_EB
# 	IOBI_IREP_OB_EB
# 	IOBI_IRC_OB_ERC
# 	IOBI_IREC_OB_ERC
# 	IOBI_IRC_OB_EREC
# 	IOBI_IREC_OB_EREC
# 	IOBI_IRP_OB_ERP
# 	IOBI_IREP_OB_ERP
# 	IOBI_IRP_OB_EREP
# 	IOBI_IREP_OB_EREP
# 	IOBI_IRC_ORC_EB
# 	IOBI_IREC_ORC_EB
# 	IOBI_IRC_OREC_EB
# 	IOBI_IREC_OREC_EB
# 	IOBI_IRP_ORP_EB
# 	IOBI_IRP_OREP_EB
# 	IOBI_IREP_ORP_EB
# 	IOBI_IREP_OREP_EB
# 	IOBI_IRC_ORC_ERC
# 	IOBI_IRC_OREC_EREC
# 	IOBI_IREC_ORC_ERC
# 	IOBI_IREC_OREC_EREC
# 	IOBI_IRP_ORP_ERP
# 	IOBI_IRP_OREP_EREP
# 	IOBI_IREP_ORP_ERP
# 	IOBI_IREP_OREP_EREP
# 	IOPAD_IN
# 	IOPADP_BI
# 	IOPADP_IN
# 	IOPADN_BI
# 	IOPADN_IN
# 	IOPAD_TRI
# 	IOPADP_TRI
# 	IOPADN_TRI
# 	IOPAD_BI
# 	IOPAD_IN_U
# 	IOPAD_IN_D
# 	IOPAD_TRI_U
# 	IOPAD_TRI_D
# 	IOPAD_BI_U
# 	IOPAD_BI_D
# 	IOPADN_OUT
# 	BIBUF_F_2
# 	BIBUF_F_2D
# 	BIBUF_F_2U
# 	BIBUF_F_4
# 	BIBUF_F_4D
# 	BIBUF_F_4U
# 	BIBUF_F_6
# 	BIBUF_F_6D
# 	BIBUF_F_6U
# 	BIBUF_S_2
# 	BIBUF_S_2D
# 	BIBUF_S_2U
# 	BIBUF_S_4
# 	BIBUF_S_4D
# 	BIBUF_S_4U
# 	BIBUF_S_6
# 	BIBUF_S_6D
# 	BIBUF_S_6U
# 	OUTBUF_F_2
# 	OUTBUF_F_4
# 	OUTBUF_F_6
# 	OUTBUF_S_2
# 	OUTBUF_S_4
# 	OUTBUF_S_6
# 	TRIBUFF_F_2
# 	TRIBUFF_F_2D
# 	TRIBUFF_F_2U
# 	TRIBUFF_F_4
# 	TRIBUFF_F_4D
# 	TRIBUFF_F_4U
# 	TRIBUFF_F_6
# 	TRIBUFF_F_6D
# 	TRIBUFF_F_6U
# 	TRIBUFF_S_2
# 	TRIBUFF_S_2D
# 	TRIBUFF_S_2U
# 	TRIBUFF_S_4
# 	TRIBUFF_S_4D
# 	TRIBUFF_S_4U
# 	TRIBUFF_S_6
# 	TRIBUFF_S_6D
# 	TRIBUFF_S_6U
# 	BUFD
# 	INVD
# 	IOIN_IR
# 	IOIN_IRE
# 	IOTRI_OB_ER
# 	IOTRI_OB_ERE
# 	IOTRI_OR_EB
# 	IOTRI_ORE_EB
# 	IOTRI_ORE_ERE
# 	IOTRI_OR_ER
# 	IOBI_IB_OB_ER
# 	IOBI_IB_OB_ERE
# 	IOBI_IB_OR_EB
# 	IOBI_IB_ORE_EB
# 	IOBI_IB_OR_ER
# 	IOBI_IB_ORE_ERE
# 	IOBI_IR_OB_EB
# 	IOBI_IRE_OB_EB
# 	IOBI_IR_OB_ER
# 	IOBI_IRE_OB_ER
# 	IOBI_IR_OB_ERE
# 	IOBI_IRE_OB_ERE
# 	IOBI_IR_OR_EB
# 	IOBI_IRE_OR_EB
# 	IOBI_IR_ORE_EB
# 	IOBI_IRE_ORE_EB
# 	IOBI_IR_OR_ER
# 	IOBI_IR_ORE_ERE
# 	IOBI_IRE_OR_ER
# 	IOBI_IRE_ORE_ERE
# 	CLKIO
# 	CLKBIBUF
# 	DDR_OUT
# 	DDR_REG
# 	IOBI_ID_OB_EB
# 	IOBI_ID_OD_EB
# 	IOBI_ID_OD_ERC
# 	IOTRI_OD_EB
# 	IOIN_ID
# 	IOTRI_OD_ERC
# 	RAM4K9
# 	RAM512X18
# 	FIFO4K18
# 	UFROM
# 	UFROMH
# 	CLKDLY
# 	CLKDLYIO
# 	CLKDLYINT
# 	ULSICC
# 	PLL
# 	DYNCCC
# 	UJTAG
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module clk_gen
# 
# Top level modules:
# 	clk_gen
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module gbuf
# 
# Top level modules:
# 	gbuf
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module traffic_supervision
# -- Compiling module wb1m1s3232
# -- Compiling module wb1m2s3232
# -- Compiling module wb1m3s3232
# -- Compiling module wb1m4s3232
# -- Compiling module wb1m5s3232
# -- Compiling module wb1m6s3232
# -- Compiling module wb1m7s3232
# -- Compiling module wb1m8s3232
# -- Compiling module wb1m9s3232
# -- Compiling module wb1m10s3232
# -- Compiling module wb1m11s3232
# -- Compiling module wb1m12s3232
# -- Compiling module wb1m13s3232
# -- Compiling module wb1m14s3232
# -- Compiling module wb1m15s3232
# -- Compiling module wb1m16s3232
# -- Compiling module wb1m17s3232
# -- Compiling module wb1m18s3232
# -- Compiling module wb1m19s3232
# -- Compiling module wb1m20s3232
# -- Compiling module wb2m1s3232
# -- Compiling module wb2m2s3232
# -- Compiling module wb2m3s3232
# -- Compiling module wb2m4s3232
# -- Compiling module wb2m5s3232
# -- Compiling module wb2m6s3232
# -- Compiling module wb2m7s3232
# -- Compiling module wb2m8s3232
# -- Compiling module wb2m9s3232
# -- Compiling module wb2m10s3232
# -- Compiling module wb2m11s3232
# -- Compiling module wb2m12s3232
# -- Compiling module wb2m13s3232
# -- Compiling module wb2m14s3232
# -- Compiling module wb2m15s3232
# -- Compiling module wb2m16s3232
# -- Compiling module wb2m17s3232
# -- Compiling module wb2m18s3232
# -- Compiling module wb2m19s3232
# -- Compiling module wb2m20s3232
# -- Compiling module wb3m1s3232
# -- Compiling module wb3m2s3232
# -- Compiling module wb3m3s3232
# -- Compiling module wb3m4s3232
# -- Compiling module wb3m5s3232
# -- Compiling module wb3m6s3232
# -- Compiling module wb3m7s3232
# -- Compiling module wb3m8s3232
# -- Compiling module wb3m9s3232
# -- Compiling module wb3m10s3232
# -- Compiling module wb3m11s3232
# -- Compiling module wb3m12s3232
# -- Compiling module wb3m13s3232
# -- Compiling module wb3m14s3232
# -- Compiling module wb3m15s3232
# -- Compiling module wb3m16s3232
# -- Compiling module wb3m17s3232
# -- Compiling module wb3m18s3232
# -- Compiling module wb3m19s3232
# -- Compiling module wb3m20s3232
# -- Compiling module wb4m1s3232
# -- Compiling module wb4m2s3232
# -- Compiling module wb4m3s3232
# -- Compiling module wb4m4s3232
# -- Compiling module wb4m5s3232
# -- Compiling module wb4m6s3232
# -- Compiling module wb4m7s3232
# -- Compiling module wb4m8s3232
# -- Compiling module wb4m9s3232
# -- Compiling module wb4m10s3232
# -- Compiling module wb4m11s3232
# -- Compiling module wb4m12s3232
# -- Compiling module wb4m13s3232
# -- Compiling module wb4m14s3232
# -- Compiling module wb4m15s3232
# -- Compiling module wb4m16s3232
# -- Compiling module wb4m17s3232
# -- Compiling module wb4m18s3232
# -- Compiling module wb4m19s3232
# -- Compiling module wb4m20s3232
# -- Compiling module wb5m1s3232
# -- Compiling module wb5m2s3232
# -- Compiling module wb5m3s3232
# -- Compiling module wb5m4s3232
# -- Compiling module wb5m5s3232
# -- Compiling module wb5m6s3232
# -- Compiling module wb5m7s3232
# -- Compiling module wb5m8s3232
# -- Compiling module wb5m9s3232
# -- Compiling module wb5m10s3232
# -- Compiling module wb5m11s3232
# -- Compiling module wb5m12s3232
# -- Compiling module wb5m13s3232
# -- Compiling module wb5m14s3232
# -- Compiling module wb5m15s3232
# -- Compiling module wb5m16s3232
# -- Compiling module wb5m17s3232
# -- Compiling module wb5m18s3232
# -- Compiling module wb5m19s3232
# -- Compiling module wb5m20s3232
# -- Compiling module wb6m1s3232
# -- Compiling module wb6m2s3232
# -- Compiling module wb6m3s3232
# -- Compiling module wb6m4s3232
# -- Compiling module wb6m5s3232
# -- Compiling module wb6m6s3232
# -- Compiling module wb6m7s3232
# -- Compiling module wb6m8s3232
# -- Compiling module wb6m9s3232
# -- Compiling module wb6m10s3232
# -- Compiling module wb6m11s3232
# -- Compiling module wb6m12s3232
# -- Compiling module wb6m13s3232
# -- Compiling module wb6m14s3232
# -- Compiling module wb6m15s3232
# -- Compiling module wb6m16s3232
# -- Compiling module wb6m17s3232
# -- Compiling module wb6m18s3232
# -- Compiling module wb6m19s3232
# -- Compiling module wb6m20s3232
# -- Compiling module wb7m1s3232
# -- Compiling module wb7m2s3232
# -- Compiling module wb7m3s3232
# -- Compiling module wb7m4s3232
# -- Compiling module wb7m5s3232
# -- Compiling module wb7m6s3232
# -- Compiling module wb7m7s3232
# -- Compiling module wb7m8s3232
# -- Compiling module wb7m9s3232
# -- Compiling module wb7m10s3232
# -- Compiling module wb7m11s3232
# -- Compiling module wb7m12s3232
# -- Compiling module wb7m13s3232
# -- Compiling module wb7m14s3232
# -- Compiling module wb7m15s3232
# -- Compiling module wb7m16s3232
# -- Compiling module wb7m17s3232
# -- Compiling module wb7m18s3232
# -- Compiling module wb7m19s3232
# -- Compiling module wb7m20s3232
# -- Compiling module wb8m1s3232
# -- Compiling module wb8m2s3232
# -- Compiling module wb8m3s3232
# -- Compiling module wb8m4s3232
# -- Compiling module wb8m5s3232
# -- Compiling module wb8m6s3232
# -- Compiling module wb8m7s3232
# -- Compiling module wb8m8s3232
# -- Compiling module wb8m9s3232
# -- Compiling module wb8m10s3232
# -- Compiling module wb8m11s3232
# -- Compiling module wb8m12s3232
# -- Compiling module wb8m13s3232
# -- Compiling module wb8m14s3232
# -- Compiling module wb8m15s3232
# -- Compiling module wb8m16s3232
# -- Compiling module wb8m17s3232
# -- Compiling module wb8m18s3232
# -- Compiling module wb8m19s3232
# -- Compiling module wb8m20s3232
# -- Compiling module wb9m1s3232
# -- Compiling module wb9m2s3232
# -- Compiling module wb9m3s3232
# -- Compiling module wb9m4s3232
# -- Compiling module wb9m5s3232
# -- Compiling module wb9m6s3232
# -- Compiling module wb9m7s3232
# -- Compiling module wb9m8s3232
# -- Compiling module wb9m9s3232
# -- Compiling module wb9m10s3232
# -- Compiling module wb9m11s3232
# -- Compiling module wb9m12s3232
# -- Compiling module wb9m13s3232
# -- Compiling module wb9m14s3232
# -- Compiling module wb9m15s3232
# -- Compiling module wb9m16s3232
# -- Compiling module wb9m17s3232
# -- Compiling module wb9m18s3232
# -- Compiling module wb9m19s3232
# -- Compiling module wb9m20s3232
# -- Compiling module wb1m1s328
# -- Compiling module wb1m2s328
# -- Compiling module wb1m3s328
# -- Compiling module wb1m4s328
# -- Compiling module wb1m5s328
# -- Compiling module wb1m6s328
# -- Compiling module wb1m7s328
# -- Compiling module wb1m8s328
# -- Compiling module wb1m9s328
# -- Compiling module wb1m10s328
# -- Compiling module wb1m11s328
# -- Compiling module wb1m12s328
# -- Compiling module wb1m13s328
# -- Compiling module wb1m14s328
# -- Compiling module wb1m15s328
# -- Compiling module wb1m16s328
# -- Compiling module wb1m17s328
# -- Compiling module wb1m18s328
# -- Compiling module wb1m19s328
# -- Compiling module wb1m20s328
# -- Compiling module wb2m1s328
# -- Compiling module wb2m2s328
# -- Compiling module wb2m3s328
# -- Compiling module wb2m4s328
# -- Compiling module wb2m5s328
# -- Compiling module wb2m6s328
# -- Compiling module wb2m7s328
# -- Compiling module wb2m8s328
# -- Compiling module wb2m9s328
# -- Compiling module wb2m10s328
# -- Compiling module wb2m11s328
# -- Compiling module wb2m12s328
# -- Compiling module wb2m13s328
# -- Compiling module wb2m14s328
# -- Compiling module wb2m15s328
# -- Compiling module wb2m16s328
# -- Compiling module wb2m17s328
# -- Compiling module wb2m18s328
# -- Compiling module wb2m19s328
# -- Compiling module wb2m20s328
# -- Compiling module wb3m1s328
# -- Compiling module wb3m2s328
# -- Compiling module wb3m3s328
# -- Compiling module wb3m4s328
# -- Compiling module wb3m5s328
# -- Compiling module wb3m6s328
# -- Compiling module wb3m7s328
# -- Compiling module wb3m8s328
# -- Compiling module wb3m9s328
# -- Compiling module wb3m10s328
# -- Compiling module wb3m11s328
# -- Compiling module wb3m12s328
# -- Compiling module wb3m13s328
# -- Compiling module wb3m14s328
# -- Compiling module wb3m15s328
# -- Compiling module wb3m16s328
# -- Compiling module wb3m17s328
# -- Compiling module wb3m18s328
# -- Compiling module wb3m19s328
# -- Compiling module wb3m20s328
# -- Compiling module wb4m1s328
# -- Compiling module wb4m2s328
# -- Compiling module wb4m3s328
# -- Compiling module wb4m4s328
# -- Compiling module wb4m5s328
# -- Compiling module wb4m6s328
# -- Compiling module wb4m7s328
# -- Compiling module wb4m8s328
# -- Compiling module wb4m9s328
# -- Compiling module wb4m10s328
# -- Compiling module wb4m11s328
# -- Compiling module wb4m12s328
# -- Compiling module wb4m13s328
# -- Compiling module wb4m14s328
# -- Compiling module wb4m15s328
# -- Compiling module wb4m16s328
# -- Compiling module wb4m17s328
# -- Compiling module wb4m18s328
# -- Compiling module wb4m19s328
# -- Compiling module wb4m20s328
# -- Compiling module wb5m1s328
# -- Compiling module wb5m2s328
# -- Compiling module wb5m3s328
# -- Compiling module wb5m4s328
# -- Compiling module wb5m5s328
# -- Compiling module wb5m6s328
# -- Compiling module wb5m7s328
# -- Compiling module wb5m8s328
# -- Compiling module wb5m9s328
# -- Compiling module wb5m10s328
# -- Compiling module wb5m11s328
# -- Compiling module wb5m12s328
# -- Compiling module wb5m13s328
# -- Compiling module wb5m14s328
# -- Compiling module wb5m15s328
# -- Compiling module wb5m16s328
# -- Compiling module wb5m17s328
# -- Compiling module wb5m18s328
# -- Compiling module wb5m19s328
# -- Compiling module wb5m20s328
# -- Compiling module wb6m1s328
# -- Compiling module wb6m2s328
# -- Compiling module wb6m3s328
# -- Compiling module wb6m4s328
# -- Compiling module wb6m5s328
# -- Compiling module wb6m6s328
# -- Compiling module wb6m7s328
# -- Compiling module wb6m8s328
# -- Compiling module wb6m9s328
# -- Compiling module wb6m10s328
# -- Compiling module wb6m11s328
# -- Compiling module wb6m12s328
# -- Compiling module wb6m13s328
# -- Compiling module wb6m14s328
# -- Compiling module wb6m15s328
# -- Compiling module wb6m16s328
# -- Compiling module wb6m17s328
# -- Compiling module wb6m18s328
# -- Compiling module wb6m19s328
# -- Compiling module wb6m20s328
# -- Compiling module wb7m1s328
# -- Compiling module wb7m2s328
# -- Compiling module wb7m3s328
# -- Compiling module wb7m4s328
# -- Compiling module wb7m5s328
# -- Compiling module wb7m6s328
# -- Compiling module wb7m7s328
# -- Compiling module wb7m8s328
# -- Compiling module wb7m9s328
# -- Compiling module wb7m10s328
# -- Compiling module wb7m11s328
# -- Compiling module wb7m12s328
# -- Compiling module wb7m13s328
# -- Compiling module wb7m14s328
# -- Compiling module wb7m15s328
# -- Compiling module wb7m16s328
# -- Compiling module wb7m17s328
# -- Compiling module wb7m18s328
# -- Compiling module wb7m19s328
# -- Compiling module wb7m20s328
# -- Compiling module wb8m1s328
# -- Compiling module wb8m2s328
# -- Compiling module wb8m3s328
# -- Compiling module wb8m4s328
# -- Compiling module wb8m5s328
# -- Compiling module wb8m6s328
# -- Compiling module wb8m7s328
# -- Compiling module wb8m8s328
# -- Compiling module wb8m9s328
# -- Compiling module wb8m10s328
# -- Compiling module wb8m11s328
# -- Compiling module wb8m12s328
# -- Compiling module wb8m13s328
# -- Compiling module wb8m14s328
# -- Compiling module wb8m15s328
# -- Compiling module wb8m16s328
# -- Compiling module wb8m17s328
# -- Compiling module wb8m18s328
# -- Compiling module wb8m19s328
# -- Compiling module wb8m20s328
# -- Compiling module wb9m1s328
# -- Compiling module wb9m2s328
# -- Compiling module wb9m3s328
# -- Compiling module wb9m4s328
# -- Compiling module wb9m5s328
# -- Compiling module wb9m6s328
# -- Compiling module wb9m7s328
# -- Compiling module wb9m8s328
# -- Compiling module wb9m9s328
# -- Compiling module wb9m10s328
# -- Compiling module wb9m11s328
# -- Compiling module wb9m12s328
# -- Compiling module wb9m13s328
# -- Compiling module wb9m14s328
# -- Compiling module wb9m15s328
# -- Compiling module wb9m16s328
# -- Compiling module wb9m17s328
# -- Compiling module wb9m18s328
# -- Compiling module wb9m19s328
# -- Compiling module wb9m20s328
# -- Compiling module wbmimux1
# -- Compiling module wbmimux2
# -- Compiling module wbmimux3
# -- Compiling module wbmimux4
# -- Compiling module wbmimux5
# -- Compiling module wbmimux6
# -- Compiling module wbmimux7
# -- Compiling module wbmimux8
# -- Compiling module wbmimux9
# -- Compiling module wbmimux10
# -- Compiling module wbmimux11
# -- Compiling module wbmimux12
# -- Compiling module wbmimux13
# -- Compiling module wbmimux14
# -- Compiling module wbmimux15
# -- Compiling module wbmimux16
# -- Compiling module wbmimux17
# -- Compiling module wbmimux18
# -- Compiling module wbmimux19
# -- Compiling module wbmimux20
# -- Compiling module wb_ack
# -- Compiling module mux
# -- Compiling module startanywhere
# 
# Top level modules:
# 	wb1m1s3232
# 	wb1m2s3232
# 	wb1m3s3232
# 	wb1m4s3232
# 	wb1m5s3232
# 	wb1m6s3232
# 	wb1m7s3232
# 	wb1m8s3232
# 	wb1m9s3232
# 	wb1m10s3232
# 	wb1m11s3232
# 	wb1m12s3232
# 	wb1m13s3232
# 	wb1m14s3232
# 	wb1m15s3232
# 	wb1m16s3232
# 	wb1m17s3232
# 	wb1m18s3232
# 	wb1m19s3232
# 	wb1m20s3232
# 	wb2m1s3232
# 	wb2m2s3232
# 	wb2m3s3232
# 	wb2m4s3232
# 	wb2m5s3232
# 	wb2m6s3232
# 	wb2m7s3232
# 	wb2m8s3232
# 	wb2m9s3232
# 	wb2m10s3232
# 	wb2m11s3232
# 	wb2m12s3232
# 	wb2m13s3232
# 	wb2m14s3232
# 	wb2m15s3232
# 	wb2m16s3232
# 	wb2m17s3232
# 	wb2m18s3232
# 	wb2m19s3232
# 	wb2m20s3232
# 	wb3m1s3232
# 	wb3m2s3232
# 	wb3m3s3232
# 	wb3m4s3232
# 	wb3m5s3232
# 	wb3m6s3232
# 	wb3m7s3232
# 	wb3m8s3232
# 	wb3m9s3232
# 	wb3m10s3232
# 	wb3m11s3232
# 	wb3m12s3232
# 	wb3m13s3232
# 	wb3m14s3232
# 	wb3m15s3232
# 	wb3m16s3232
# 	wb3m17s3232
# 	wb3m18s3232
# 	wb3m19s3232
# 	wb3m20s3232
# 	wb4m1s3232
# 	wb4m2s3232
# 	wb4m3s3232
# 	wb4m4s3232
# 	wb4m5s3232
# 	wb4m6s3232
# 	wb4m7s3232
# 	wb4m8s3232
# 	wb4m9s3232
# 	wb4m10s3232
# 	wb4m11s3232
# 	wb4m12s3232
# 	wb4m13s3232
# 	wb4m14s3232
# 	wb4m15s3232
# 	wb4m16s3232
# 	wb4m17s3232
# 	wb4m18s3232
# 	wb4m19s3232
# 	wb4m20s3232
# 	wb5m1s3232
# 	wb5m2s3232
# 	wb5m3s3232
# 	wb5m4s3232
# 	wb5m5s3232
# 	wb5m6s3232
# 	wb5m7s3232
# 	wb5m8s3232
# 	wb5m9s3232
# 	wb5m10s3232
# 	wb5m11s3232
# 	wb5m12s3232
# 	wb5m13s3232
# 	wb5m14s3232
# 	wb5m15s3232
# 	wb5m16s3232
# 	wb5m17s3232
# 	wb5m18s3232
# 	wb5m19s3232
# 	wb5m20s3232
# 	wb6m1s3232
# 	wb6m2s3232
# 	wb6m3s3232
# 	wb6m4s3232
# 	wb6m5s3232
# 	wb6m6s3232
# 	wb6m7s3232
# 	wb6m8s3232
# 	wb6m9s3232
# 	wb6m10s3232
# 	wb6m11s3232
# 	wb6m12s3232
# 	wb6m13s3232
# 	wb6m14s3232
# 	wb6m15s3232
# 	wb6m16s3232
# 	wb6m17s3232
# 	wb6m18s3232
# 	wb6m19s3232
# 	wb6m20s3232
# 	wb7m1s3232
# 	wb7m2s3232
# 	wb7m3s3232
# 	wb7m4s3232
# 	wb7m5s3232
# 	wb7m6s3232
# 	wb7m7s3232
# 	wb7m8s3232
# 	wb7m9s3232
# 	wb7m10s3232
# 	wb7m11s3232
# 	wb7m12s3232
# 	wb7m13s3232
# 	wb7m14s3232
# 	wb7m15s3232
# 	wb7m16s3232
# 	wb7m17s3232
# 	wb7m18s3232
# 	wb7m19s3232
# 	wb7m20s3232
# 	wb8m1s3232
# 	wb8m2s3232
# 	wb8m3s3232
# 	wb8m4s3232
# 	wb8m5s3232
# 	wb8m6s3232
# 	wb8m7s3232
# 	wb8m8s3232
# 	wb8m9s3232
# 	wb8m10s3232
# 	wb8m11s3232
# 	wb8m12s3232
# 	wb8m13s3232
# 	wb8m14s3232
# 	wb8m15s3232
# 	wb8m16s3232
# 	wb8m17s3232
# 	wb8m18s3232
# 	wb8m19s3232
# 	wb8m20s3232
# 	wb9m1s3232
# 	wb9m2s3232
# 	wb9m3s3232
# 	wb9m4s3232
# 	wb9m5s3232
# 	wb9m6s3232
# 	wb9m7s3232
# 	wb9m8s3232
# 	wb9m9s3232
# 	wb9m10s3232
# 	wb9m11s3232
# 	wb9m12s3232
# 	wb9m13s3232
# 	wb9m14s3232
# 	wb9m15s3232
# 	wb9m16s3232
# 	wb9m17s3232
# 	wb9m18s3232
# 	wb9m19s3232
# 	wb9m20s3232
# 	wb1m1s328
# 	wb1m2s328
# 	wb1m3s328
# 	wb1m4s328
# 	wb1m5s328
# 	wb1m6s328
# 	wb1m7s328
# 	wb1m8s328
# 	wb1m9s328
# 	wb1m10s328
# 	wb1m11s328
# 	wb1m12s328
# 	wb1m13s328
# 	wb1m14s328
# 	wb1m15s328
# 	wb1m16s328
# 	wb1m17s328
# 	wb1m18s328
# 	wb1m19s328
# 	wb1m20s328
# 	wb2m1s328
# 	wb2m2s328
# 	wb2m3s328
# 	wb2m4s328
# 	wb2m5s328
# 	wb2m6s328
# 	wb2m7s328
# 	wb2m8s328
# 	wb2m9s328
# 	wb2m10s328
# 	wb2m11s328
# 	wb2m12s328
# 	wb2m13s328
# 	wb2m14s328
# 	wb2m15s328
# 	wb2m16s328
# 	wb2m17s328
# 	wb2m18s328
# 	wb2m19s328
# 	wb2m20s328
# 	wb3m1s328
# 	wb3m2s328
# 	wb3m3s328
# 	wb3m4s328
# 	wb3m5s328
# 	wb3m6s328
# 	wb3m7s328
# 	wb3m8s328
# 	wb3m9s328
# 	wb3m10s328
# 	wb3m11s328
# 	wb3m12s328
# 	wb3m13s328
# 	wb3m14s328
# 	wb3m15s328
# 	wb3m16s328
# 	wb3m17s328
# 	wb3m18s328
# 	wb3m19s328
# 	wb3m20s328
# 	wb4m1s328
# 	wb4m2s328
# 	wb4m3s328
# 	wb4m4s328
# 	wb4m5s328
# 	wb4m6s328
# 	wb4m7s328
# 	wb4m8s328
# 	wb4m9s328
# 	wb4m10s328
# 	wb4m11s328
# 	wb4m12s328
# 	wb4m13s328
# 	wb4m14s328
# 	wb4m15s328
# 	wb4m16s328
# 	wb4m17s328
# 	wb4m18s328
# 	wb4m19s328
# 	wb4m20s328
# 	wb5m1s328
# 	wb5m2s328
# 	wb5m3s328
# 	wb5m4s328
# 	wb5m5s328
# 	wb5m6s328
# 	wb5m7s328
# 	wb5m8s328
# 	wb5m9s328
# 	wb5m10s328
# 	wb5m11s328
# 	wb5m12s328
# 	wb5m13s328
# 	wb5m14s328
# 	wb5m15s328
# 	wb5m16s328
# 	wb5m17s328
# 	wb5m18s328
# 	wb5m19s328
# 	wb5m20s328
# 	wb6m1s328
# 	wb6m2s328
# 	wb6m3s328
# 	wb6m4s328
# 	wb6m5s328
# 	wb6m6s328
# 	wb6m7s328
# 	wb6m8s328
# 	wb6m9s328
# 	wb6m10s328
# 	wb6m11s328
# 	wb6m12s328
# 	wb6m13s328
# 	wb6m14s328
# 	wb6m15s328
# 	wb6m16s328
# 	wb6m17s328
# 	wb6m18s328
# 	wb6m19s328
# 	wb6m20s328
# 	wb7m1s328
# 	wb7m2s328
# 	wb7m3s328
# 	wb7m4s328
# 	wb7m5s328
# 	wb7m6s328
# 	wb7m7s328
# 	wb7m8s328
# 	wb7m9s328
# 	wb7m10s328
# 	wb7m11s328
# 	wb7m12s328
# 	wb7m13s328
# 	wb7m14s328
# 	wb7m15s328
# 	wb7m16s328
# 	wb7m17s328
# 	wb7m18s328
# 	wb7m19s328
# 	wb7m20s328
# 	wb8m1s328
# 	wb8m2s328
# 	wb8m3s328
# 	wb8m4s328
# 	wb8m5s328
# 	wb8m6s328
# 	wb8m7s328
# 	wb8m8s328
# 	wb8m9s328
# 	wb8m10s328
# 	wb8m11s328
# 	wb8m12s328
# 	wb8m13s328
# 	wb8m14s328
# 	wb8m15s328
# 	wb8m16s328
# 	wb8m17s328
# 	wb8m18s328
# 	wb8m19s328
# 	wb8m20s328
# 	wb9m1s328
# 	wb9m2s328
# 	wb9m3s328
# 	wb9m4s328
# 	wb9m5s328
# 	wb9m6s328
# 	wb9m7s328
# 	wb9m8s328
# 	wb9m9s328
# 	wb9m10s328
# 	wb9m11s328
# 	wb9m12s328
# 	wb9m13s328
# 	wb9m14s328
# 	wb9m15s328
# 	wb9m16s328
# 	wb9m17s328
# 	wb9m18s328
# 	wb9m19s328
# 	wb9m20s328
# 	wbmimux1
# 	wbmimux2
# 	wbmimux3
# 	wbmimux4
# 	wbmimux5
# 	wbmimux6
# 	wbmimux7
# 	wbmimux8
# 	wbmimux9
# 	wbmimux10
# 	wbmimux11
# 	wbmimux12
# 	wbmimux13
# 	wbmimux14
# 	wbmimux15
# 	wbmimux16
# 	wbmimux17
# 	wbmimux18
# 	wbmimux19
# 	wbmimux20
# 	startanywhere
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module sdr_sdram
# 
# Top level modules:
# 	sdr_sdram
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module dummy_slave
# -- Compiling module spi_flash
# -- Compiling module delay
# -- Compiling module wb_sdram_ctrl_fsm
# -- Compiling module wb_sdram_ctrl_fifo
# -- Compiling module wb_sdram_ctrl
# -- Compiling module raminfr
# -- Compiling module uart_sync_flops
# -- Compiling module uart_regs
# -- Compiling module uart_rfifo
# -- Compiling module uart_tfifo
# -- Compiling module uart_receiver
# -- Compiling module uart_transmitter
# -- Compiling module uart_debug_if
# -- Compiling module uart_wb
# -- Compiling module uart_top
# -- Compiling module spi_clgen
# -- Compiling module spi_shift
# -- Compiling module spi_top
# ** Warning: [12] ../../../rtl/verilog/soc.v(6299): Non-positive replication multiplier '0'.
# -- Compiling module dpMem_dc
# -- Compiling module fifoRTL
# -- Compiling module TxFifo
# -- Compiling module RxFifo
# -- Compiling module TxfifoBI
# -- Compiling module RxfifoBI
# -- Compiling module wishBoneBI
# -- Compiling module directControl
# -- Compiling module getPacket
# -- Compiling module HCTxPortArbiter
# -- Compiling module hostcontroller
# -- Compiling module rxStatusMonitor
# -- Compiling module sendPacketArbiter
# -- Compiling module sendPacketCheckPreamble
# -- Compiling module sendPacket
# -- Compiling module SOFController
# -- Compiling module SOFTransmit
# -- Compiling module speedCtrlMux
# -- Compiling module USBHostControlBI
# -- Compiling module usbHostControl
# -- Compiling module lineControlUpdate
# -- Compiling module processRxBit
# -- Compiling module processRxByte
# -- Compiling module processTxByte
# -- Compiling module readUSBWireData
# -- Compiling module SIEReceiver
# -- Compiling module SIETransmitter
# -- Compiling module updateCRC16
# -- Compiling module updateCRC5
# -- Compiling module usbSerialInterfaceEngine
# -- Compiling module USBTxWireArbiter
# -- Compiling module writeUSBWireData
# -- Compiling module hostSlaveMuxBI
# -- Compiling module usbHost
# -- Compiling module flash_wb_1k
# -- Compiling module flash
# -- Compiling module or1200_alu
# -- Compiling module or1200_cfgr
# -- Compiling module or1200_cpu
# -- Compiling module or1200_ctrl
# -- Compiling module or1200_dc_fsm
# -- Compiling module or1200_dc_ram
# -- Compiling module or1200_dc_tag
# -- Compiling module or1200_dc_top
# -- Compiling module or1200_dmmu_tlb
# -- Compiling module or1200_dmmu_top
# -- Compiling module or1200_dpram
# -- Compiling module or1200_du
# -- Compiling module or1200_except
# -- Compiling module or1200_freeze
# -- Compiling module or1200_genpc
# -- Compiling module or1200_gmultp2_32x32
# -- Compiling module or1200_ic_fsm
# -- Compiling module or1200_ic_ram
# -- Compiling module or1200_ic_tag
# -- Compiling module or1200_ic_top
# -- Compiling module or1200_if
# -- Compiling module or1200_immu_tlb
# -- Compiling module or1200_immu_top
# -- Compiling module or1200_iwb_biu
# -- Compiling module or1200_lsu
# -- Compiling module or1200_mem2reg
# -- Compiling module or1200_mult_mac
# -- Compiling module or1200_operandmuxes
# -- Compiling module or1200_pic
# -- Compiling module or1200_pm
# -- Compiling module or1200_qmem_top
# -- Compiling module or1200_reg2mem
# -- Compiling module or1200_rf
# -- Compiling module or1200_rfram_generic
# -- Compiling module or1200_sb
# -- Compiling module or1200_sb_fifo
# -- Compiling module or1200_spram
# -- Compiling module or1200_spram_32_bw
# -- Compiling module or1200_tpram_32x32
# -- Compiling module or1200_tt
# -- Compiling module or1200_wb_biu
# -- Compiling module or1200_wbmux
# -- Compiling module or1200_sprs
# -- Compiling module or1200_top
# -- Compiling module dbg_crc32_d1
# -- Compiling module dbg_register
# -- Compiling module dbg_cpu_registers
# -- Compiling module dbg_cpu
# -- Compiling module dbg_wb
# -- Compiling module dbg_top
# -- Compiling module tap_top
# -- Compiling module or1k
# -- Compiling module intercon
# -- Compiling module ref_design_top
# 
# Top level modules:
# 	spi_flash
# 	speedCtrlMux
# 	or1200_rfram_generic
# 	or1200_sb_fifo
# 	or1200_tpram_32x32
# 	dbg_register
# 	ref_design_top
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module AT26DFxxx
# 
# Top level modules:
# 	AT26DFxxx
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module mt48lc16m16a2
# 
# Top level modules:
# 	mt48lc16m16a2
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module s25fl032a
# 
# Top level modules:
# 	s25fl032a
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module CPUboard_tb
# 
# Top level modules:
# 	CPUboard_tb
# vsim -voptargs=+acc work.CPUboard_tb 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: [12] ../../../rtl/verilog/soc.v(6299): Non-positive replication multiplier '0'.
# Loading work.CPUboard_tb(fast)
# Loading work.ref_design_top(fast)
# Loading work.intercon(fast)
# Loading work.wb1m1s3232(fast)
# Loading work.wb3m1s3232(fast)
# Loading work.traffic_supervision(fast)
# Loading work.wb1m2s3232(fast)
# Loading work.wb1m1s328(fast)
# Loading work.mux(fast)
# Loading work.wb1m2s3232(fast__1)
# Loading work.wbmimux2(fast)
# Loading work.wbmimux3(fast)
# Loading work.or1k(fast)
# Loading work.or1200_top(fast)
# Loading work.or1200_iwb_biu(fast)
# Loading work.or1200_wb_biu(fast)
# Loading work.or1200_immu_top(fast)
# Loading work.or1200_immu_tlb(fast)
# Loading work.or1200_spram(fast)
# Loading work.or1200_spram(fast__1)
# Loading work.or1200_ic_top(fast)
# Loading work.or1200_ic_fsm(fast)
# Loading work.or1200_ic_ram(fast)
# Loading work.or1200_spram(fast__2)
# Loading work.or1200_ic_tag(fast)
# Loading work.or1200_spram(fast__3)
# Loading work.or1200_cpu(fast)
# Loading work.or1200_genpc(fast)
# Loading work.or1200_if(fast)
# Loading work.or1200_ctrl(fast)
# Loading work.or1200_rf(fast)
# Loading work.or1200_dpram(fast)
# Loading work.or1200_operandmuxes(fast)
# Loading work.or1200_alu(fast)
# Loading work.or1200_mult_mac(fast)
# Loading work.or1200_gmultp2_32x32(fast)
# Loading work.or1200_sprs(fast)
# Loading work.or1200_lsu(fast)
# Loading work.or1200_mem2reg(fast)
# Loading work.or1200_reg2mem(fast)
# Loading work.or1200_wbmux(fast)
# Loading work.or1200_freeze(fast)
# Loading work.or1200_except(fast)
# Loading work.or1200_cfgr(fast)
# Loading work.or1200_dmmu_top(fast)
# Loading work.or1200_dmmu_tlb(fast)
# Loading work.or1200_spram(fast__4)
# Loading work.or1200_dc_top(fast)
# Loading work.or1200_dc_fsm(fast)
# Loading work.or1200_dc_ram(fast)
# Loading work.or1200_spram_32_bw(fast)
# Loading work.or1200_dc_tag(fast)
# Loading work.or1200_qmem_top(fast)
# Loading work.or1200_sb(fast)
# Loading work.or1200_du(fast)
# Loading work.or1200_pic(fast)
# Loading work.or1200_tt(fast)
# Loading work.or1200_pm(fast)
# Loading work.dbg_top(fast)
# Loading work.dbg_crc32_d1(fast)
# Loading work.dbg_wb(fast)
# Loading work.dbg_cpu(fast)
# Loading work.dbg_cpu_registers(fast)
# Loading work.tap_top(fast)
# Loading work.flash_wb_1k(fast)
# Loading work.flash(fast)
# Loading work.GND(fast)
# Loading work.UFROMH(fast)
# Loading work.wb_sdram_ctrl(fast)
# Loading work.wb_sdram_ctrl_fsm(fast)
# Loading work.delay(fast)
# Loading work.wb_sdram_ctrl_fifo(fast)
# Loading work.uart_top(fast)
# Loading work.uart_wb(fast)
# Loading work.uart_regs(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_tfifo(fast)
# Loading work.raminfr(fast)
# Loading work.uart_sync_flops(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_rfifo(fast)
# Loading work.uart_debug_if(fast)
# Loading work.spi_top(fast)
# Loading work.spi_clgen(fast)
# Loading work.spi_shift(fast)
# Loading work.usbHost(fast)
# Loading work.usbHostControl(fast)
# Loading work.USBHostControlBI(fast)
# Loading work.hostcontroller(fast)
# Loading work.SOFController(fast)
# Loading work.SOFTransmit(fast)
# Loading work.sendPacketArbiter(fast)
# Loading work.sendPacketCheckPreamble(fast)
# Loading work.sendPacket(fast)
# Loading work.directControl(fast)
# Loading work.HCTxPortArbiter(fast)
# Loading work.getPacket(fast)
# Loading work.rxStatusMonitor(fast)
# Loading work.wishBoneBI(fast)
# Loading work.hostSlaveMuxBI(fast)
# Loading work.usbSerialInterfaceEngine(fast)
# Loading work.lineControlUpdate(fast)
# Loading work.SIEReceiver(fast)
# Loading work.processRxBit(fast)
# Loading work.processRxByte(fast)
# Loading work.updateCRC5(fast)
# Loading work.updateCRC16(fast)
# Loading work.SIETransmitter(fast)
# Loading work.processTxByte(fast)
# Loading work.USBTxWireArbiter(fast)
# Loading work.writeUSBWireData(fast)
# Loading work.readUSBWireData(fast)
# Loading work.TxFifo(fast)
# Loading work.fifoRTL(fast)
# Loading work.dpMem_dc(fast)
# Loading work.TxfifoBI(fast)
# Loading work.RxFifo(fast)
# Loading work.RxfifoBI(fast)
# Loading work.dummy_slave(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'dummy_slave' does not have a `timescale directive in effect, but previous modules do.
#         Region: /CPUboard_tb/DUT/ds1
# Loading work.dummy_slave(fast__1)
# ** Warning: (vsim-3009) [TSCALE] - Module 'dummy_slave' does not have a `timescale directive in effect, but previous modules do.
#         Region: /CPUboard_tb/DUT/ds2
# Loading work.clk_gen(fast)
# Loading work.VCC(fast)
# Loading work.PLL(fast)
# Loading work.PLLPRIM(fast)
# Loading work.gbuf(fast)
# Loading work.CLKDLY(fast)
# Loading work.uart_rx(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'uart_rx' does not have a `timescale directive in effect, but previous modules do.
#         Region: /CPUboard_tb/uart_rx
# Loading work.mt48lc16m16a2(fast)
# Loading work.AT26DFxxx(fast)
# ** Warning: (vsim-3017) ../../../bench/verilog/CPUboard_tb.v(167): [TFMPC] - Too few port connections. Expected 30, found 28.
#         Region: /CPUboard_tb/DUT
# ** Warning: (vsim-3722) ../../../bench/verilog/CPUboard_tb.v(167): [TFMPC] - Missing connection for port 'rst_pad_o'.
# ** Warning: (vsim-3722) ../../../bench/verilog/CPUboard_tb.v(167): [TFMPC] - Missing connection for port 'gpio_a_pad_io'.
# ** Warning: (vsim-3015) ../../../rtl/verilog/soc.v(74891): [PCDPC] - Port size (20 or 20) does not match connection size (8) for port 'pic_ints_i'.
#         Region: /CPUboard_tb/DUT/i_or1k
# .main_pane.signals.interior.cs
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page8.cs
# (CPUboard_tb.DUT.i_uart_0_top) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (CPUboard_tb.DUT.i_uart_0_top) UART INFO: Doesn't have baudrate output
# 
#  ** Warning: OCDIVHALF unknown.
#  Time: 0.0 Instance: CPUboard_tb.DUT.iclk_gen.Core.P1 
#  ** Warning: OBDIVHALF unknown.
#  Time: 0.0 Instance: CPUboard_tb.DUT.iclk_gen.Core.P1 
#  ** Warning: OADIVHALF unknown.
#  Time: 0.0 Instance: CPUboard_tb.DUT.iclk_gen.Core.P1 
#  ** Warning: FBSEL is unknown.
#  Time: 0.0 Instance: CPUboard_tb.DUT.iclk_gen.Core.P1 
vlog -reportprogress 300 -work work /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(116): Cannot open `include file "timescale.v".
# -- Compiling module or1200_alu
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(527): Cannot open `include file "timescale.v".
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(3068): Cannot open `include file "timescale.v".
# -- Compiling module or1200_cfgr
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(3378): Cannot open `include file "timescale.v".
# -- Compiling module or1200_cpu
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(4160): Cannot open `include file "timescale.v".
# -- Compiling module or1200_ctrl
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(5199): Cannot open `include file "timescale.v".
# -- Compiling module or1200_dc_fsm
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(5511): Cannot open `include file "timescale.v".
# -- Compiling module or1200_dc_ram
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(5676): Cannot open `include file "timescale.v".
# -- Compiling module or1200_dc_tag
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(5862): Cannot open `include file "timescale.v".
# -- Compiling module or1200_dc_top
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(6189): Cannot open `include file "timescale.v".
# -- Compiling module or1200_dmmu_tlb
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(6508): Cannot open `include file "timescale.v".
# -- Compiling module or1200_dmmu_top
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(6810): Cannot open `include file "timescale.v".
# -- Compiling module or1200_dpram
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(7020): Cannot open `include file "timescale.v".
# -- Compiling module or1200_du
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(8870): Cannot open `include file "timescale.v".
# -- Compiling module or1200_except
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(9413): Cannot open `include file "timescale.v".
# -- Compiling module or1200_freeze
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(9625): Cannot open `include file "timescale.v".
# -- Compiling module or1200_genpc
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(9932): Cannot open `include file "timescale.v".
# -- Compiling module or1200_gmultp2_32x32
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(10098): Cannot open `include file "timescale.v".
# -- Compiling module or1200_ic_fsm
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(10346): Cannot open `include file "timescale.v".
# -- Compiling module or1200_ic_ram
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(10527): Cannot open `include file "timescale.v".
# -- Compiling module or1200_ic_tag
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(10735): Cannot open `include file "timescale.v".
# -- Compiling module or1200_ic_top
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(11058): Cannot open `include file "timescale.v".
# -- Compiling module or1200_if
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(11253): Cannot open `include file "timescale.v".
# -- Compiling module or1200_immu_tlb
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(11592): Cannot open `include file "timescale.v".
# -- Compiling module or1200_immu_top
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(12057): Cannot open `include file "timescale.v".
# -- Compiling module or1200_iwb_biu
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(12150): Cannot open `include file "timescale.v".
# -- Compiling module or1200_lsu
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(12348): Cannot open `include file "timescale.v".
# -- Compiling module or1200_mem2reg
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(12776): Cannot open `include file "timescale.v".
# -- Compiling module or1200_mult_mac
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(13116): Cannot open `include file "timescale.v".
# -- Compiling module or1200_operandmuxes
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(13306): Cannot open `include file "timescale.v".
# -- Compiling module or1200_pic
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(13525): Cannot open `include file "timescale.v".
# -- Compiling module or1200_pm
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(13746): Cannot open `include file "timescale.v".
# -- Compiling module or1200_qmem_top
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(14227): Cannot open `include file "timescale.v".
# -- Compiling module or1200_reg2mem
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(14379): Cannot open `include file "timescale.v".
# -- Compiling module or1200_rf
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(14753): Cannot open `include file "timescale.v".
# -- Compiling module or1200_rfram_generic
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(15044): Cannot open `include file "timescale.v".
# -- Compiling module or1200_sb
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(15243): Cannot open `include file "timescale.v".
# -- Compiling module or1200_sb_fifo
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(15379): Cannot open `include file "timescale.v".
# -- Compiling module or1200_spram
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(15559): Cannot open `include file "timescale.v".
# -- Compiling module or1200_tpram_32x32
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(15965): Cannot open `include file "timescale.v".
# -- Compiling module or1200_tt
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(16211): Cannot open `include file "timescale.v".
# -- Compiling module or1200_wb_biu
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(16606): Cannot open `include file "timescale.v".
# -- Compiling module or1200_wbmux
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(16813): Cannot open `include file "timescale.v".
# -- Compiling module or1200_sprs
# ** Error: /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v(17298): Cannot open `include file "timescale.v".
# -- Compiling module or1200_top
vlog -reportprogress 300 -work work /media/LaCie/work/projects/or1200-test/or1200r3/or1200r3.v
# Model Technology ModelSim SE vlog 6.3f Compiler 2008.02 Feb 28 2008
# -- Compiling module or1200_alu
# -- Compiling module or1200_cfgr
# -- Compiling module or1200_cpu
# -- Compiling module or1200_ctrl
# -- Compiling module or1200_dc_fsm
# -- Compiling module or1200_dc_ram
# -- Compiling module or1200_dc_tag
# -- Compiling module or1200_dc_top
# -- Compiling module or1200_dmmu_tlb
# -- Compiling module or1200_dmmu_top
# -- Compiling module or1200_dpram
# -- Compiling module or1200_du
# -- Compiling module or1200_except
# -- Compiling module or1200_freeze
# -- Compiling module or1200_genpc
# -- Compiling module or1200_gmultp2_32x32
# -- Compiling module or1200_ic_fsm
# -- Compiling module or1200_ic_ram
# -- Compiling module or1200_ic_tag
# -- Compiling module or1200_ic_top
# -- Compiling module or1200_if
# -- Compiling module or1200_immu_tlb
# -- Compiling module or1200_immu_top
# -- Compiling module or1200_iwb_biu
# -- Compiling module or1200_lsu
# -- Compiling module or1200_mem2reg
# -- Compiling module or1200_mult_mac
# -- Compiling module or1200_operandmuxes
# -- Compiling module or1200_pic
# -- Compiling module or1200_pm
# -- Compiling module or1200_qmem_top
# -- Compiling module or1200_reg2mem
# -- Compiling module or1200_rf
# -- Compiling module or1200_rfram_generic
# -- Compiling module or1200_sb
# -- Compiling module or1200_sb_fifo
# -- Compiling module or1200_spram
# -- Compiling module or1200_tpram_32x32
# -- Compiling module or1200_tt
# -- Compiling module or1200_wb_biu
# -- Compiling module or1200_wbmux
# -- Compiling module or1200_sprs
# -- Compiling module or1200_top
# 
# Top level modules:
# 	or1200_iwb_biu
# 	or1200_rfram_generic
# 	or1200_sb_fifo
# 	or1200_tpram_32x32
# 	or1200_top
run 100 us
# UART:  
# Frequency exceeds max limit (14285 ms). Time period detected is       1.0 ns
run 1 ms
# UART: O
# UART: k
# UART: ,
# UART:  
# UART: b
# UART: o
# UART: o
# UART: t
# UART: i
# UART: n
quit -sim
vsim -voptargs=+acc work.CPUboard_tb
# vsim -voptargs=+acc work.CPUboard_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.CPUboard_tb(fast)
# Loading work.ref_design_top(fast)
# Loading work.intercon(fast)
# Loading work.wb1m1s3232(fast)
# Loading work.wb3m1s3232(fast)
# Loading work.traffic_supervision(fast)
# Loading work.wb1m2s3232(fast)
# Loading work.wb1m1s328(fast)
# Loading work.mux(fast)
# Loading work.wb1m2s3232(fast__1)
# Loading work.wbmimux2(fast)
# Loading work.wbmimux3(fast)
# Loading work.or1k(fast)
# Loading work.or1200_top(fast)
# Loading work.or1200_wb_biu(fast)
# Loading work.or1200_immu_top(fast)
# Loading work.or1200_immu_tlb(fast)
# Loading work.or1200_spram(fast)
# Loading work.or1200_spram(fast__1)
# Loading work.or1200_ic_top(fast)
# Loading work.or1200_ic_fsm(fast)
# Loading work.or1200_ic_ram(fast)
# Loading work.or1200_spram(fast__2)
# Loading work.or1200_ic_tag(fast)
# Loading work.or1200_spram(fast__3)
# Loading work.or1200_cpu(fast)
# Loading work.or1200_genpc(fast)
# Loading work.or1200_if(fast)
# Loading work.or1200_ctrl(fast)
# Loading work.or1200_rf(fast)
# Loading work.or1200_dpram(fast)
# Loading work.or1200_operandmuxes(fast)
# Loading work.or1200_alu(fast)
# Loading work.or1200_mult_mac(fast)
# Loading work.or1200_gmultp2_32x32(fast)
# Loading work.or1200_sprs(fast)
# Loading work.or1200_lsu(fast)
# Loading work.or1200_mem2reg(fast)
# Loading work.or1200_reg2mem(fast)
# Loading work.or1200_wbmux(fast)
# Loading work.or1200_freeze(fast)
# Loading work.or1200_except(fast)
# Loading work.or1200_cfgr(fast)
# Loading work.or1200_dmmu_top(fast)
# Loading work.or1200_dmmu_tlb(fast)
# Loading work.or1200_spram(fast__4)
# Loading work.or1200_dc_top(fast)
# Loading work.or1200_dc_fsm(fast)
# Loading work.or1200_dc_ram(fast)
# Loading work.or1200_spram_32_bw(fast)
# Loading work.or1200_dc_tag(fast)
# Loading work.or1200_qmem_top(fast)
# Loading work.or1200_sb(fast)
# Loading work.or1200_du(fast)
# Loading work.or1200_pic(fast)
# Loading work.or1200_tt(fast)
# Loading work.or1200_pm(fast)
# Loading work.dbg_top(fast)
# Loading work.dbg_crc32_d1(fast)
# Loading work.dbg_wb(fast)
# Loading work.dbg_cpu(fast)
# Loading work.dbg_cpu_registers(fast)
# Loading work.tap_top(fast)
# Loading work.flash_wb_1k(fast)
# Loading work.flash(fast)
# Loading work.GND(fast)
# Loading work.UFROMH(fast)
# Loading work.wb_sdram_ctrl(fast)
# Loading work.wb_sdram_ctrl_fsm(fast)
# Loading work.delay(fast)
# Loading work.wb_sdram_ctrl_fifo(fast)
# Loading work.uart_top(fast)
# Loading work.uart_wb(fast)
# Loading work.uart_regs(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_tfifo(fast)
# Loading work.raminfr(fast)
# Loading work.uart_sync_flops(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_rfifo(fast)
# Loading work.uart_debug_if(fast)
# Loading work.spi_top(fast)
# Loading work.spi_clgen(fast)
# Loading work.spi_shift(fast)
# Loading work.usbHost(fast)
# Loading work.usbHostControl(fast)
# Loading work.USBHostControlBI(fast)
# Loading work.hostcontroller(fast)
# Loading work.SOFController(fast)
# Loading work.SOFTransmit(fast)
# Loading work.sendPacketArbiter(fast)
# Loading work.sendPacketCheckPreamble(fast)
# Loading work.sendPacket(fast)
# Loading work.directControl(fast)
# Loading work.HCTxPortArbiter(fast)
# Loading work.getPacket(fast)
# Loading work.rxStatusMonitor(fast)
# Loading work.wishBoneBI(fast)
# Loading work.hostSlaveMuxBI(fast)
# Loading work.usbSerialInterfaceEngine(fast)
# Loading work.lineControlUpdate(fast)
# Loading work.SIEReceiver(fast)
# Loading work.processRxBit(fast)
# Loading work.processRxByte(fast)
# Loading work.updateCRC5(fast)
# Loading work.updateCRC16(fast)
# Loading work.SIETransmitter(fast)
# Loading work.processTxByte(fast)
# Loading work.USBTxWireArbiter(fast)
# Loading work.writeUSBWireData(fast)
# Loading work.readUSBWireData(fast)
# Loading work.TxFifo(fast)
# Loading work.fifoRTL(fast)
# Loading work.dpMem_dc(fast)
# Loading work.TxfifoBI(fast)
# Loading work.RxFifo(fast)
# Loading work.RxfifoBI(fast)
# Loading work.dummy_slave(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'dummy_slave' does not have a `timescale directive in effect, but previous modules do.
#         Region: /CPUboard_tb/DUT/ds1
# Loading work.dummy_slave(fast__1)
# ** Warning: (vsim-3009) [TSCALE] - Module 'dummy_slave' does not have a `timescale directive in effect, but previous modules do.
#         Region: /CPUboard_tb/DUT/ds2
# Loading work.clk_gen(fast)
# Loading work.VCC(fast)
# Loading work.PLL(fast)
# Loading work.PLLPRIM(fast)
# Loading work.gbuf(fast)
# Loading work.CLKDLY(fast)
# Loading work.uart_rx(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'uart_rx' does not have a `timescale directive in effect, but previous modules do.
#         Region: /CPUboard_tb/uart_rx
# Loading work.mt48lc16m16a2(fast)
# Loading work.AT26DFxxx(fast)
# ** Warning: (vsim-3017) ../../../bench/verilog/CPUboard_tb.v(167): [TFMPC] - Too few port connections. Expected 30, found 28.
#         Region: /CPUboard_tb/DUT
# ** Warning: (vsim-3722) ../../../bench/verilog/CPUboard_tb.v(167): [TFMPC] - Missing connection for port 'rst_pad_o'.
# ** Warning: (vsim-3722) ../../../bench/verilog/CPUboard_tb.v(167): [TFMPC] - Missing connection for port 'gpio_a_pad_io'.
# ** Warning: (vsim-3015) ../../../rtl/verilog/soc.v(74891): [PCDPC] - Port size (20 or 20) does not match connection size (8) for port 'pic_ints_i'.
#         Region: /CPUboard_tb/DUT/i_or1k
view signals
# .main_pane.signals.interior.cs
view structure
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page11.cs
do ../bin/wave.do
mem load -i ./vmlinux.hf.mem -format hex /CPUboard_tb/i_sdram/Bank0
run 1 ms
# (CPUboard_tb.DUT.i_uart_0_top) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (CPUboard_tb.DUT.i_uart_0_top) UART INFO: Doesn't have baudrate output
# 
#  ** Warning: OCDIVHALF unknown.
#  Time: 0.0 Instance: CPUboard_tb.DUT.iclk_gen.Core.P1 
#  ** Warning: OBDIVHALF unknown.
#  Time: 0.0 Instance: CPUboard_tb.DUT.iclk_gen.Core.P1 
#  ** Warning: OADIVHALF unknown.
#  Time: 0.0 Instance: CPUboard_tb.DUT.iclk_gen.Core.P1 
#  ** Warning: FBSEL is unknown.
#  Time: 0.0 Instance: CPUboard_tb.DUT.iclk_gen.Core.P1 
# UART:  
# Frequency exceeds max limit (14285 ms). Time period detected is       1.0 ns
# UART: O
# UART: k
# UART: ,
# UART:  
# UART: b
# UART: o
# UART: o
# UART: t
# UART: i
run 1000 ms
# UART: n
# UART: g
# UART:  
# UART: t
# UART: h
# UART: e
# UART:  
# UART: k
# UART: e
# UART: r
# UART: n
# UART: e
# UART: l
# UART: .
# UART: 
# 
# UART: 
# 
# Break key hit 
# Simulation stop requested.
