<module name="SGX" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="OCP_REVISION" acronym="OCP_REVISION" offset="0xFE00" width="32" description="OCP Revision Register.">
    <bitfield id="REVISIONID" width="32" begin="31" end="0" resetval="See" description="Revision value." range="" rwaccess="R"/>
  </register>
  <register id="OCP_HWINFO" acronym="OCP_HWINFO" offset="0xFE04" width="32" description="Hardware implementation information">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MEM_BUS_WIDTH" width="1" begin="2" end="2" resetval="&#8211;" description="Memory bus width:" range="" rwaccess="R">
      <bitenum value="0" id="0" token="MEM_BUS_WIDTH_0_r" description="Memory bus width is 64 bits."/>
      <bitenum value="1" id="1" token="MEM_BUS_WIDTH_1_r" description="Memory bus width is 128 bits."/>
    </bitfield>
    <bitfield id="SYS_BUS_WIDTH" width="2" begin="1" end="0" resetval="0x-" description="System bus width:" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SYS_BUS_WIDTH_0_r" description="System bus width is 32 bits."/>
      <bitenum value="1" id="1" token="SYS_BUS_WIDTH_1_r" description="System bus width is 64 bits."/>
      <bitenum value="2" id="2" token="SYS_BUS_WIDTH_2_r" description="System bus width is 128 bits."/>
      <bitenum value="3" id="3" token="SYS_BUS_WIDTH_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="OCP_SYSCONFIG" acronym="OCP_SYSCONFIG" offset="0xFE10" width="32" description="System Configuration register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="STANDBY_MODE" width="2" begin="5" end="4" resetval="0x2" description="Clock standby mode:0x2, 0x3: Smart-standby mode . ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STANDBY_MODE_0" description="Force-standby mode"/>
      <bitenum value="1" id="1" token="STANDBY_MODE_1" description="No-standby mode"/>
    </bitfield>
    <bitfield id="IDLE_MODE" width="2" begin="3" end="2" resetval="0x2" description="Clock Idle mode:0x2, 0x3: Smart-idle mode . ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDLE_MODE_0" description="Force-idle mode"/>
      <bitenum value="1" id="1" token="IDLE_MODE_1" description="No-idle mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="OCP_IRQSTATUS_RAW_0" acronym="OCP_IRQSTATUS_RAW_0" offset="0xFE24" width="32" description="Raw IRQ 0 Status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="INIT_MINTERRUPT_RAW" width="1" begin="0" end="0" resetval="0" description="Interrupt 0 - Master port raw event:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INIT_MINTERRUPT_RAW_0_w" description="No action."/>
      <bitenum value="0" id="0" token="INIT_MINTERRUPT_RAW_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="INIT_MINTERRUPT_RAW_1_r" description="Event pending."/>
      <bitenum value="1" id="1" token="INIT_MINTERRUPT_RAW_1_w" description="Set event (used for debug)."/>
    </bitfield>
  </register>
  <register id="OCP_IRQSTATUS_RAW_1" acronym="OCP_IRQSTATUS_RAW_1" offset="0xFE28" width="32" description="Raw IRQ 1 Status. Slave port interrupt.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="TARGET_SINTERRUPT_RAW" width="1" begin="0" end="0" resetval="0" description="Interrupt 1- Slave port raw event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TARGET_SINTERRUPT_RAW_0_w" description="No action."/>
      <bitenum value="0" id="0" token="TARGET_SINTERRUPT_RAW_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="TARGET_SINTERRUPT_RAW_1_r" description="Event pending."/>
      <bitenum value="1" id="1" token="TARGET_SINTERRUPT_RAW_1_w" description="Set event (used for debug)."/>
    </bitfield>
  </register>
  <register id="OCP_IRQSTATUS_RAW_2" acronym="OCP_IRQSTATUS_RAW_2" offset="0xFE2C" width="32" description="Raw IRQ 2 Status. Core interrupt.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CORE_IRQ_RAW" width="1" begin="0" end="0" resetval="0" description="Interrupt 2 - Core raw event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CORE_IRQ_RAW_0_w" description="No action."/>
      <bitenum value="0" id="0" token="CORE_IRQ_RAW_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="CORE_IRQ_RAW_1_r" description="Event pending."/>
      <bitenum value="1" id="1" token="CORE_IRQ_RAW_1_w" description="Set event (used for debug)."/>
    </bitfield>
  </register>
  <register id="OCP_IRQSTATUS_0" acronym="OCP_IRQSTATUS_0" offset="0xFE30" width="32" description="Interrupt 0 Status event. Master port interrupt.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="INIT_MINTERRUPT_STATUS" width="1" begin="0" end="0" resetval="0" description="Interrupt 0 - Master port status event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INIT_MINTERRUPT_STATUS_0_w" description="No action."/>
      <bitenum value="0" id="0" token="INIT_MINTERRUPT_STATUS_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="INIT_MINTERRUPT_STATUS_1_r" description="Event pending and interrupt enabled."/>
      <bitenum value="1" id="1" token="INIT_MINTERRUPT_STATUS_1_w" description="Clear event."/>
    </bitfield>
  </register>
  <register id="OCP_IRQSTATUS_1" acronym="OCP_IRQSTATUS_1" offset="0xFE34" width="32" description="Interrupt 1 - slave port status event">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="TARGET_SINTERRUPT_STATUS" width="1" begin="0" end="0" resetval="0" description="Interrupt 1 - Slave port status event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TARGET_SINTERRUPT_STATUS_0_w" description="No action."/>
      <bitenum value="0" id="0" token="TARGET_SINTERRUPT_STATUS_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="TARGET_SINTERRUPT_STATUS_1_r" description="Event pending and interrupt enabled."/>
      <bitenum value="1" id="1" token="TARGET_SINTERRUPT_STATUS_1_w" description="Clear event."/>
    </bitfield>
  </register>
  <register id="OCP_IRQSTATUS_2" acronym="OCP_IRQSTATUS_2" offset="0xFE38" width="32" description="Interrupt 2 - Core status event">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CORE_IRQ_STATUS" width="1" begin="0" end="0" resetval="0" description="Interrupt 2 - Core status event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CORE_IRQ_STATUS_0_w" description="No action."/>
      <bitenum value="0" id="0" token="CORE_IRQ_STATUS_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="CORE_IRQ_STATUS_1_r" description="Event pending and interrupt enabled."/>
      <bitenum value="1" id="1" token="CORE_IRQ_STATUS_1_w" description="Clear event."/>
    </bitfield>
  </register>
  <register id="OCP_IRQENABLE_SET_0" acronym="OCP_IRQENABLE_SET_0" offset="0xFE3C" width="32" description="Enable Interrupt 0 - Master port">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="INIT_MINTERRUPT_ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable interrupt 0 - Master port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INIT_MINTERRUPT_ENABLE_0_w" description="No action."/>
      <bitenum value="0" id="0" token="INIT_MINTERRUPT_ENABLE_0_r" description="Interrupt is enabled."/>
      <bitenum value="1" id="1" token="INIT_MINTERRUPT_ENABLE_1_r" description="Interrupt is disabled."/>
      <bitenum value="1" id="1" token="INIT_MINTERRUPT_ENABLE_1_w" description="Enable interrupt."/>
    </bitfield>
  </register>
  <register id="OCP_IRQENABLE_SET_1" acronym="OCP_IRQENABLE_SET_1" offset="0xFE40" width="32" description="Enable Interrupt 1. Target port interrupt.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="TARGET_SINTERRUPT_ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable interrupt 1 - Slave port interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TARGET_SINTERRUPT_ENABLE_0_w" description="No action."/>
      <bitenum value="0" id="0" token="TARGET_SINTERRUPT_ENABLE_0_r" description="Interrupt is enabled."/>
      <bitenum value="1" id="1" token="TARGET_SINTERRUPT_ENABLE_1_r" description="Interrupt is disabled."/>
      <bitenum value="1" id="1" token="TARGET_SINTERRUPT_ENABLE_1_w" description="Enable interrupt."/>
    </bitfield>
  </register>
  <register id="OCP_IRQENABLE_SET_2" acronym="OCP_IRQENABLE_SET_2" offset="0xFE44" width="32" description="Enable Interrupt 2. Core interrupt.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CORE_IRQ_ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable interrupt 2 - Core interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CORE_IRQ_ENABLE_0_w" description="No action."/>
      <bitenum value="0" id="0" token="CORE_IRQ_ENABLE_0_r" description="Interrupt is enabled."/>
      <bitenum value="1" id="1" token="CORE_IRQ_ENABLE_1_r" description="Interrupt is disabled."/>
      <bitenum value="1" id="1" token="CORE_IRQ_ENABLE_1_w" description="Enable interrupt."/>
    </bitfield>
  </register>
  <register id="OCP_IRQENABLE_CLR_0" acronym="OCP_IRQENABLE_CLR_0" offset="0xFE48" width="32" description="Disable Interrupt 0 - Master port">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="INIT_MINTERRUPT_DISABLE" width="1" begin="0" end="0" resetval="0" description="Disable interrupt 0 - Master port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INIT_MINTERRUPT_DISABLE_0_w" description="No action."/>
      <bitenum value="0" id="0" token="INIT_MINTERRUPT_DISABLE_0_r" description="Interrupt is enabled."/>
      <bitenum value="1" id="1" token="INIT_MINTERRUPT_DISABLE_1_r" description="Interrupt is disabled."/>
      <bitenum value="1" id="1" token="INIT_MINTERRUPT_DISABLE_1_w" description="Disable interrupt."/>
    </bitfield>
  </register>
  <register id="OCP_IRQENABLE_CLR_1" acronym="OCP_IRQENABLE_CLR_1" offset="0xFE4C" width="32" description="Disable Interrupt 1 - slave port">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="TARGET_SINTERRUPT_DISABLE" width="1" begin="0" end="0" resetval="0" description="Disable interrupt 1 - Slave port" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TARGET_SINTERRUPT_DISABLE_0_w" description="No action."/>
      <bitenum value="0" id="0" token="TARGET_SINTERRUPT_DISABLE_0_r" description="Interrupt is enabled."/>
      <bitenum value="1" id="1" token="TARGET_SINTERRUPT_DISABLE_1_r" description="Interrupt is disabled."/>
      <bitenum value="1" id="1" token="TARGET_SINTERRUPT_DISABLE_1_w" description="Disable interrupt."/>
    </bitfield>
  </register>
  <register id="OCP_IRQENABLE_CLR_2" acronym="OCP_IRQENABLE_CLR_2" offset="0xFE50" width="32" description="Disable Interrupt 2 - Core interrupt">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CORE_IRQ_DISABLE" width="1" begin="0" end="0" resetval="0" description="Disable interrupt 2 - Core interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CORE_IRQ_DISABLE_0_w" description="No action."/>
      <bitenum value="0" id="0" token="CORE_IRQ_DISABLE_0_r" description="Interrupt is enabled."/>
      <bitenum value="1" id="1" token="CORE_IRQ_DISABLE_1_r" description="Interrupt is disabled."/>
      <bitenum value="1" id="1" token="CORE_IRQ_DISABLE_1_w" description="Disable interrupt."/>
    </bitfield>
  </register>
  <register id="OCP_PAGE_CONFIG" acronym="OCP_PAGE_CONFIG" offset="0xFF00" width="32" description="Configure memory pages..">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_PAGE_SIZE" width="2" begin="4" end="3" resetval="0x2" description="Defines the page size on OCP memory interface" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OCP_PAGE_SIZE_0" description="Page size is 4KB."/>
      <bitenum value="1" id="1" token="OCP_PAGE_SIZE_1" description="Page size is 2KB"/>
      <bitenum value="2" id="2" token="OCP_PAGE_SIZE_2" description="Page size is 1KB."/>
      <bitenum value="3" id="3" token="OCP_PAGE_SIZE_3" description="Page size is 512B."/>
    </bitfield>
    <bitfield id="MEM_PAGE_CHECK_EN" width="1" begin="2" end="2" resetval="1" description="Enable page boundary checking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MEM_PAGE_CHECK_EN_0" description="Page boundary checking disabled."/>
      <bitenum value="1" id="1" token="MEM_PAGE_CHECK_EN_1" description="Page boundary checking enabled."/>
    </bitfield>
    <bitfield id="MEM_PAGE_SIZE" width="2" begin="1" end="0" resetval="0x0" description="Defines the page size on internal memory interface" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MEM_PAGE_SIZE_0" description="Page size is 4KB."/>
      <bitenum value="1" id="1" token="MEM_PAGE_SIZE_1" description="Page size is 2KB"/>
      <bitenum value="2" id="2" token="MEM_PAGE_SIZE_2" description="Page size is 1KB."/>
      <bitenum value="3" id="3" token="MEM_PAGE_SIZE_3" description="Page size is 512B."/>
    </bitfield>
  </register>
  <register id="OCP_INTERRUPT_EVENT" acronym="OCP_INTERRUPT_EVENT" offset="0xFF04" width="32" description="Interrupt events">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="TARGET_INVALID_OCP_CMD" width="1" begin="10" end="10" resetval="0" description="Invalid command from OCP" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TARGET_INVALID_OCP_CMD_0_w" description="Clear the event."/>
      <bitenum value="0" id="0" token="TARGET_INVALID_OCP_CMD_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="TARGET_INVALID_OCP_CMD_1_r" description="Event pending."/>
      <bitenum value="1" id="1" token="TARGET_INVALID_OCP_CMD_1_w" description="Set event and interrupt if enabled (debug only)."/>
    </bitfield>
    <bitfield id="TARGET_CMD_FIFO_FULL" width="1" begin="9" end="9" resetval="0" description="Command FIFO full" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TARGET_CMD_FIFO_FULL_0_w" description="Write 0 to clear the event."/>
      <bitenum value="0" id="0" token="TARGET_CMD_FIFO_FULL_0_r" description="Read 0 implies no event pending."/>
      <bitenum value="1" id="1" token="TARGET_CMD_FIFO_FULL_1_r" description="Read 1 indicates event pending."/>
      <bitenum value="1" id="1" token="TARGET_CMD_FIFO_FULL_1_w" description="Write 1 to set event and interrupt if enabled (debug only)."/>
    </bitfield>
    <bitfield id="TARGET_RESP_FIFO_FULL" width="1" begin="8" end="8" resetval="0" description="Response FIFO full." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TARGET_RESP_FIFO_FULL_0_w" description="Clear the event."/>
      <bitenum value="0" id="0" token="TARGET_RESP_FIFO_FULL_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="TARGET_RESP_FIFO_FULL_1_r" description="Event pending."/>
      <bitenum value="1" id="1" token="TARGET_RESP_FIFO_FULL_1_w" description="Set event and interrupt if enabled (debug only)."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INIT_MEM_REQ_FIFO_OVERRUN" width="1" begin="5" end="5" resetval="0" description="Memory request FIFO overrun." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INIT_MEM_REQ_FIFO_OVERRUN_0_w" description="Clear the event."/>
      <bitenum value="0" id="0" token="INIT_MEM_REQ_FIFO_OVERRUN_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="INIT_MEM_REQ_FIFO_OVERRUN_1_r" description="Event pending."/>
      <bitenum value="1" id="1" token="INIT_MEM_REQ_FIFO_OVERRUN_1_w" description="Set event and interrupt if enabled (debug only)."/>
    </bitfield>
    <bitfield id="INIT_READ_TAG_FIFO_OVERRUN" width="1" begin="4" end="4" resetval="0" description="Read tag FIFO overrun." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INIT_READ_TAG_FIFO_OVERRUN_0_w" description="Clear the event."/>
      <bitenum value="0" id="0" token="INIT_READ_TAG_FIFO_OVERRUN_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="INIT_READ_TAG_FIFO_OVERRUN_1_r" description="Event pending."/>
      <bitenum value="1" id="1" token="INIT_READ_TAG_FIFO_OVERRUN_1_w" description="Set event and interrupt if enabled (debug only)."/>
    </bitfield>
    <bitfield id="INIT_PAGE_CROSS_ERROR" width="1" begin="3" end="3" resetval="0" description="Memory page had been crossed during a burst." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INIT_PAGE_CROSS_ERROR_0_w" description="Clear the event."/>
      <bitenum value="0" id="0" token="INIT_PAGE_CROSS_ERROR_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="INIT_PAGE_CROSS_ERROR_1_r" description="Event pending."/>
      <bitenum value="1" id="1" token="INIT_PAGE_CROSS_ERROR_1_w" description="Set event and interrupt if enabled (debug only)."/>
    </bitfield>
    <bitfield id="INIT_RESP_ERROR" width="1" begin="2" end="2" resetval="0" description="Receiving error response" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INIT_RESP_ERROR_0_w" description="Clear the event."/>
      <bitenum value="0" id="0" token="INIT_RESP_ERROR_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="INIT_RESP_ERROR_1_r" description="Event pending."/>
      <bitenum value="1" id="1" token="INIT_RESP_ERROR_1_w" description="Set event and interrupt if enabled (debug only)."/>
    </bitfield>
    <bitfield id="INIT_RESP_UNUSED_TAG" width="1" begin="1" end="1" resetval="0" description="Receiving response on an unused tag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INIT_RESP_UNUSED_TAG_0_w" description="Clear the event."/>
      <bitenum value="0" id="0" token="INIT_RESP_UNUSED_TAG_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="INIT_RESP_UNUSED_TAG_1_r" description="Event pending."/>
      <bitenum value="1" id="1" token="INIT_RESP_UNUSED_TAG_1_w" description="Set event and interrupt if enabled (debug only)."/>
    </bitfield>
    <bitfield id="INIT_RESP_UNEXPECTED" width="1" begin="0" end="0" resetval="0" description="Receiving response when not expected" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INIT_RESP_UNEXPECTED_0_w" description="Clear the event."/>
      <bitenum value="0" id="0" token="INIT_RESP_UNEXPECTED_0_r" description="No event pending."/>
      <bitenum value="1" id="1" token="INIT_RESP_UNEXPECTED_1_r" description="Event pending."/>
      <bitenum value="1" id="1" token="INIT_RESP_UNEXPECTED_1_w" description="Set event and interrupt if enabled (debug only)."/>
    </bitfield>
  </register>
  <register id="OCP_DEBUG_CONFIG" acronym="OCP_DEBUG_CONFIG" offset="0xFF08" width="32" description="Configuration of debug modes.">
    <bitfield id="CORE_INT_BYPASS" width="1" begin="31" end="31" resetval="0" description="Bypass OCP IPG interrupt logic." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CORE_INT_BYPASS_0" description="Don't Bypass."/>
      <bitenum value="1" id="1" token="CORE_INT_BYPASS_1" description="Bypass core interrupt to IO pin, ie disregard the interrupt enable setting in IPG register."/>
    </bitfield>
    <bitfield id="RESERVED" width="25" begin="30" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="SELECT_INIT_IDLE" width="1" begin="5" end="5" resetval="0" description="To select which idle the disconnect protocol should act on 0" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SELECT_INIT_IDLE_0" description="Whole SGX Idle."/>
      <bitenum value="1" id="1" token="SELECT_INIT_IDLE_1" description="OCP initiator idle only."/>
    </bitfield>
    <bitfield id="FORCE_PASS_DATA" width="1" begin="4" end="4" resetval="0" description="Forces the initiator to pass data independent of disconnect protocol" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FORCE_PASS_DATA_0" description="Normal mode. Don't force."/>
      <bitenum value="1" id="1" token="FORCE_PASS_DATA_1" description="Never fence request to OCP."/>
    </bitfield>
    <bitfield id="FORCE_INIT_IDLE" width="2" begin="3" end="2" resetval="0x0" description="Forces the OCP master port to idle." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FORCE_INIT_IDLE_0" description="Normal mode - no force."/>
      <bitenum value="1" id="1" token="FORCE_INIT_IDLE_1" description="Force port to be always idle."/>
      <bitenum value="2" id="2" token="FORCE_INIT_IDLE_2" description="Forces target port to never be in idle mode."/>
      <bitenum value="3" id="3" token="FORCE_INIT_IDLE_3" description="Normal mode. No force."/>
    </bitfield>
    <bitfield id="FORCE_TARGET_IDLE" width="2" begin="1" end="0" resetval="0x0" description="Forces the OCP target port to idle." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FORCE_TARGET_IDLE_0" description="Normal mode - no force."/>
      <bitenum value="1" id="1" token="FORCE_TARGET_IDLE_1" description="Force port to be always idle."/>
      <bitenum value="2" id="2" token="FORCE_TARGET_IDLE_2" description="Forces target port to never be in idle mode."/>
      <bitenum value="3" id="3" token="FORCE_TARGET_IDLE_3" description="Normal mode. No force."/>
    </bitfield>
  </register>
  <register id="OCP_DEBUG_STATUS" acronym="OCP_DEBUG_STATUS" offset="0xFF0C" width="32" description="Status of debug.">
    <bitfield id="CMD_DEBUG_STATE" width="1" begin="31" end="31" resetval="&#8211;" description="Target command state-machine" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CMD_DEBUG_STATE_0" description="Idle"/>
      <bitenum value="1" id="1" token="CMD_DEBUG_STATE_1" description="Accept command."/>
    </bitfield>
    <bitfield id="CMD_RESP_DEBUG_STATE" width="1" begin="30" end="30" resetval="&#8211;" description="Target response state-machine" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CMD_RESP_DEBUG_STATE_0" description="Send accept."/>
      <bitenum value="1" id="1" token="CMD_RESP_DEBUG_STATE_1" description="Wait accept."/>
    </bitfield>
    <bitfield id="TARGET_IDLE" width="1" begin="29" end="29" resetval="&#8211;" description="Target idle" range="" rwaccess="R"/>
    <bitfield id="RESP_FIFO_FULL" width="1" begin="28" end="28" resetval="&#8211;" description="Target response FIFO full" range="" rwaccess="R"/>
    <bitfield id="CMD_FIFO_FULL" width="1" begin="27" end="27" resetval="&#8211;" description="Target command FIFO full" range="" rwaccess="R"/>
    <bitfield id="RESP_ERROR" width="1" begin="26" end="26" resetval="&#8211;" description="Respond to OCP with error, which could be caused by either address misalignment or invalid byte enable." range="" rwaccess="R"/>
    <bitfield id="WHICH_TARGET_REGISTER" width="5" begin="25" end="21" resetval="0bxxxxx" description="Indicates which OCP target registers to read" range="" rwaccess="RW"/>
    <bitfield id="TARGET_CMD_OUT" width="3" begin="20" end="18" resetval="0bxxx" description="Command received from OCP" range="" rwaccess="R">
      <bitenum value="0" id="0" token="TARGET_CMD_OUT_0_r" description="Command WRSYS received"/>
      <bitenum value="1" id="1" token="TARGET_CMD_OUT_1_r" description="Command RDSYS received"/>
      <bitenum value="2" id="2" token="TARGET_CMD_OUT_2_r" description="Command WR_ERROR received"/>
      <bitenum value="3" id="3" token="TARGET_CMD_OUT_3_r" description="Command RD_ERROR received"/>
      <bitenum value="4" id="4" token="TARGET_CMD_OUT_4_r" description="Command CHK_WRADDR_PAGE received. Not used."/>
      <bitenum value="5" id="5" token="TARGET_CMD_OUT_5_r" description="Command CHK_RDADDR_PAGE received. Not used."/>
      <bitenum value="6" id="6" token="TARGET_CMD_OUT_6_r" description="Command TARGET_REG_WRITE received."/>
      <bitenum value="7" id="7" token="TARGET_CMD_OUT_7_r" description="Command TARGET_REG_READ received"/>
    </bitfield>
    <bitfield id="INIT_MSTANDBY" width="1" begin="17" end="17" resetval="&#8211;" description="Status of init_MStandby signal" range="" rwaccess="R"/>
    <bitfield id="INIT_MWAIT" width="1" begin="16" end="16" resetval="&#8211;" description="Status of init_MWait signal" range="" rwaccess="R"/>
    <bitfield id="INIT_MDISCREQ" width="2" begin="15" end="14" resetval="0bxx" description="Disconnect status of the OCP interface" range="" rwaccess="R">
      <bitenum value="0" id="0" token="INIT_MDISCREQ_0_r" description="State is FUNCT"/>
      <bitenum value="1" id="1" token="INIT_MDISCREQ_1_r" description="State is SLEEP TRANS"/>
      <bitenum value="2" id="2" token="INIT_MDISCREQ_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="INIT_MDISCREQ_3_r" description="State is IDLE."/>
    </bitfield>
    <bitfield id="INIT_MDISCACK" width="1" begin="13" end="13" resetval="&#8211;" description="Memory request FIFO full" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INIT_MDISCACK_0_w" description="Clear the event."/>
      <bitenum value="0" id="0" token="INIT_MDISCACK_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="INIT_MDISCACK_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="INIT_MDISCACK_1_w" description="Set the event and interrupt if enabled (debug only)"/>
    </bitfield>
    <bitfield id="INIT_SCONNECT2" width="1" begin="12" end="12" resetval="&#8211;" description="Defines whether to wait in M_WAIT state for MConnect FSM" range="" rwaccess="R">
      <bitenum value="0" id="0" token="INIT_SCONNECT2_0_r" description="Skip M_WAIT state."/>
      <bitenum value="1" id="1" token="INIT_SCONNECT2_1_r" description="Wait in M_WAIT state."/>
    </bitfield>
    <bitfield id="INIT_SCONNECT1" width="1" begin="11" end="11" resetval="&#8211;" description="Defines the busy-ness state of the slave" range="" rwaccess="R">
      <bitenum value="0" id="0" token="INIT_SCONNECT1_0_r" description="Slave is drained."/>
      <bitenum value="1" id="1" token="INIT_SCONNECT1_1_r" description="Slave is loaded."/>
    </bitfield>
    <bitfield id="INIT_SCONNECT0" width="1" begin="10" end="10" resetval="&#8211;" description="Disconnect from slave" range="" rwaccess="R">
      <bitenum value="0" id="0" token="INIT_SCONNECT0_0_r" description="Disconnect request from slave."/>
      <bitenum value="1" id="1" token="INIT_SCONNECT0_1_r" description="Connect request from slave."/>
    </bitfield>
    <bitfield id="INIT_MCONNECT" width="2" begin="9" end="8" resetval="0bxx" description="Initiator MConnect state" range="" rwaccess="R">
      <bitenum value="0" id="0" token="INIT_MCONNECT_0_r" description="State is M_OFF."/>
      <bitenum value="1" id="1" token="INIT_MCONNECT_1_r" description="State is M_WAIT."/>
      <bitenum value="2" id="2" token="INIT_MCONNECT_2_r" description="State is M_DISC."/>
      <bitenum value="3" id="3" token="INIT_MCONNECT_3_r" description="State is M_CON."/>
    </bitfield>
    <bitfield id="TARGET_SIDLEACK" width="2" begin="7" end="6" resetval="0bxx" description="Acknowledge the SIdleAck state machine" range="" rwaccess="R">
      <bitenum value="0" id="0" token="TARGET_SIDLEACK_0_r" description="State is FUNCT."/>
      <bitenum value="1" id="1" token="TARGET_SIDLEACK_1_r" description="State is SLEEP TRANS."/>
      <bitenum value="2" id="2" token="TARGET_SIDLEACK_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="TARGET_SIDLEACK_3_r" description="State is IDLE."/>
    </bitfield>
    <bitfield id="TARGET_SDISCACK" width="2" begin="5" end="4" resetval="0bxx" description="Acknowledge the SDiscAck state-machine" range="" rwaccess="R">
      <bitenum value="0" id="0" token="TARGET_SDISCACK_0_r" description="State is FUNCT."/>
      <bitenum value="1" id="1" token="TARGET_SDISCACK_1_r" description="State is TRANS."/>
      <bitenum value="2" id="2" token="TARGET_SDISCACK_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="TARGET_SDISCACK_3_r" description="State is IDLE."/>
    </bitfield>
    <bitfield id="TARGET_SIDLEREQ" width="1" begin="3" end="3" resetval="&#8211;" description="Request the target to go idle." range="" rwaccess="R">
      <bitenum value="0" id="0" token="TARGET_SIDLEREQ_0_r" description="Don't go idle, or go active."/>
      <bitenum value="1" id="1" token="TARGET_SIDLEREQ_1_r" description="Go idle."/>
    </bitfield>
    <bitfield id="TARGET_SCONNECT" width="1" begin="2" end="2" resetval="&#8211;" description="Target SConnect state" range="" rwaccess="R">
      <bitenum value="0" id="0" token="TARGET_SCONNECT_0_r" description="Disconnect interface."/>
      <bitenum value="1" id="1" token="TARGET_SCONNECT_1_r" description="Connect OCP interface."/>
    </bitfield>
    <bitfield id="TARGET_MCONNECT" width="2" begin="1" end="0" resetval="0bxx" description="Target MConnect state" range="" rwaccess="R">
      <bitenum value="0" id="0" token="TARGET_MCONNECT_0_r" description="Target is in M_OFF state."/>
      <bitenum value="1" id="1" token="TARGET_MCONNECT_1_r" description="Target is in M_WAIT disconnect state."/>
      <bitenum value="2" id="2" token="TARGET_MCONNECT_2_r" description="Target is in M_DISC state."/>
      <bitenum value="3" id="3" token="TARGET_MCONNECT_3_r" description="Target is in M_CON state."/>
    </bitfield>
  </register>
</module>
