Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b5319ea4d1204568bed12873f350a247 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot parallel_ntt_0_butterfly_tb_func_synth xil_defaultlib.parallel_ntt_0_butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module unisims_ver.DSP48E2(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.DSP48E2(A_INPUT="CASCADE",BCASCR...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module unisims_ver.DSP48E2(ACASCREG=2,AMULTSEL="AD"...
Compiling module unisims_ver.DSP48E2(ACASCREG=2,AREG=2,A_INPU...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_dsp_59
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_32x32__5
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module unisims_ver.DSP48E2(ACASCREG=2,AREG=2,BCASCR...
Compiling module unisims_ver.DSP48E2(ACASCREG=2,AMULTSEL="AD"...
Compiling module unisims_ver.DSP48E2(ACASCREG=2,AREG=2,B_INPU...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_dsp__parameterize...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_64x33__4
Compiling module xil_defaultlib.parallel_ntt_0_Barret_reduce__xd...
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module xil_defaultlib.parallel_ntt_0_mem_dp_58
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_dsp_77
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_32x32__4
Compiling module unisims_ver.RAMB18E2(CLOCK_DOMAINS="COMMON",...
Compiling module xil_defaultlib.parallel_ntt_0_mem_sp
Compiling module xil_defaultlib.parallel_ntt_0_NTT_processor
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_dsp_35
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_32x32__7
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_dsp__parameterize...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_64x33__5
Compiling module xil_defaultlib.parallel_ntt_0_Barret_reduce__xd...
Compiling module xil_defaultlib.parallel_ntt_0_mem_dp_34
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_dsp_53
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_32x32__6
Compiling module unisims_ver.RAMB18E2(CLOCK_DOMAINS="COMMON",...
Compiling module xil_defaultlib.parallel_ntt_0_mem_sp__parameter...
Compiling module xil_defaultlib.parallel_ntt_0_NTT_processor__pa...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_dsp_11
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_32x32__9
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_dsp__parameterize...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_64x33__6
Compiling module xil_defaultlib.parallel_ntt_0_Barret_reduce__xd...
Compiling module xil_defaultlib.parallel_ntt_0_mem_dp_10
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_dsp_29
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_32x32__8
Compiling module unisims_ver.RAMB18E2(CLOCK_DOMAINS="COMMON",...
Compiling module xil_defaultlib.parallel_ntt_0_mem_sp__parameter...
Compiling module xil_defaultlib.parallel_ntt_0_NTT_processor__pa...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_dsp
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_32x32
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_dsp__parameterize...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_64x33
Compiling module xil_defaultlib.parallel_ntt_0_Barret_reduce
Compiling module xil_defaultlib.parallel_ntt_0_mem_dp
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_delay_line__param...
Compiling module xil_defaultlib.parallel_ntt_0_dsp_5
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_v12_0_14...
Compiling module xil_defaultlib.parallel_ntt_0_mult_gen_32x32__1...
Compiling module unisims_ver.RAMB18E2(CLOCK_DOMAINS="COMMON",...
Compiling module xil_defaultlib.parallel_ntt_0_mem_sp__parameter...
Compiling module xil_defaultlib.parallel_ntt_0_NTT_processor__pa...
Compiling module xil_defaultlib.parallel_ntt_0_parallel_NTT_top
Compiling module xil_defaultlib.parallel_ntt_0_parallel_ntt_v1_0...
Compiling module xil_defaultlib.parallel_ntt_0_parallel_ntt_v1_0...
Compiling module xil_defaultlib.parallel_ntt_0_parallel_ntt_v1_0
Compiling module xil_defaultlib.parallel_ntt_0
Compiling module xil_defaultlib.parallel_ntt_0_wrapper
Compiling module xil_defaultlib.parallel_ntt_0_butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot parallel_ntt_0_butterfly_tb_func_synth
