Yun-Chih Chang , Yao-Wen Chang , Guang-Ming Wu , Shu-Wei Wu, B*-Trees: a new representation for non-slicing floorplans, Proceedings of the 37th Annual Design Automation Conference, p.458-463, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337541]
Hung-Ming Chen , Li-Da Huang , I-Min Liu , M. D.F. Wong, Simultaneous power supply planning and noise avoidance in floorplan design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.4, p.578-587, November 2006[doi>10.1109/TCAD.2005.844088]
De-Shiuan Chiou , Shih-Hsin Chen , Shih-Chieh Chang , Chingwei Yeh, Timing driven power gating, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146945]
R. Dutta , M. Marek-Sadowska, Automatic sizing of power/ground (P/G) networks in VLSI, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.783-786, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74529]
Jingjing Fu , Zuying Luo , Xianlong Hong , Yici Cai , Sheldon X.-D. Tan , Zhu Pan, VLSI on-chip power/ground network optimization considering decap leakage currents, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1121005]
Pei-Ning Guo , Chung-Kuan Cheng , Takeshi Yoshimura, An O-tree representation of non-slicing floorplan and its applications, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.268-273, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309928]
Hailin Jiang , Malgorzata Marek-Sadowska , Sani R. Nassif, Benefits and Costs of Power-Gating Technique, Proceedings of the 2005 International Conference on Computer Design, p.559-566, October 02-05, 2005[doi>10.1109/ICCD.2005.34]
Xianlong Hong , Gang Huang , Yici Cai , Jiangchun Gu , Sheqin Dong , Chung Kuan Cheng , Jun Gu, Corner block list: an effective and efficient topological representation of non-slicing floorplan, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Andrew B. Kahng , Bao Liu , Sheldon X.-D. Tan, Efficient decoupling capacitor planning via convex programming methods, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA[doi>10.1145/1123008.1123028]
Kirkpatrick, S., Gelatt, C., and Vecchi, M. 1983. Optimization by simulated annealing. Science. 671--680.
Jai-Ming Lin , Yao-Wen Chang, TCG: a transitive closure graph-based representation for non-slicing floorplans, Proceedings of the 38th annual Design Automation Conference, p.764-769, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379062]
T. Mitsuhashi , E. S. Kuh, Power and ground network topology optimization for cell based VLSIs, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.524-529, June 08-12, 1992, Anaheim, California, USA
Hiroshi Murata , Kunihiro Fujiyoshi , Shigetoshi Nakatake , Yoji Kajitani, Rectangle-packing-based module placement, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.472-479, November 05-09, 1995, San Jose, California, USA
J. Singh , S. S. Sapatnekar, Congestion-aware topology optimization of structured power/ground networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.5, p.683-695, November 2006[doi>10.1109/TCAD.2005.846369]
Haihua Su , Sachin S. Sapatnekar , Sani R. Nassif, An algorithm for optimal decoupling capacitor sizing and placement for standard cell layouts, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA[doi>10.1145/505388.505405]
X.-D. Sheldon Tan , C.-J. Richard Shi, Fast power/ground network optimization based on equivalent circuit modeling, Proceedings of the 38th annual Design Automation Conference, p.550-554, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379021]
Wen, S.-J. and Yan, J.-T. 2002. Double-bound list: A new placement representation with application to simulated-annealing-based floorplan. Unpublished.
Yan, J.-T., Lin, K.-P., and Chen, Y.-H. 2005. Decoupling capacitance allocation in noise-aware floorplanning based on DBL representation. In Proceedings of the International Symposium on Circuits and Systems. 23--26.
Yan, J.-T., Lu, C.-H., and Wu, C.-W. 2004. Simultaneous wiring and buffer block planning with optimal wire-sizing for interconnect-driven floorplanning. In Proceedings of the IEEE Midwest Symposium on Circuits and Systems. IEEE Computer Society Press, Los Alamitos, CA, 25--28.
Chao-Yang Yeh , M. Marek-Sadowska, Timing-aware power noise reduction in layout, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.627-634, November 06-10, 2005, San Jose, CA
Shiyou Zhao , K. Roy , Cheng-Kok Koh, Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.1, p.81-92, November 2006[doi>10.1109/43.974140]
