Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,1159
design__instance__area,9.7186E+6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_5v00,599
design__max_fanout_violation__count__corner:nom_tt_025C_5v00,115
design__max_cap_violation__count__corner:nom_tt_025C_5v00,453
power__internal__total,0.055094312876462936
power__switching__total,0.028842763975262642
power__leakage__total,0.000008572956176067237
power__total,0.08394565433263779
clock__skew__worst_hold__corner:nom_tt_025C_5v00,-2.7015634938231075
clock__skew__worst_setup__corner:nom_tt_025C_5v00,2.7015634938231075
timing__hold__ws__corner:nom_tt_025C_5v00,0.5613358825534998
timing__setup__ws__corner:nom_tt_025C_5v00,32.98361854778605
timing__hold__tns__corner:nom_tt_025C_5v00,0.0
timing__setup__tns__corner:nom_tt_025C_5v00,0.0
timing__hold__wns__corner:nom_tt_025C_5v00,0
timing__setup__wns__corner:nom_tt_025C_5v00,0.0
timing__hold_vio__count__corner:nom_tt_025C_5v00,0
timing__hold_r2r__ws__corner:nom_tt_025C_5v00,0.561336
timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00,0
timing__setup_vio__count__corner:nom_tt_025C_5v00,0
timing__setup_r2r__ws__corner:nom_tt_025C_5v00,86.526642
timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00,0
design__max_slew_violation__count__corner:nom_ss_125C_4v50,879
design__max_fanout_violation__count__corner:nom_ss_125C_4v50,115
design__max_cap_violation__count__corner:nom_ss_125C_4v50,456
clock__skew__worst_hold__corner:nom_ss_125C_4v50,-2.667034224513081
clock__skew__worst_setup__corner:nom_ss_125C_4v50,2.667034224513081
timing__hold__ws__corner:nom_ss_125C_4v50,1.305644074256603
timing__setup__ws__corner:nom_ss_125C_4v50,3.4586023912650314
timing__hold__tns__corner:nom_ss_125C_4v50,0.0
timing__setup__tns__corner:nom_ss_125C_4v50,0.0
timing__hold__wns__corner:nom_ss_125C_4v50,0
timing__setup__wns__corner:nom_ss_125C_4v50,0.0
timing__hold_vio__count__corner:nom_ss_125C_4v50,0
timing__hold_r2r__ws__corner:nom_ss_125C_4v50,1.305644
timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50,0
timing__setup_vio__count__corner:nom_ss_125C_4v50,0
timing__setup_r2r__ws__corner:nom_ss_125C_4v50,83.613319
timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50,0
design__max_slew_violation__count__corner:nom_ff_n40C_5v50,548
design__max_fanout_violation__count__corner:nom_ff_n40C_5v50,115
design__max_cap_violation__count__corner:nom_ff_n40C_5v50,453
clock__skew__worst_hold__corner:nom_ff_n40C_5v50,-2.569927898784073
clock__skew__worst_setup__corner:nom_ff_n40C_5v50,2.569927898784073
timing__hold__ws__corner:nom_ff_n40C_5v50,0.23401592437338178
timing__setup__ws__corner:nom_ff_n40C_5v50,46.48567529150849
timing__hold__tns__corner:nom_ff_n40C_5v50,0.0
timing__setup__tns__corner:nom_ff_n40C_5v50,0.0
timing__hold__wns__corner:nom_ff_n40C_5v50,0
timing__setup__wns__corner:nom_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:nom_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:nom_ff_n40C_5v50,0.234016
timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50,0
timing__setup_vio__count__corner:nom_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:nom_ff_n40C_5v50,87.801247
timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50,0
design__max_slew_violation__count__corner:min_tt_025C_5v00,593
design__max_fanout_violation__count__corner:min_tt_025C_5v00,115
design__max_cap_violation__count__corner:min_tt_025C_5v00,417
clock__skew__worst_hold__corner:min_tt_025C_5v00,-2.268288954202078
clock__skew__worst_setup__corner:min_tt_025C_5v00,2.268288954202078
timing__hold__ws__corner:min_tt_025C_5v00,0.5602949374161712
timing__setup__ws__corner:min_tt_025C_5v00,34.76594399657429
timing__hold__tns__corner:min_tt_025C_5v00,0.0
timing__setup__tns__corner:min_tt_025C_5v00,0.0
timing__hold__wns__corner:min_tt_025C_5v00,0
timing__setup__wns__corner:min_tt_025C_5v00,0.0
timing__hold_vio__count__corner:min_tt_025C_5v00,0
timing__hold_r2r__ws__corner:min_tt_025C_5v00,0.560295
timing__hold_r2r_vio__count__corner:min_tt_025C_5v00,0
timing__setup_vio__count__corner:min_tt_025C_5v00,0
timing__setup_r2r__ws__corner:min_tt_025C_5v00,86.553680
timing__setup_r2r_vio__count__corner:min_tt_025C_5v00,0
design__max_slew_violation__count__corner:min_ss_125C_4v50,786
design__max_fanout_violation__count__corner:min_ss_125C_4v50,115
design__max_cap_violation__count__corner:min_ss_125C_4v50,419
clock__skew__worst_hold__corner:min_ss_125C_4v50,-2.202027511549373
clock__skew__worst_setup__corner:min_ss_125C_4v50,2.202027511549373
timing__hold__ws__corner:min_ss_125C_4v50,1.3032699732736004
timing__setup__ws__corner:min_ss_125C_4v50,6.640448379124298
timing__hold__tns__corner:min_ss_125C_4v50,0.0
timing__setup__tns__corner:min_ss_125C_4v50,0.0
timing__hold__wns__corner:min_ss_125C_4v50,0
timing__setup__wns__corner:min_ss_125C_4v50,0.0
timing__hold_vio__count__corner:min_ss_125C_4v50,0
timing__hold_r2r__ws__corner:min_ss_125C_4v50,1.303270
timing__hold_r2r_vio__count__corner:min_ss_125C_4v50,0
timing__setup_vio__count__corner:min_ss_125C_4v50,0
timing__setup_r2r__ws__corner:min_ss_125C_4v50,83.660645
timing__setup_r2r_vio__count__corner:min_ss_125C_4v50,0
design__max_slew_violation__count__corner:min_ff_n40C_5v50,513
design__max_fanout_violation__count__corner:min_ff_n40C_5v50,115
design__max_cap_violation__count__corner:min_ff_n40C_5v50,417
clock__skew__worst_hold__corner:min_ff_n40C_5v50,-2.193117083346332
clock__skew__worst_setup__corner:min_ff_n40C_5v50,2.193117083346332
timing__hold__ws__corner:min_ff_n40C_5v50,0.2336393367127783
timing__setup__ws__corner:min_ff_n40C_5v50,47.626011149526065
timing__hold__tns__corner:min_ff_n40C_5v50,0.0
timing__setup__tns__corner:min_ff_n40C_5v50,0.0
timing__hold__wns__corner:min_ff_n40C_5v50,0
timing__setup__wns__corner:min_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:min_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:min_ff_n40C_5v50,0.233639
timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50,0
timing__setup_vio__count__corner:min_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:min_ff_n40C_5v50,87.819221
timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50,0
design__max_slew_violation__count__corner:max_tt_025C_5v00,620
design__max_fanout_violation__count__corner:max_tt_025C_5v00,115
design__max_cap_violation__count__corner:max_tt_025C_5v00,495
clock__skew__worst_hold__corner:max_tt_025C_5v00,-3.15007540079885
clock__skew__worst_setup__corner:max_tt_025C_5v00,3.15007540079885
timing__hold__ws__corner:max_tt_025C_5v00,0.5625309266510043
timing__setup__ws__corner:max_tt_025C_5v00,30.92827059777407
timing__hold__tns__corner:max_tt_025C_5v00,0.0
timing__setup__tns__corner:max_tt_025C_5v00,0.0
timing__hold__wns__corner:max_tt_025C_5v00,0
timing__setup__wns__corner:max_tt_025C_5v00,0.0
timing__hold_vio__count__corner:max_tt_025C_5v00,0
timing__hold_r2r__ws__corner:max_tt_025C_5v00,0.562531
timing__hold_r2r_vio__count__corner:max_tt_025C_5v00,0
timing__setup_vio__count__corner:max_tt_025C_5v00,0
timing__setup_r2r__ws__corner:max_tt_025C_5v00,86.494003
timing__setup_r2r_vio__count__corner:max_tt_025C_5v00,0
design__max_slew_violation__count__corner:max_ss_125C_4v50,1019
design__max_fanout_violation__count__corner:max_ss_125C_4v50,115
design__max_cap_violation__count__corner:max_ss_125C_4v50,496
clock__skew__worst_hold__corner:max_ss_125C_4v50,-3.199865796236988
clock__skew__worst_setup__corner:max_ss_125C_4v50,3.199865796236988
timing__hold__ws__corner:max_ss_125C_4v50,1.3081713860213369
timing__setup__ws__corner:max_ss_125C_4v50,-0.2035420778424014
timing__hold__tns__corner:max_ss_125C_4v50,0.0
timing__setup__tns__corner:max_ss_125C_4v50,-0.2035420778424014
timing__hold__wns__corner:max_ss_125C_4v50,0
timing__setup__wns__corner:max_ss_125C_4v50,-0.2035420778424014
timing__hold_vio__count__corner:max_ss_125C_4v50,0
timing__hold_r2r__ws__corner:max_ss_125C_4v50,1.308171
timing__hold_r2r_vio__count__corner:max_ss_125C_4v50,0
timing__setup_vio__count__corner:max_ss_125C_4v50,1
timing__setup_r2r__ws__corner:max_ss_125C_4v50,83.555351
timing__setup_r2r_vio__count__corner:max_ss_125C_4v50,0
design__max_slew_violation__count__corner:max_ff_n40C_5v50,572
design__max_fanout_violation__count__corner:max_ff_n40C_5v50,115
design__max_cap_violation__count__corner:max_ff_n40C_5v50,495
clock__skew__worst_hold__corner:max_ff_n40C_5v50,-2.9731962178253193
clock__skew__worst_setup__corner:max_ff_n40C_5v50,2.9731962178253193
timing__hold__ws__corner:max_ff_n40C_5v50,0.10686651865913033
timing__setup__ws__corner:max_ff_n40C_5v50,45.15726231872972
timing__hold__tns__corner:max_ff_n40C_5v50,0.0
timing__setup__tns__corner:max_ff_n40C_5v50,0.0
timing__hold__wns__corner:max_ff_n40C_5v50,0
timing__setup__wns__corner:max_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:max_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:max_ff_n40C_5v50,0.106867
timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50,0
timing__setup_vio__count__corner:max_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:max_ff_n40C_5v50,87.779503
timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50,0
design__max_slew_violation__count,1019
design__max_fanout_violation__count,115
design__max_cap_violation__count,496
clock__skew__worst_hold,-2.193117083346332
clock__skew__worst_setup,2.193117083346332
timing__hold__ws,0.10686651865913033
timing__setup__ws,-0.2035420778424014
timing__hold__tns,0.0
timing__setup__tns,-0.2035420778424014
timing__hold__wns,0
timing__setup__wns,-0.2035420778424014
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106867
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1
timing__setup_r2r__ws,83.555351
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 3932.0 5122.0
design__core__bbox,442.4 442.96 3489.92 4676.56
design__io,58
design__die__area,2.01397E+7
design__core__area,1.2902E+7
design__instance__count__stdcell,4
design__instance__area__stdcell,504100
design__instance__count__macros,19
design__instance__area__macros,3.9435E+6
design__instance__count__padcells,1136
design__instance__area__padcells,5.271E+6
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.344722
design__instance__utilization__stdcell,0.0562707
design__rows,3129
design__rows:GF018hv5v_mcu_sc7,3129
design__sites,3943473
design__sites:GF018hv5v_mcu_sc7,3943473
design__instance__count__class:macro,19
design__instance__area__class:macro,3.9435E+6
design__instance__count__class:input_pad,2
design__instance__area__class:input_pad,52500
design__instance__count__class:input_output_pad,54
design__instance__area__class:input_output_pad,1.4175E+6
design__instance__count__class:power_pad,18
design__instance__area__class:power_pad,472500
flow__warnings__count,2
flow__errors__count,0
flow__warnings__count:IFP-0028,1
flow__warnings__count:ODB-0220,30
flow__warnings__count:ORD-2001,1
flow__warnings__count:ORD-2011,1
flow__warnings__count:STA-0366,1
flow__warnings__type_count,2
flow__warnings__count:ODB-0186,17
flow__warnings__count:ORD-0039,1
design__instance__count__class:pad_spacer,1062
design__instance__area__class:pad_spacer,3.3285E+6
design__instance__count__class:endcap_cell,4
design__instance__area__class:endcap_cell,504100
flow__warnings__count:PAD-0033,2
flow__warnings__count:PDN-0231,3
design__power_grid_violation__count__net:VSS,0
design__power_grid_violation__count__net:VDD,0
design__power_grid_violation__count,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.68746E+6
design__violations,0
global_route__vias,4511
global_route__wirelength,1794004
antenna__violating__nets,229
antenna__violating__pins,261
route__net,669
route__net__special,58
route__drc_errors__iter:0,104
route__wirelength__iter:0,1765429
route__drc_errors__iter:1,43
route__wirelength__iter:1,1765413
route__drc_errors__iter:2,7
route__wirelength__iter:2,1765421
route__drc_errors__iter:3,0
route__wirelength__iter:3,1765424
route__drc_errors,0
route__wirelength,1765424
route__vias,3835
route__vias__singlecut,3835
route__vias__multicut,0
flow__warnings__count:DRT-0349,8
route__antenna_violation__count,229
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,9838.65
timing__unannotated_net__count__corner:nom_tt_025C_5v00,4841
timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00,0
timing__unannotated_net__count__corner:nom_ss_125C_4v50,4841
timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50,0
timing__unannotated_net__count__corner:nom_ff_n40C_5v50,4841
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50,0
timing__unannotated_net__count__corner:min_tt_025C_5v00,4841
timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00,0
timing__unannotated_net__count__corner:min_ss_125C_4v50,4841
timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50,0
timing__unannotated_net__count__corner:min_ff_n40C_5v50,4841
timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50,0
timing__unannotated_net__count__corner:max_tt_025C_5v00,4841
timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00,0
timing__unannotated_net__count__corner:max_ss_125C_4v50,4841
timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50,0
timing__unannotated_net__count__corner:max_ff_n40C_5v50,4841
timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50,0
timing__unannotated_net__count,4841
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00,5
design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00,5
design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00,0.00000428675
design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00,0.00000220441
design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00,1.82282E-7
design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00,0.00000220441
design_powergrid__voltage__worst,0.00000220441
design_powergrid__voltage__worst__net:VDD,5
design_powergrid__drop__worst,0.00000428675
design_powergrid__drop__worst__net:VDD,0.00000428675
design_powergrid__voltage__worst__net:VSS,0.00000220441
design_powergrid__drop__worst__net:VSS,0.00000220441
ir__voltage__worst,5
ir__drop__avg,3.0999999999999999655982650670349443089435226283967494964599609375E-7
ir__drop__worst,0.000004289999999999999583523251078798210755849140696227550506591796875
design__xor_difference__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
