Create testbenches for each individual module and check that outputs are correct when fed a specific instruction - test bne and addi, use gtkwave as well
Create a top level SystemVerilog file and test with the program given
