# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../logic-analyzer.srcs/sources_1/new/util.vhd" \
"../../../../logic-analyzer.srcs/sources_1/new/trigger_controller.vhd" \
"../../../../logic-analyzer.srcs/sim_1/new/trigger_controller_tb.vhd" \

# Do not sort compile order
nosort
