Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Jan 26 11:52:07 2024
| Host         : PXFNB78001111 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.472        0.000                      0                 7648        0.044        0.000                      0                 7632        1.100        0.000                       0                  4290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_p                                                                                   {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0                                                                        {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0                                                                        {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0                                                                        {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.179        0.000                      0                  928        0.044        0.000                      0                  928       15.732        0.000                       0                   483  
sys_clk_p                                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                              1.168        0.000                      0                 5551        0.067        0.000                      0                 5551        1.732        0.000                       0                  3556  
  clk_out2_clk_wiz_0                                                                              5.079        0.000                      0                  531        0.108        0.000                      0                  531        4.600        0.000                       0                   247  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.314        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               32.338        0.000                      0                    8                                                                        
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                1.963        0.000                      0                  121        0.121        0.000                      0                  121  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                                0.472        0.000                      0                  229        0.138        0.000                      0                  229  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                3.446        0.000                      0                   91        0.233        0.000                      0                   91  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                1.536        0.000                      0                  318        0.343        0.000                      0                  318  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                                7.130        0.000                      0                   93        0.736        0.000                      0                   93  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.949        0.000                      0                  100        0.280        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.459ns (14.376%)  route 2.734ns (85.624%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 36.744 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.899     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT5 (Prop_lut5_I3_O)        0.043     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.355     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X42Y292        LUT4 (Prop_lut4_I1_O)        0.043     6.810 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.357     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y291        LUT5 (Prop_lut5_I4_O)        0.043     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.503     7.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.487    37.231    
                         clock uncertainty           -0.035    37.196    
    SLICE_X41Y292        FDRE (Setup_fdre_C_R)       -0.304    36.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                 29.179    

Slack (MET) :             29.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.459ns (14.376%)  route 2.734ns (85.624%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 36.744 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.899     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT5 (Prop_lut5_I3_O)        0.043     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.355     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X42Y292        LUT4 (Prop_lut4_I1_O)        0.043     6.810 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.357     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y291        LUT5 (Prop_lut5_I4_O)        0.043     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.503     7.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.487    37.231    
                         clock uncertainty           -0.035    37.196    
    SLICE_X41Y292        FDRE (Setup_fdre_C_R)       -0.304    36.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                 29.179    

Slack (MET) :             29.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.459ns (14.376%)  route 2.734ns (85.624%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 36.744 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.899     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT5 (Prop_lut5_I3_O)        0.043     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.355     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X42Y292        LUT4 (Prop_lut4_I1_O)        0.043     6.810 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.357     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y291        LUT5 (Prop_lut5_I4_O)        0.043     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.503     7.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.487    37.231    
                         clock uncertainty           -0.035    37.196    
    SLICE_X41Y292        FDRE (Setup_fdre_C_R)       -0.304    36.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                 29.179    

Slack (MET) :             29.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.459ns (14.376%)  route 2.734ns (85.624%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 36.744 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.899     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT5 (Prop_lut5_I3_O)        0.043     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.355     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X42Y292        LUT4 (Prop_lut4_I1_O)        0.043     6.810 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.357     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y291        LUT5 (Prop_lut5_I4_O)        0.043     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.503     7.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.487    37.231    
                         clock uncertainty           -0.035    37.196    
    SLICE_X41Y292        FDRE (Setup_fdre_C_R)       -0.304    36.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                 29.179    

Slack (MET) :             29.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.459ns (14.376%)  route 2.734ns (85.624%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 36.744 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.899     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT5 (Prop_lut5_I3_O)        0.043     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.355     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X42Y292        LUT4 (Prop_lut4_I1_O)        0.043     6.810 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.357     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y291        LUT5 (Prop_lut5_I4_O)        0.043     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.503     7.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.487    37.231    
                         clock uncertainty           -0.035    37.196    
    SLICE_X41Y292        FDRE (Setup_fdre_C_R)       -0.304    36.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                 29.179    

Slack (MET) :             29.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.459ns (14.376%)  route 2.734ns (85.624%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 36.744 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.899     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT5 (Prop_lut5_I3_O)        0.043     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.355     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X42Y292        LUT4 (Prop_lut4_I1_O)        0.043     6.810 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.357     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y291        LUT5 (Prop_lut5_I4_O)        0.043     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.503     7.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.487    37.231    
                         clock uncertainty           -0.035    37.196    
    SLICE_X41Y292        FDRE (Setup_fdre_C_R)       -0.304    36.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                 29.179    

Slack (MET) :             29.359ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.803ns (22.339%)  route 2.792ns (77.661%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 36.877 - 33.000 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y300        FDRE (Prop_fdre_C_Q)         0.236     4.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.173     5.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y299        LUT4 (Prop_lut4_I2_O)        0.126     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.438     6.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X44Y300        LUT6 (Prop_lut6_I4_O)        0.043     6.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.691     7.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.043     7.582 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.489     8.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y301        LUT3 (Prop_lut3_I1_O)        0.043     8.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X36Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400    36.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.597    37.474    
                         clock uncertainty           -0.035    37.439    
    SLICE_X36Y301        FDRE (Setup_fdre_C_D)        0.034    37.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.473    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                 29.359    

Slack (MET) :             29.361ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.803ns (22.354%)  route 2.789ns (77.646%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 36.877 - 33.000 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y300        FDRE (Prop_fdre_C_Q)         0.236     4.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.173     5.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y299        LUT4 (Prop_lut4_I2_O)        0.126     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.438     6.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X44Y300        LUT6 (Prop_lut6_I4_O)        0.043     6.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.691     7.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.043     7.582 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.487     8.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y301        LUT3 (Prop_lut3_I1_O)        0.043     8.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X36Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400    36.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.597    37.474    
                         clock uncertainty           -0.035    37.439    
    SLICE_X36Y301        FDRE (Setup_fdre_C_D)        0.034    37.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.473    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                 29.361    

Slack (MET) :             29.486ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.803ns (23.162%)  route 2.664ns (76.838%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 36.877 - 33.000 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y300        FDRE (Prop_fdre_C_Q)         0.236     4.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.173     5.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y299        LUT4 (Prop_lut4_I2_O)        0.126     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.438     6.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X44Y300        LUT6 (Prop_lut6_I4_O)        0.043     6.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.691     7.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.043     7.582 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.362     7.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y301        LUT3 (Prop_lut3_I1_O)        0.043     7.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X36Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400    36.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.597    37.474    
                         clock uncertainty           -0.035    37.439    
    SLICE_X36Y301        FDRE (Setup_fdre_C_D)        0.033    37.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                 29.486    

Slack (MET) :             29.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.715ns (20.523%)  route 2.769ns (79.477%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 36.875 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.223     4.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.098     5.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X44Y299        LUT4 (Prop_lut4_I3_O)        0.043     5.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.553     6.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X44Y300        LUT6 (Prop_lut6_I3_O)        0.043     6.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X44Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X44Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.691     7.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y300        LUT5 (Prop_lut5_I1_O)        0.043     7.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.426     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y300        LUT6 (Prop_lut6_I2_O)        0.043     8.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X38Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.398    36.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.597    37.472    
                         clock uncertainty           -0.035    37.437    
    SLICE_X38Y300        FDRE (Setup_fdre_C_D)        0.065    37.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.502    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                 29.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.456%)  route 0.060ns (39.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.630     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y276        FDCE (Prop_fdce_C_Q)         0.091     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.060     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X46Y276        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y276        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.475     2.168    
    SLICE_X46Y276        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.971%)  route 0.061ns (40.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.629     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y275        FDCE (Prop_fdce_C_Q)         0.091     2.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.061     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X46Y275        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y275        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.475     2.167    
    SLICE_X46Y275        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     2.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.158%)  route 0.060ns (39.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.630     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y276        FDCE (Prop_fdce_C_Q)         0.091     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X46Y276        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y276        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.475     2.168    
    SLICE_X46Y276        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.629     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y275        FDCE (Prop_fdce_C_Q)         0.100     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.101     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X46Y275        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y275        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.475     2.167    
    SLICE_X46Y275        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.129%)  route 0.149ns (53.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.725     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y300        FDRE (Prop_fdre_C_Q)         0.100     2.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/Q
                         net (fo=3, routed)           0.149     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]
    SLICE_X46Y299        LUT5 (Prop_lut5_I2_O)        0.028     2.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000     2.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[16]_i_1_n_0
    SLICE_X46Y299        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.867     2.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y299        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
                         clock pessimism             -0.293     2.366    
    SLICE_X46Y299        FDRE (Hold_fdre_C_D)         0.087     2.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.326%)  route 0.101ns (52.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.629     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y275        FDCE (Prop_fdce_C_Q)         0.091     2.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.101     2.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X46Y276        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y276        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.475     2.168    
    SLICE_X46Y276        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.131%)  route 0.149ns (59.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.723     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y300        FDRE (Prop_fdre_C_Q)         0.100     2.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/Q
                         net (fo=2, routed)           0.149     2.500    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[17]
    SLICE_X47Y299        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.867     2.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y299        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
                         clock pessimism             -0.293     2.366    
    SLICE_X47Y299        FDRE (Hold_fdre_C_D)         0.040     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.632     2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X47Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y278        FDCE (Prop_fdce_C_Q)         0.100     2.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X47Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X47Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.487     2.159    
    SLICE_X47Y278        FDCE (Hold_fdce_C_D)         0.047     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.637     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y281        FDRE (Prop_fdre_C_Q)         0.100     2.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X43Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.487     2.164    
    SLICE_X43Y281        FDRE (Hold_fdre_C_D)         0.047     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.638     2.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X39Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y280        FDCE (Prop_fdce_C_Q)         0.100     2.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X39Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X39Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.487     2.165    
    SLICE_X39Y280        FDCE (Hold_fdce_C_D)         0.047     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y299  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y299  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y300  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y300  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y300  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y300  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y281  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDPE/C      n/a            0.750         33.000      32.250     SLICE_X45Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y300  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y276  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y276  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y276  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y276  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y276  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y276  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y275  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y275  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y275  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y275  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y276  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y276  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y276  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y276  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y276  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y276  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y275  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y275  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y275  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y275  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.534ns (16.147%)  route 2.773ns (83.853%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 3.182 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.421    -2.243    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y271        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y271        FDRE (Prop_fdre_C_Q)         0.259    -1.984 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=112, routed)         0.874    -1.110    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[3]
    SLICE_X37Y254        LUT4 (Prop_lut4_I0_O)        0.043    -1.067 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=1, routed)           0.265    -0.802    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X36Y254        LUT6 (Prop_lut6_I1_O)        0.043    -0.759 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_3/O
                         net (fo=4, routed)           0.774     0.015    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X14Y251        LUT5 (Prop_lut5_I3_O)        0.051     0.066 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.257     0.322    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X14Y250        LUT5 (Prop_lut5_I4_O)        0.138     0.460 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=14, routed)          0.604     1.064    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X24Y246        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.145     3.182    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X24Y246        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism             -0.688     2.494    
                         clock uncertainty           -0.060     2.433    
    SLICE_X24Y246        FDRE (Setup_fdre_C_CE)      -0.201     2.232    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.534ns (16.147%)  route 2.773ns (83.853%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 3.182 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.421    -2.243    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y271        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y271        FDRE (Prop_fdre_C_Q)         0.259    -1.984 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=112, routed)         0.874    -1.110    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[3]
    SLICE_X37Y254        LUT4 (Prop_lut4_I0_O)        0.043    -1.067 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=1, routed)           0.265    -0.802    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X36Y254        LUT6 (Prop_lut6_I1_O)        0.043    -0.759 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_3/O
                         net (fo=4, routed)           0.774     0.015    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X14Y251        LUT5 (Prop_lut5_I3_O)        0.051     0.066 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.257     0.322    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X14Y250        LUT5 (Prop_lut5_I4_O)        0.138     0.460 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=14, routed)          0.604     1.064    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X24Y246        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.145     3.182    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X24Y246        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism             -0.688     2.494    
                         clock uncertainty           -0.060     2.433    
    SLICE_X24Y246        FDRE (Setup_fdre_C_CE)      -0.201     2.232    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.534ns (16.147%)  route 2.773ns (83.853%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 3.182 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.421    -2.243    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y271        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y271        FDRE (Prop_fdre_C_Q)         0.259    -1.984 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=112, routed)         0.874    -1.110    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[3]
    SLICE_X37Y254        LUT4 (Prop_lut4_I0_O)        0.043    -1.067 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=1, routed)           0.265    -0.802    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X36Y254        LUT6 (Prop_lut6_I1_O)        0.043    -0.759 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_3/O
                         net (fo=4, routed)           0.774     0.015    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X14Y251        LUT5 (Prop_lut5_I3_O)        0.051     0.066 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.257     0.322    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X14Y250        LUT5 (Prop_lut5_I4_O)        0.138     0.460 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=14, routed)          0.604     1.064    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X24Y246        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.145     3.182    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X24Y246        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism             -0.688     2.494    
                         clock uncertainty           -0.060     2.433    
    SLICE_X24Y246        FDRE (Setup_fdre_C_CE)      -0.201     2.232    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.534ns (16.429%)  route 2.716ns (83.571%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 3.186 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.421    -2.243    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y271        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y271        FDRE (Prop_fdre_C_Q)         0.259    -1.984 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=112, routed)         0.874    -1.110    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[3]
    SLICE_X37Y254        LUT4 (Prop_lut4_I0_O)        0.043    -1.067 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=1, routed)           0.265    -0.802    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X36Y254        LUT6 (Prop_lut6_I1_O)        0.043    -0.759 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_3/O
                         net (fo=4, routed)           0.774     0.015    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X14Y251        LUT5 (Prop_lut5_I3_O)        0.051     0.066 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.257     0.322    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X14Y250        LUT5 (Prop_lut5_I4_O)        0.138     0.460 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=14, routed)          0.547     1.007    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X23Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.149     3.186    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X23Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.688     2.498    
                         clock uncertainty           -0.060     2.437    
    SLICE_X23Y247        FDRE (Setup_fdre_C_CE)      -0.201     2.236    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.534ns (16.429%)  route 2.716ns (83.571%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 3.186 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.421    -2.243    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y271        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y271        FDRE (Prop_fdre_C_Q)         0.259    -1.984 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=112, routed)         0.874    -1.110    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[3]
    SLICE_X37Y254        LUT4 (Prop_lut4_I0_O)        0.043    -1.067 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=1, routed)           0.265    -0.802    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X36Y254        LUT6 (Prop_lut6_I1_O)        0.043    -0.759 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_3/O
                         net (fo=4, routed)           0.774     0.015    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X14Y251        LUT5 (Prop_lut5_I3_O)        0.051     0.066 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.257     0.322    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X14Y250        LUT5 (Prop_lut5_I4_O)        0.138     0.460 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=14, routed)          0.547     1.007    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X23Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.149     3.186    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X23Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism             -0.688     2.498    
                         clock uncertainty           -0.060     2.437    
    SLICE_X23Y247        FDRE (Setup_fdre_C_CE)      -0.201     2.236    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.534ns (16.547%)  route 2.693ns (83.453%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 3.182 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.421    -2.243    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y271        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y271        FDRE (Prop_fdre_C_Q)         0.259    -1.984 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=112, routed)         0.874    -1.110    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[3]
    SLICE_X37Y254        LUT4 (Prop_lut4_I0_O)        0.043    -1.067 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=1, routed)           0.265    -0.802    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X36Y254        LUT6 (Prop_lut6_I1_O)        0.043    -0.759 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_3/O
                         net (fo=4, routed)           0.774     0.015    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X14Y251        LUT5 (Prop_lut5_I3_O)        0.051     0.066 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.257     0.322    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X14Y250        LUT5 (Prop_lut5_I4_O)        0.138     0.460 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=14, routed)          0.524     0.984    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X24Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.145     3.182    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X24Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism             -0.688     2.494    
                         clock uncertainty           -0.060     2.433    
    SLICE_X24Y247        FDRE (Setup_fdre_C_CE)      -0.201     2.232    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.534ns (16.547%)  route 2.693ns (83.453%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 3.182 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.421    -2.243    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y271        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y271        FDRE (Prop_fdre_C_Q)         0.259    -1.984 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=112, routed)         0.874    -1.110    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[3]
    SLICE_X37Y254        LUT4 (Prop_lut4_I0_O)        0.043    -1.067 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=1, routed)           0.265    -0.802    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X36Y254        LUT6 (Prop_lut6_I1_O)        0.043    -0.759 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_3/O
                         net (fo=4, routed)           0.774     0.015    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X14Y251        LUT5 (Prop_lut5_I3_O)        0.051     0.066 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.257     0.322    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X14Y250        LUT5 (Prop_lut5_I4_O)        0.138     0.460 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=14, routed)          0.524     0.984    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X24Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.145     3.182    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X24Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism             -0.688     2.494    
                         clock uncertainty           -0.060     2.433    
    SLICE_X24Y247        FDRE (Setup_fdre_C_CE)      -0.201     2.232    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.534ns (16.547%)  route 2.693ns (83.453%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 3.182 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.421    -2.243    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y271        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y271        FDRE (Prop_fdre_C_Q)         0.259    -1.984 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=112, routed)         0.874    -1.110    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[3]
    SLICE_X37Y254        LUT4 (Prop_lut4_I0_O)        0.043    -1.067 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=1, routed)           0.265    -0.802    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X36Y254        LUT6 (Prop_lut6_I1_O)        0.043    -0.759 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_3/O
                         net (fo=4, routed)           0.774     0.015    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X14Y251        LUT5 (Prop_lut5_I3_O)        0.051     0.066 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.257     0.322    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X14Y250        LUT5 (Prop_lut5_I4_O)        0.138     0.460 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=14, routed)          0.524     0.984    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X24Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.145     3.182    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X24Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism             -0.688     2.494    
                         clock uncertainty           -0.060     2.433    
    SLICE_X24Y247        FDRE (Setup_fdre_C_CE)      -0.201     2.232    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.534ns (16.547%)  route 2.693ns (83.453%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 3.182 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.421    -2.243    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y271        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y271        FDRE (Prop_fdre_C_Q)         0.259    -1.984 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=112, routed)         0.874    -1.110    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[3]
    SLICE_X37Y254        LUT4 (Prop_lut4_I0_O)        0.043    -1.067 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=1, routed)           0.265    -0.802    u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X36Y254        LUT6 (Prop_lut6_I1_O)        0.043    -0.759 r  u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_3/O
                         net (fo=4, routed)           0.774     0.015    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X14Y251        LUT5 (Prop_lut5_I3_O)        0.051     0.066 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.257     0.322    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X14Y250        LUT5 (Prop_lut5_I4_O)        0.138     0.460 r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=14, routed)          0.524     0.984    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X24Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.145     3.182    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X24Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism             -0.688     2.494    
                         clock uncertainty           -0.060     2.433    
    SLICE_X24Y247        FDRE (Setup_fdre_C_CE)      -0.201     2.232    u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_COMM_DATALEN_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/FPGA_COMM_DATA_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.334ns (40.712%)  route 1.943ns (59.288%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 3.306 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.434    -2.230    u_ifc_top/clk_200M
    SLICE_X21Y272        FDCE                                         r  u_ifc_top/FPGA_COMM_DATALEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y272        FDCE (Prop_fdce_C_Q)         0.223    -2.007 f  u_ifc_top/FPGA_COMM_DATALEN_reg[3]/Q
                         net (fo=4, routed)           0.521    -1.486    u_ifc_top/FPGA_COMM_DATALEN_reg_n_0_[3]
    SLICE_X17Y270        LUT1 (Prop_lut1_I0_O)        0.043    -1.443 r  u_ifc_top/pi[15]_i_49/O
                         net (fo=1, routed)           0.000    -1.443    u_ifc_top/pi[15]_i_49_n_0
    SLICE_X17Y270        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -1.176 r  u_ifc_top/pi_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    -1.176    u_ifc_top/pi_reg[15]_i_42_n_0
    SLICE_X17Y271        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.123 r  u_ifc_top/pi_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -1.123    u_ifc_top/pi_reg[15]_i_29_n_0
    SLICE_X17Y272        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.957 r  u_ifc_top/pi_reg[15]_i_17/O[1]
                         net (fo=2, routed)           0.314    -0.643    u_ifc_top/FPGA_COMM_DATA2[10]
    SLICE_X19Y272        LUT4 (Prop_lut4_I2_O)        0.123    -0.520 r  u_ifc_top/pi[15]_i_27/O
                         net (fo=1, routed)           0.000    -0.520    u_ifc_top/pi[15]_i_27_n_0
    SLICE_X19Y272        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.253 r  u_ifc_top/pi_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.253    u_ifc_top/pi_reg[15]_i_12_n_0
    SLICE_X19Y273        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.200 r  u_ifc_top/pi_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.200    u_ifc_top/pi_reg[15]_i_6_n_0
    SLICE_X19Y274        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.147 r  u_ifc_top/pi_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.450     0.303    u_ifc_top/pi_reg[15]_i_4_n_0
    SLICE_X15Y269        LUT5 (Prop_lut5_I3_O)        0.043     0.346 r  u_ifc_top/FPGA_COMM_DATA[15]_i_3/O
                         net (fo=17, routed)          0.240     0.586    u_ifc_top/u_delay_cy_ws1/FPGA_COMM_DATA_reg[0]
    SLICE_X14Y269        LUT6 (Prop_lut6_I0_O)        0.043     0.629 r  u_ifc_top/u_delay_cy_ws1/FPGA_COMM_DATA[15]_i_1/O
                         net (fo=16, routed)          0.417     1.047    u_ifc_top/u_delay_cy_ws1_n_71
    SLICE_X11Y271        FDCE                                         r  u_ifc_top/FPGA_COMM_DATA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.269     3.306    u_ifc_top/clk_200M
    SLICE_X11Y271        FDCE                                         r  u_ifc_top/FPGA_COMM_DATA_reg[1]/C
                         clock pessimism             -0.578     2.728    
                         clock uncertainty           -0.060     2.667    
    SLICE_X11Y271        FDCE (Setup_fdce_C_CE)      -0.201     2.466    u_ifc_top/FPGA_COMM_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                          2.466    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  1.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.635    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X39Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y277        FDRE (Prop_fdre_C_Q)         0.100    -0.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.095    -0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X38Y278        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.858    -0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y278        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.044    -0.569    
    SLICE_X38Y278        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.634    -0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X39Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y276        FDRE (Prop_fdre_C_Q)         0.100    -0.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.096    -0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X38Y277        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.857    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y277        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.044    -0.570    
    SLICE_X38Y277        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.886%)  route 0.105ns (51.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.635    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X36Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y277        FDRE (Prop_fdre_C_Q)         0.100    -0.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.105    -0.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X38Y277        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.857    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y277        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.061    -0.553    
    SLICE_X38Y277        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.344%)  route 0.146ns (57.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.658    -0.559    u_ifc_top/u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X10Y255        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y255        FDRE (Prop_fdre_C_Q)         0.107    -0.452 r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][102]/Q
                         net (fo=1, routed)           0.146    -0.307    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[27]
    RAMB36_X0Y50         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.913    -0.559    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y50         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.061    -0.498    
    RAMB36_X0Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.119    -0.379    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.157%)  route 0.147ns (57.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.579    -0.638    u_ifc_top/u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X10Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y247        FDRE (Prop_fdre_C_Q)         0.107    -0.531 r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][61]/Q
                         net (fo=1, routed)           0.147    -0.384    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[23]
    RAMB36_X0Y49         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.814    -0.658    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y49         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.081    -0.577    
    RAMB36_X0Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.117    -0.460    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.107ns (42.900%)  route 0.142ns (57.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.657    -0.560    u_ifc_top/u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X10Y258        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y258        FDRE (Prop_fdre_C_Q)         0.107    -0.453 r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][111]/Q
                         net (fo=1, routed)           0.142    -0.311    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[3]
    RAMB36_X0Y51         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.912    -0.560    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y51         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.061    -0.499    
    RAMB36_X0Y51         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.111    -0.388    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.226%)  route 0.135ns (55.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.576    -0.641    u_ifc_top/u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X22Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y247        FDRE (Prop_fdre_C_Q)         0.107    -0.534 r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][6]/Q
                         net (fo=1, routed)           0.135    -0.399    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[6]
    RAMB36_X1Y49         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.811    -0.661    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y49         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.063    -0.598    
    RAMB36_X1Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.119    -0.479    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][79]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.439%)  route 0.145ns (57.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.658    -0.559    u_ifc_top/u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X10Y254        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y254        FDRE (Prop_fdre_C_Q)         0.107    -0.452 r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][79]/Q
                         net (fo=1, routed)           0.145    -0.307    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[7]
    RAMB36_X0Y50         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.913    -0.559    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y50         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.061    -0.498    
    RAMB36_X0Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.111    -0.387    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (44.046%)  route 0.136ns (55.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.576    -0.641    u_ifc_top/u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X22Y248        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y248        FDRE (Prop_fdre_C_Q)         0.107    -0.534 r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][28]/Q
                         net (fo=1, routed)           0.136    -0.398    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[25]
    RAMB36_X1Y49         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.811    -0.661    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y49         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.063    -0.598    
    RAMB36_X1Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.119    -0.479    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.273%)  route 0.146ns (57.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.579    -0.638    u_ifc_top/u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X10Y247        FDRE                                         r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y247        FDRE (Prop_fdre_C_Q)         0.107    -0.531 r  u_ifc_top/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][63]/Q
                         net (fo=1, routed)           0.146    -0.385    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[24]
    RAMB36_X0Y49         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.814    -0.658    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y49         RAMB36E1                                     r  u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.081    -0.577    
    RAMB36_X0Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.111    -0.466    u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y49     u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y49     u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y51     u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y51     u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y50     u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y50     u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y50     u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y50     u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y49     u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y49     u_ifc_top/u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.363ns (29.438%)  route 3.267ns (70.562%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.435    -2.229    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y277        FDRE (Prop_fdre_C_Q)         0.223    -2.006 f  u_ifc_top/u_sample_timer2/i5_reg[9]/Q
                         net (fo=4, routed)           0.736    -1.270    u_ifc_top/u_sample_timer2/i5_reg_n_0_[9]
    SLICE_X14Y280        LUT3 (Prop_lut3_I2_O)        0.043    -1.227 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_87/O
                         net (fo=1, routed)           0.000    -1.227    u_ifc_top/u_sample_timer2/us_cnt[15]_i_87_n_0
    SLICE_X14Y280        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -1.047 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.047    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82_n_0
    SLICE_X14Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.993 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.993    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69_n_0
    SLICE_X14Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.939 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.939    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59_n_0
    SLICE_X14Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.885 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.885    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49_n_0
    SLICE_X14Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.831 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    -0.831    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    -0.755 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_35/CO[1]
                         net (fo=1, routed)           0.325    -0.431    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X17Y286        LUT4 (Prop_lut4_I0_O)        0.124    -0.307 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_29/O
                         net (fo=1, routed)           0.000    -0.307    u_ifc_top/u_sample_timer2/us_cnt[15]_i_29_n_0
    SLICE_X17Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.048 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.048    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18_n_0
    SLICE_X17Y287        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.029 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=1, routed)           0.457     0.487    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X18Y284        LUT6 (Prop_lut6_I4_O)        0.122     0.609 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_6/O
                         net (fo=33, routed)          0.578     1.186    u_ifc_top/u_sample_timer2/us_cnt[15]_i_6_n_0
    SLICE_X14Y287        LUT4 (Prop_lut4_I1_O)        0.043     1.229 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.171     2.401    u_ifc_top/u_sample_timer2/i5
    SLICE_X13Y275        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.266     8.303    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y275        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/C
                         clock pessimism             -0.556     7.747    
                         clock uncertainty           -0.066     7.680    
    SLICE_X13Y275        FDRE (Setup_fdre_C_CE)      -0.201     7.479    u_ifc_top/u_sample_timer2/i5_reg[1]
  -------------------------------------------------------------------
                         required time                          7.479    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.363ns (29.438%)  route 3.267ns (70.562%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.435    -2.229    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y277        FDRE (Prop_fdre_C_Q)         0.223    -2.006 f  u_ifc_top/u_sample_timer2/i5_reg[9]/Q
                         net (fo=4, routed)           0.736    -1.270    u_ifc_top/u_sample_timer2/i5_reg_n_0_[9]
    SLICE_X14Y280        LUT3 (Prop_lut3_I2_O)        0.043    -1.227 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_87/O
                         net (fo=1, routed)           0.000    -1.227    u_ifc_top/u_sample_timer2/us_cnt[15]_i_87_n_0
    SLICE_X14Y280        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -1.047 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.047    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82_n_0
    SLICE_X14Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.993 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.993    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69_n_0
    SLICE_X14Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.939 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.939    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59_n_0
    SLICE_X14Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.885 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.885    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49_n_0
    SLICE_X14Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.831 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    -0.831    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    -0.755 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_35/CO[1]
                         net (fo=1, routed)           0.325    -0.431    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X17Y286        LUT4 (Prop_lut4_I0_O)        0.124    -0.307 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_29/O
                         net (fo=1, routed)           0.000    -0.307    u_ifc_top/u_sample_timer2/us_cnt[15]_i_29_n_0
    SLICE_X17Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.048 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.048    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18_n_0
    SLICE_X17Y287        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.029 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=1, routed)           0.457     0.487    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X18Y284        LUT6 (Prop_lut6_I4_O)        0.122     0.609 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_6/O
                         net (fo=33, routed)          0.578     1.186    u_ifc_top/u_sample_timer2/us_cnt[15]_i_6_n_0
    SLICE_X14Y287        LUT4 (Prop_lut4_I1_O)        0.043     1.229 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.171     2.401    u_ifc_top/u_sample_timer2/i5
    SLICE_X13Y275        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.266     8.303    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y275        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[2]/C
                         clock pessimism             -0.556     7.747    
                         clock uncertainty           -0.066     7.680    
    SLICE_X13Y275        FDRE (Setup_fdre_C_CE)      -0.201     7.479    u_ifc_top/u_sample_timer2/i5_reg[2]
  -------------------------------------------------------------------
                         required time                          7.479    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.363ns (29.438%)  route 3.267ns (70.562%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.435    -2.229    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y277        FDRE (Prop_fdre_C_Q)         0.223    -2.006 f  u_ifc_top/u_sample_timer2/i5_reg[9]/Q
                         net (fo=4, routed)           0.736    -1.270    u_ifc_top/u_sample_timer2/i5_reg_n_0_[9]
    SLICE_X14Y280        LUT3 (Prop_lut3_I2_O)        0.043    -1.227 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_87/O
                         net (fo=1, routed)           0.000    -1.227    u_ifc_top/u_sample_timer2/us_cnt[15]_i_87_n_0
    SLICE_X14Y280        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -1.047 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.047    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82_n_0
    SLICE_X14Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.993 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.993    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69_n_0
    SLICE_X14Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.939 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.939    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59_n_0
    SLICE_X14Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.885 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.885    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49_n_0
    SLICE_X14Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.831 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    -0.831    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    -0.755 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_35/CO[1]
                         net (fo=1, routed)           0.325    -0.431    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X17Y286        LUT4 (Prop_lut4_I0_O)        0.124    -0.307 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_29/O
                         net (fo=1, routed)           0.000    -0.307    u_ifc_top/u_sample_timer2/us_cnt[15]_i_29_n_0
    SLICE_X17Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.048 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.048    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18_n_0
    SLICE_X17Y287        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.029 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=1, routed)           0.457     0.487    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X18Y284        LUT6 (Prop_lut6_I4_O)        0.122     0.609 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_6/O
                         net (fo=33, routed)          0.578     1.186    u_ifc_top/u_sample_timer2/us_cnt[15]_i_6_n_0
    SLICE_X14Y287        LUT4 (Prop_lut4_I1_O)        0.043     1.229 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.171     2.401    u_ifc_top/u_sample_timer2/i5
    SLICE_X13Y275        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.266     8.303    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y275        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[3]/C
                         clock pessimism             -0.556     7.747    
                         clock uncertainty           -0.066     7.680    
    SLICE_X13Y275        FDRE (Setup_fdre_C_CE)      -0.201     7.479    u_ifc_top/u_sample_timer2/i5_reg[3]
  -------------------------------------------------------------------
                         required time                          7.479    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.363ns (29.438%)  route 3.267ns (70.562%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.435    -2.229    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y277        FDRE (Prop_fdre_C_Q)         0.223    -2.006 f  u_ifc_top/u_sample_timer2/i5_reg[9]/Q
                         net (fo=4, routed)           0.736    -1.270    u_ifc_top/u_sample_timer2/i5_reg_n_0_[9]
    SLICE_X14Y280        LUT3 (Prop_lut3_I2_O)        0.043    -1.227 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_87/O
                         net (fo=1, routed)           0.000    -1.227    u_ifc_top/u_sample_timer2/us_cnt[15]_i_87_n_0
    SLICE_X14Y280        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -1.047 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.047    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82_n_0
    SLICE_X14Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.993 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.993    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69_n_0
    SLICE_X14Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.939 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.939    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59_n_0
    SLICE_X14Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.885 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.885    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49_n_0
    SLICE_X14Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.831 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    -0.831    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    -0.755 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_35/CO[1]
                         net (fo=1, routed)           0.325    -0.431    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X17Y286        LUT4 (Prop_lut4_I0_O)        0.124    -0.307 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_29/O
                         net (fo=1, routed)           0.000    -0.307    u_ifc_top/u_sample_timer2/us_cnt[15]_i_29_n_0
    SLICE_X17Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.048 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.048    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18_n_0
    SLICE_X17Y287        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.029 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=1, routed)           0.457     0.487    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X18Y284        LUT6 (Prop_lut6_I4_O)        0.122     0.609 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_6/O
                         net (fo=33, routed)          0.578     1.186    u_ifc_top/u_sample_timer2/us_cnt[15]_i_6_n_0
    SLICE_X14Y287        LUT4 (Prop_lut4_I1_O)        0.043     1.229 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.171     2.401    u_ifc_top/u_sample_timer2/i5
    SLICE_X13Y275        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.266     8.303    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y275        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[4]/C
                         clock pessimism             -0.556     7.747    
                         clock uncertainty           -0.066     7.680    
    SLICE_X13Y275        FDRE (Setup_fdre_C_CE)      -0.201     7.479    u_ifc_top/u_sample_timer2/i5_reg[4]
  -------------------------------------------------------------------
                         required time                          7.479    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.363ns (29.971%)  route 3.185ns (70.029%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.435    -2.229    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y277        FDRE (Prop_fdre_C_Q)         0.223    -2.006 f  u_ifc_top/u_sample_timer2/i5_reg[9]/Q
                         net (fo=4, routed)           0.736    -1.270    u_ifc_top/u_sample_timer2/i5_reg_n_0_[9]
    SLICE_X14Y280        LUT3 (Prop_lut3_I2_O)        0.043    -1.227 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_87/O
                         net (fo=1, routed)           0.000    -1.227    u_ifc_top/u_sample_timer2/us_cnt[15]_i_87_n_0
    SLICE_X14Y280        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -1.047 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.047    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82_n_0
    SLICE_X14Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.993 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.993    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69_n_0
    SLICE_X14Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.939 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.939    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59_n_0
    SLICE_X14Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.885 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.885    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49_n_0
    SLICE_X14Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.831 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    -0.831    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    -0.755 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_35/CO[1]
                         net (fo=1, routed)           0.325    -0.431    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X17Y286        LUT4 (Prop_lut4_I0_O)        0.124    -0.307 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_29/O
                         net (fo=1, routed)           0.000    -0.307    u_ifc_top/u_sample_timer2/us_cnt[15]_i_29_n_0
    SLICE_X17Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.048 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.048    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18_n_0
    SLICE_X17Y287        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.029 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=1, routed)           0.457     0.487    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X18Y284        LUT6 (Prop_lut6_I4_O)        0.122     0.609 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_6/O
                         net (fo=33, routed)          0.578     1.186    u_ifc_top/u_sample_timer2/us_cnt[15]_i_6_n_0
    SLICE_X14Y287        LUT4 (Prop_lut4_I1_O)        0.043     1.229 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.089     2.319    u_ifc_top/u_sample_timer2/i5
    SLICE_X13Y276        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.267     8.304    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y276        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[5]/C
                         clock pessimism             -0.556     7.748    
                         clock uncertainty           -0.066     7.681    
    SLICE_X13Y276        FDRE (Setup_fdre_C_CE)      -0.201     7.480    u_ifc_top/u_sample_timer2/i5_reg[5]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -2.319    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.363ns (29.971%)  route 3.185ns (70.029%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.435    -2.229    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y277        FDRE (Prop_fdre_C_Q)         0.223    -2.006 f  u_ifc_top/u_sample_timer2/i5_reg[9]/Q
                         net (fo=4, routed)           0.736    -1.270    u_ifc_top/u_sample_timer2/i5_reg_n_0_[9]
    SLICE_X14Y280        LUT3 (Prop_lut3_I2_O)        0.043    -1.227 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_87/O
                         net (fo=1, routed)           0.000    -1.227    u_ifc_top/u_sample_timer2/us_cnt[15]_i_87_n_0
    SLICE_X14Y280        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -1.047 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.047    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82_n_0
    SLICE_X14Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.993 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.993    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69_n_0
    SLICE_X14Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.939 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.939    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59_n_0
    SLICE_X14Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.885 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.885    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49_n_0
    SLICE_X14Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.831 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    -0.831    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    -0.755 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_35/CO[1]
                         net (fo=1, routed)           0.325    -0.431    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X17Y286        LUT4 (Prop_lut4_I0_O)        0.124    -0.307 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_29/O
                         net (fo=1, routed)           0.000    -0.307    u_ifc_top/u_sample_timer2/us_cnt[15]_i_29_n_0
    SLICE_X17Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.048 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.048    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18_n_0
    SLICE_X17Y287        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.029 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=1, routed)           0.457     0.487    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X18Y284        LUT6 (Prop_lut6_I4_O)        0.122     0.609 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_6/O
                         net (fo=33, routed)          0.578     1.186    u_ifc_top/u_sample_timer2/us_cnt[15]_i_6_n_0
    SLICE_X14Y287        LUT4 (Prop_lut4_I1_O)        0.043     1.229 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.089     2.319    u_ifc_top/u_sample_timer2/i5
    SLICE_X13Y276        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.267     8.304    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y276        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[6]/C
                         clock pessimism             -0.556     7.748    
                         clock uncertainty           -0.066     7.681    
    SLICE_X13Y276        FDRE (Setup_fdre_C_CE)      -0.201     7.480    u_ifc_top/u_sample_timer2/i5_reg[6]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -2.319    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.363ns (29.971%)  route 3.185ns (70.029%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.435    -2.229    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y277        FDRE (Prop_fdre_C_Q)         0.223    -2.006 f  u_ifc_top/u_sample_timer2/i5_reg[9]/Q
                         net (fo=4, routed)           0.736    -1.270    u_ifc_top/u_sample_timer2/i5_reg_n_0_[9]
    SLICE_X14Y280        LUT3 (Prop_lut3_I2_O)        0.043    -1.227 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_87/O
                         net (fo=1, routed)           0.000    -1.227    u_ifc_top/u_sample_timer2/us_cnt[15]_i_87_n_0
    SLICE_X14Y280        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -1.047 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.047    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82_n_0
    SLICE_X14Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.993 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.993    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69_n_0
    SLICE_X14Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.939 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.939    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59_n_0
    SLICE_X14Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.885 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.885    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49_n_0
    SLICE_X14Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.831 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    -0.831    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    -0.755 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_35/CO[1]
                         net (fo=1, routed)           0.325    -0.431    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X17Y286        LUT4 (Prop_lut4_I0_O)        0.124    -0.307 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_29/O
                         net (fo=1, routed)           0.000    -0.307    u_ifc_top/u_sample_timer2/us_cnt[15]_i_29_n_0
    SLICE_X17Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.048 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.048    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18_n_0
    SLICE_X17Y287        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.029 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=1, routed)           0.457     0.487    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X18Y284        LUT6 (Prop_lut6_I4_O)        0.122     0.609 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_6/O
                         net (fo=33, routed)          0.578     1.186    u_ifc_top/u_sample_timer2/us_cnt[15]_i_6_n_0
    SLICE_X14Y287        LUT4 (Prop_lut4_I1_O)        0.043     1.229 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.089     2.319    u_ifc_top/u_sample_timer2/i5
    SLICE_X13Y276        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.267     8.304    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y276        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[7]/C
                         clock pessimism             -0.556     7.748    
                         clock uncertainty           -0.066     7.681    
    SLICE_X13Y276        FDRE (Setup_fdre_C_CE)      -0.201     7.480    u_ifc_top/u_sample_timer2/i5_reg[7]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -2.319    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.363ns (29.971%)  route 3.185ns (70.029%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.435    -2.229    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y277        FDRE (Prop_fdre_C_Q)         0.223    -2.006 f  u_ifc_top/u_sample_timer2/i5_reg[9]/Q
                         net (fo=4, routed)           0.736    -1.270    u_ifc_top/u_sample_timer2/i5_reg_n_0_[9]
    SLICE_X14Y280        LUT3 (Prop_lut3_I2_O)        0.043    -1.227 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_87/O
                         net (fo=1, routed)           0.000    -1.227    u_ifc_top/u_sample_timer2/us_cnt[15]_i_87_n_0
    SLICE_X14Y280        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -1.047 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.047    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82_n_0
    SLICE_X14Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.993 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.993    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69_n_0
    SLICE_X14Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.939 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.939    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59_n_0
    SLICE_X14Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.885 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.885    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49_n_0
    SLICE_X14Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.831 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    -0.831    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    -0.755 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_35/CO[1]
                         net (fo=1, routed)           0.325    -0.431    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X17Y286        LUT4 (Prop_lut4_I0_O)        0.124    -0.307 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_29/O
                         net (fo=1, routed)           0.000    -0.307    u_ifc_top/u_sample_timer2/us_cnt[15]_i_29_n_0
    SLICE_X17Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.048 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.048    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18_n_0
    SLICE_X17Y287        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.029 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=1, routed)           0.457     0.487    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X18Y284        LUT6 (Prop_lut6_I4_O)        0.122     0.609 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_6/O
                         net (fo=33, routed)          0.578     1.186    u_ifc_top/u_sample_timer2/us_cnt[15]_i_6_n_0
    SLICE_X14Y287        LUT4 (Prop_lut4_I1_O)        0.043     1.229 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.089     2.319    u_ifc_top/u_sample_timer2/i5
    SLICE_X13Y276        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.267     8.304    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y276        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[8]/C
                         clock pessimism             -0.556     7.748    
                         clock uncertainty           -0.066     7.681    
    SLICE_X13Y276        FDRE (Setup_fdre_C_CE)      -0.201     7.480    u_ifc_top/u_sample_timer2/i5_reg[8]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -2.319    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.363ns (30.551%)  route 3.098ns (69.449%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 8.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.534ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.435    -2.229    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y277        FDRE (Prop_fdre_C_Q)         0.223    -2.006 f  u_ifc_top/u_sample_timer2/i5_reg[9]/Q
                         net (fo=4, routed)           0.736    -1.270    u_ifc_top/u_sample_timer2/i5_reg_n_0_[9]
    SLICE_X14Y280        LUT3 (Prop_lut3_I2_O)        0.043    -1.227 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_87/O
                         net (fo=1, routed)           0.000    -1.227    u_ifc_top/u_sample_timer2/us_cnt[15]_i_87_n_0
    SLICE_X14Y280        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -1.047 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.047    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82_n_0
    SLICE_X14Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.993 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.993    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69_n_0
    SLICE_X14Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.939 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.939    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59_n_0
    SLICE_X14Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.885 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.885    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49_n_0
    SLICE_X14Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.831 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    -0.831    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    -0.755 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_35/CO[1]
                         net (fo=1, routed)           0.325    -0.431    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X17Y286        LUT4 (Prop_lut4_I0_O)        0.124    -0.307 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_29/O
                         net (fo=1, routed)           0.000    -0.307    u_ifc_top/u_sample_timer2/us_cnt[15]_i_29_n_0
    SLICE_X17Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.048 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.048    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18_n_0
    SLICE_X17Y287        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.029 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=1, routed)           0.457     0.487    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X18Y284        LUT6 (Prop_lut6_I4_O)        0.122     0.609 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_6/O
                         net (fo=33, routed)          0.578     1.186    u_ifc_top/u_sample_timer2/us_cnt[15]_i_6_n_0
    SLICE_X14Y287        LUT4 (Prop_lut4_I1_O)        0.043     1.229 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.003     2.232    u_ifc_top/u_sample_timer2/i5
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.268     8.305    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[10]/C
                         clock pessimism             -0.534     7.771    
                         clock uncertainty           -0.066     7.704    
    SLICE_X13Y277        FDRE (Setup_fdre_C_CE)      -0.201     7.503    u_ifc_top/u_sample_timer2/i5_reg[10]
  -------------------------------------------------------------------
                         required time                          7.503    
                         arrival time                          -2.232    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.363ns (30.551%)  route 3.098ns (69.449%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 8.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.534ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.435    -2.229    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y277        FDRE (Prop_fdre_C_Q)         0.223    -2.006 f  u_ifc_top/u_sample_timer2/i5_reg[9]/Q
                         net (fo=4, routed)           0.736    -1.270    u_ifc_top/u_sample_timer2/i5_reg_n_0_[9]
    SLICE_X14Y280        LUT3 (Prop_lut3_I2_O)        0.043    -1.227 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_87/O
                         net (fo=1, routed)           0.000    -1.227    u_ifc_top/u_sample_timer2/us_cnt[15]_i_87_n_0
    SLICE_X14Y280        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -1.047 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.047    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_82_n_0
    SLICE_X14Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.993 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.993    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_69_n_0
    SLICE_X14Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.939 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.939    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_59_n_0
    SLICE_X14Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.885 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.885    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_49_n_0
    SLICE_X14Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.831 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    -0.831    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_41_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    -0.755 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_35/CO[1]
                         net (fo=1, routed)           0.325    -0.431    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X17Y286        LUT4 (Prop_lut4_I0_O)        0.124    -0.307 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_29/O
                         net (fo=1, routed)           0.000    -0.307    u_ifc_top/u_sample_timer2/us_cnt[15]_i_29_n_0
    SLICE_X17Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.048 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.048    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_18_n_0
    SLICE_X17Y287        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.029 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=1, routed)           0.457     0.487    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X18Y284        LUT6 (Prop_lut6_I4_O)        0.122     0.609 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_6/O
                         net (fo=33, routed)          0.578     1.186    u_ifc_top/u_sample_timer2/us_cnt[15]_i_6_n_0
    SLICE_X14Y287        LUT4 (Prop_lut4_I1_O)        0.043     1.229 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.003     2.232    u_ifc_top/u_sample_timer2/i5
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.268     8.305    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y277        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[11]/C
                         clock pessimism             -0.534     7.771    
                         clock uncertainty           -0.066     7.704    
    SLICE_X13Y277        FDRE (Setup_fdre_C_CE)      -0.201     7.503    u_ifc_top/u_sample_timer2/i5_reg[11]
  -------------------------------------------------------------------
                         required time                          7.503    
                         arrival time                          -2.232    
  -------------------------------------------------------------------
                         slack                                  5.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 clk_mmcm_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_mmcm_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.602ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.367    -1.816    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.023    -1.793 r  clk_mmcm_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.286    -1.507    clk_mmcm_0/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.100    -1.407 r  clk_mmcm_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.055    -1.352    clk_mmcm_0/inst/seq_reg2[0]
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -2.085    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.045    -2.040 r  clk_mmcm_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.438    -1.602    clk_mmcm_0/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.095    -1.507    
    SLICE_X79Y99         FDRE (Hold_fdre_C_D)         0.047    -1.460    clk_mmcm_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.460    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FSM_onehot_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.946%)  route 0.105ns (45.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.645    -0.572    u_ifc_top/clk_100M
    SLICE_X11Y275        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y275        FDRE (Prop_fdre_C_Q)         0.100    -0.472 r  u_ifc_top/FSM_onehot_cs_reg[3]/Q
                         net (fo=7, routed)           0.105    -0.367    u_ifc_top/FSM_onehot_cs_reg_n_0_[3]
    SLICE_X10Y275        LUT6 (Prop_lut6_I4_O)        0.028    -0.339 r  u_ifc_top/FSM_onehot_cs[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_ifc_top/FSM_onehot_cs[2]_i_1_n_0
    SLICE_X10Y275        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.867    -0.604    u_ifc_top/clk_100M
    SLICE_X10Y275        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[2]/C
                         clock pessimism              0.043    -0.561    
    SLICE_X10Y275        FDRE (Hold_fdre_C_D)         0.087    -0.474    u_ifc_top/FSM_onehot_cs_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clk_mmcm_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_mmcm_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.091ns (64.084%)  route 0.051ns (35.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.602ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.367    -1.816    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.023    -1.793 r  clk_mmcm_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.286    -1.507    clk_mmcm_0/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.091    -1.416 r  clk_mmcm_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.051    -1.365    clk_mmcm_0/inst/seq_reg2[6]
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -2.085    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.045    -2.040 r  clk_mmcm_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.438    -1.602    clk_mmcm_0/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.095    -1.507    
    SLICE_X79Y99         FDRE (Hold_fdre_C_D)        -0.003    -1.510    clk_mmcm_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.510    
                         arrival time                          -1.365    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_rstn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X20Y285        FDRE                                         r  FSM_onehot_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y285        FDRE (Prop_fdre_C_Q)         0.118    -0.447 r  FSM_onehot_cs_reg[0]/Q
                         net (fo=2, routed)           0.084    -0.363    FSM_onehot_cs_reg_n_0_[0]
    SLICE_X21Y285        LUT5 (Prop_lut5_I0_O)        0.030    -0.333 r  sm_rstn_i_1/O
                         net (fo=1, routed)           0.000    -0.333    sm_rstn_i_1_n_0
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.876    -0.595    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
                         clock pessimism              0.041    -0.554    
    SLICE_X21Y285        FDRE (Hold_fdre_C_D)         0.075    -0.479    sm_rstn_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FSM_onehot_cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.407%)  route 0.122ns (45.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.644    -0.573    u_ifc_top/clk_100M
    SLICE_X12Y275        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y275        FDRE (Prop_fdre_C_Q)         0.118    -0.455 r  u_ifc_top/FSM_onehot_cs_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.333    u_ifc_top/FSM_onehot_cs_reg_n_0_[7]
    SLICE_X11Y275        LUT5 (Prop_lut5_I3_O)        0.028    -0.305 r  u_ifc_top/FSM_onehot_cs[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    u_ifc_top/FSM_onehot_cs[3]_i_1_n_0
    SLICE_X11Y275        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.867    -0.604    u_ifc_top/clk_100M
    SLICE_X11Y275        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[3]/C
                         clock pessimism              0.061    -0.543    
    SLICE_X11Y275        FDRE (Hold_fdre_C_D)         0.060    -0.483    u_ifc_top/FSM_onehot_cs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_ifc_top/u_sample_timer1/us_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.623%)  route 0.153ns (54.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.642    -0.575    u_ifc_top/u_sample_timer1/clk
    SLICE_X32Y281        FDCE                                         r  u_ifc_top/u_sample_timer1/us_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y281        FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  u_ifc_top/u_sample_timer1/us_cnt_reg[0]/Q
                         net (fo=4, routed)           0.153    -0.323    u_ifc_top/u_sample_timer1/us_cnt_reg_n_0_[0]
    SLICE_X31Y280        LUT6 (Prop_lut6_I3_O)        0.028    -0.295 r  u_ifc_top/u_sample_timer1/i5[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    u_ifc_top/u_sample_timer1/i5[0]_i_1_n_0
    SLICE_X31Y280        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.866    -0.605    u_ifc_top/u_sample_timer1/clk
    SLICE_X31Y280        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[0]/C
                         clock pessimism              0.061    -0.544    
    SLICE_X31Y280        FDRE (Hold_fdre_C_D)         0.061    -0.483    u_ifc_top/u_sample_timer1/i5_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clk_mmcm_0/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_mmcm_0/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.602ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.367    -1.816    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.023    -1.793 r  clk_mmcm_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.286    -1.507    clk_mmcm_0/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.091    -1.416 r  clk_mmcm_0/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.106    -1.310    clk_mmcm_0/inst/seq_reg2[1]
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -2.085    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.045    -2.040 r  clk_mmcm_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.438    -1.602    clk_mmcm_0/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.095    -1.507    
    SLICE_X79Y99         FDRE (Hold_fdre_C_D)         0.006    -1.501    clk_mmcm_0/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.501    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 FSM_onehot_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  FSM_onehot_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.100    -0.465 r  FSM_onehot_cs_reg[3]/Q
                         net (fo=2, routed)           0.129    -0.337    FSM_onehot_cs_reg_n_0_[3]
    SLICE_X21Y285        LUT2 (Prop_lut2_I1_O)        0.028    -0.309 r  FSM_onehot_cs[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    FSM_onehot_cs[3]_i_1_n_0
    SLICE_X21Y285        FDRE                                         r  FSM_onehot_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.876    -0.595    clk_100M
    SLICE_X21Y285        FDRE                                         r  FSM_onehot_cs_reg[3]/C
                         clock pessimism              0.030    -0.565    
    SLICE_X21Y285        FDRE (Hold_fdre_C_D)         0.060    -0.505    FSM_onehot_cs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_ifc_top/u_sample_timer1/us_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.750%)  route 0.140ns (52.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.644    -0.573    u_ifc_top/u_sample_timer1/clk
    SLICE_X31Y282        FDCE                                         r  u_ifc_top/u_sample_timer1/us_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y282        FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  u_ifc_top/u_sample_timer1/us_cnt_reg[14]/Q
                         net (fo=3, routed)           0.140    -0.333    u_ifc_top/u_sample_timer1/us_cnt_reg_n_0_[14]
    SLICE_X31Y280        LUT6 (Prop_lut6_I3_O)        0.028    -0.305 r  u_ifc_top/u_sample_timer1/i5[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    u_ifc_top/u_sample_timer1/i5[14]_i_1_n_0
    SLICE_X31Y280        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.866    -0.605    u_ifc_top/u_sample_timer1/clk
    SLICE_X31Y280        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[14]/C
                         clock pessimism              0.042    -0.563    
    SLICE_X31Y280        FDRE (Hold_fdre_C_D)         0.060    -0.503    u_ifc_top/u_sample_timer1/i5_reg[14]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.463%)  route 0.098ns (35.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.654    -0.563    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y287        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y287        FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  u_ifc_top/u_sample_timer2/i5_reg[52]/Q
                         net (fo=3, routed)           0.098    -0.366    u_ifc_top/u_sample_timer2/i5_reg_n_0_[52]
    SLICE_X13Y287        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.289 r  u_ifc_top/u_sample_timer2/i5_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.289    u_ifc_top/u_sample_timer2/i50[52]
    SLICE_X13Y287        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.879    -0.592    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X13Y287        FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[52]/C
                         clock pessimism              0.029    -0.563    
    SLICE_X13Y287        FDRE (Hold_fdre_C_D)         0.071    -0.492    u_ifc_top/u_sample_timer2/i5_reg[52]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    clk_mmcm_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            1.409         10.000      8.592      BUFHCE_X0Y13     clk_mmcm_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X79Y99     clk_mmcm_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X79Y99     clk_mmcm_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X79Y99     clk_mmcm_0/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X79Y99     clk_mmcm_0/inst/seq_reg2_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X21Y285    sm_rstn_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X19Y279    u_ifc_top/u_sample_timer1/i1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X19Y279    u_ifc_top/u_sample_timer1/i1_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X79Y99     clk_mmcm_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X79Y99     clk_mmcm_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X79Y99     clk_mmcm_0/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X79Y99     clk_mmcm_0/inst/seq_reg2_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X21Y285    sm_rstn_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X19Y279    u_ifc_top/u_sample_timer1/i1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X19Y279    u_ifc_top/u_sample_timer1/i1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X19Y280    u_ifc_top/u_sample_timer1/i1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X19Y280    u_ifc_top/u_sample_timer1/i1_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X19Y281    u_ifc_top/u_sample_timer1/i1_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X34Y282    u_ifc_top/u_sample_timer1/us_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X34Y282    u_ifc_top/u_sample_timer1/us_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X33Y282    u_ifc_top/u_sample_timer1/us_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X33Y282    u_ifc_top/u_sample_timer1/us_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X33Y284    u_ifc_top/u_sample_timer1/us_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X33Y282    u_ifc_top/u_sample_timer1/us_cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X33Y282    u_ifc_top/u_sample_timer1/us_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X33Y284    u_ifc_top/u_sample_timer1/us_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X12Y279    u_ifc_top/u_sample_timer2/i5_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X13Y277    u_ifc_top/u_sample_timer2/i5_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y3    clk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.314ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.596ns  (logic 0.236ns (39.578%)  route 0.360ns (60.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y278                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X46Y278        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.360     0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X47Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X47Y278        FDCE (Setup_fdce_C_D)       -0.090     4.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.629ns  (logic 0.259ns (41.173%)  route 0.370ns (58.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y278                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X46Y278        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.370     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X47Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X47Y278        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.533ns  (logic 0.236ns (44.318%)  route 0.297ns (55.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X38Y281        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.297     0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X38Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X38Y280        FDCE (Setup_fdce_C_D)       -0.061     4.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.939    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.531ns  (logic 0.236ns (44.403%)  route 0.295ns (55.597%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X38Y281        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.295     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X38Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X38Y280        FDCE (Setup_fdce_C_D)       -0.060     4.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.940    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.592ns  (logic 0.259ns (43.769%)  route 0.333ns (56.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y278                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X46Y278        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.333     0.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y279        FDCE (Setup_fdce_C_D)        0.022     5.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.022    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.550ns  (logic 0.259ns (47.105%)  route 0.291ns (52.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X38Y281        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.291     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X39Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X39Y280        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.536ns  (logic 0.259ns (48.288%)  route 0.277ns (51.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X38Y281        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.277     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X39Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X39Y280        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.550ns  (logic 0.223ns (40.541%)  route 0.327ns (59.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y279        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.327     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X50Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y279        FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  4.471    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.338ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.600ns  (logic 0.204ns (34.018%)  route 0.396ns (65.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y280                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X36Y280        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.396     0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X38Y281        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y281        FDCE (Setup_fdce_C_D)       -0.062    32.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.938    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                 32.338    

Slack (MET) :             32.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.634ns  (logic 0.223ns (35.154%)  route 0.411ns (64.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y280                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X36Y280        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.411     0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X36Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y284        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                 32.356    

Slack (MET) :             32.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.585%)  route 0.299ns (59.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y277                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X47Y277        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.299     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X45Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X45Y277        FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 32.405    

Slack (MET) :             32.406ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.584ns  (logic 0.223ns (38.166%)  route 0.361ns (61.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y284                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X35Y284        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.361     0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X37Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y284        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                 32.406    

Slack (MET) :             32.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.584ns  (logic 0.223ns (38.188%)  route 0.361ns (61.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y284                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X35Y284        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.361     0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X36Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y284        FDCE (Setup_fdce_C_D)       -0.007    32.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.993    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                 32.409    

Slack (MET) :             32.423ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.861%)  route 0.283ns (58.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y278                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X47Y278        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.283     0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X44Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y278        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                 32.423    

Slack (MET) :             32.442ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.579ns  (logic 0.223ns (38.484%)  route 0.356ns (61.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y278                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X47Y278        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.356     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X46Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y278        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                 32.442    

Slack (MET) :             32.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.579ns  (logic 0.223ns (38.528%)  route 0.356ns (61.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y277                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X47Y277        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.356     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X46Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y278        FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                 32.443    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_COMM_DATA_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.352ns (14.982%)  route 1.997ns (85.018%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 3.306 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.434    -2.230    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.223    -2.007 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=8, routed)           1.008    -0.999    u_ifc_top/u_delay_cy_checksum_r_2cy/Q[0]
    SLICE_X12Y269        LUT6 (Prop_lut6_I4_O)        0.043    -0.956 r  u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data[0]_i_1__0/O
                         net (fo=3, routed)           0.332    -0.624    u_ifc_top/signal_in0
    SLICE_X15Y269        LUT5 (Prop_lut5_I0_O)        0.043    -0.581 r  u_ifc_top/FPGA_COMM_DATA[15]_i_3/O
                         net (fo=17, routed)          0.240    -0.341    u_ifc_top/u_delay_cy_ws1/FPGA_COMM_DATA_reg[0]
    SLICE_X14Y269        LUT6 (Prop_lut6_I0_O)        0.043    -0.298 r  u_ifc_top/u_delay_cy_ws1/FPGA_COMM_DATA[15]_i_1/O
                         net (fo=16, routed)          0.417     0.119    u_ifc_top/u_delay_cy_ws1_n_71
    SLICE_X11Y271        FDCE                                         r  u_ifc_top/FPGA_COMM_DATA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.269     3.306    u_ifc_top/clk_200M
    SLICE_X11Y271        FDCE                                         r  u_ifc_top/FPGA_COMM_DATA_reg[1]/C
                         clock pessimism             -0.836     2.470    
                         clock uncertainty           -0.186     2.283    
    SLICE_X11Y271        FDCE (Setup_fdce_C_CE)      -0.201     2.082    u_ifc_top/FPGA_COMM_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                          2.082    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_COMM_DATA_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.352ns (15.114%)  route 1.977ns (84.886%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 3.308 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.434    -2.230    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.223    -2.007 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=8, routed)           1.008    -0.999    u_ifc_top/u_delay_cy_checksum_r_2cy/Q[0]
    SLICE_X12Y269        LUT6 (Prop_lut6_I4_O)        0.043    -0.956 r  u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data[0]_i_1__0/O
                         net (fo=3, routed)           0.332    -0.624    u_ifc_top/signal_in0
    SLICE_X15Y269        LUT5 (Prop_lut5_I0_O)        0.043    -0.581 r  u_ifc_top/FPGA_COMM_DATA[15]_i_3/O
                         net (fo=17, routed)          0.240    -0.341    u_ifc_top/u_delay_cy_ws1/FPGA_COMM_DATA_reg[0]
    SLICE_X14Y269        LUT6 (Prop_lut6_I0_O)        0.043    -0.298 r  u_ifc_top/u_delay_cy_ws1/FPGA_COMM_DATA[15]_i_1/O
                         net (fo=16, routed)          0.397     0.099    u_ifc_top/u_delay_cy_ws1_n_71
    SLICE_X11Y270        FDCE                                         r  u_ifc_top/FPGA_COMM_DATA_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.271     3.308    u_ifc_top/clk_200M
    SLICE_X11Y270        FDCE                                         r  u_ifc_top/FPGA_COMM_DATA_reg[12]/C
                         clock pessimism             -0.836     2.472    
                         clock uncertainty           -0.186     2.285    
    SLICE_X11Y270        FDCE (Setup_fdce_C_CE)      -0.201     2.084    u_ifc_top/FPGA_COMM_DATA_reg[12]
  -------------------------------------------------------------------
                         required time                          2.084    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/pi_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.309ns (13.474%)  route 1.984ns (86.526%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 3.305 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.434    -2.230    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.223    -2.007 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=8, routed)           1.008    -0.999    u_ifc_top/u_delay_cy_checksum_r_2cy/Q[0]
    SLICE_X12Y269        LUT6 (Prop_lut6_I4_O)        0.043    -0.956 r  u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data[0]_i_1__0/O
                         net (fo=3, routed)           0.468    -0.488    u_ifc_top/u_get_signal_edge_read_st/pi_reg[0][0]
    SLICE_X15Y273        LUT4 (Prop_lut4_I1_O)        0.043    -0.445 r  u_ifc_top/u_get_signal_edge_read_st/pi[15]_i_1/O
                         net (fo=16, routed)          0.508     0.063    u_ifc_top/pi
    SLICE_X15Y272        FDCE                                         r  u_ifc_top/pi_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.268     3.305    u_ifc_top/clk_200M
    SLICE_X15Y272        FDCE                                         r  u_ifc_top/pi_reg[0]/C
                         clock pessimism             -0.836     2.469    
                         clock uncertainty           -0.186     2.282    
    SLICE_X15Y272        FDCE (Setup_fdce_C_CE)      -0.201     2.081    u_ifc_top/pi_reg[0]
  -------------------------------------------------------------------
                         required time                          2.081    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/pi_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.309ns (13.474%)  route 1.984ns (86.526%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 3.305 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.434    -2.230    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.223    -2.007 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=8, routed)           1.008    -0.999    u_ifc_top/u_delay_cy_checksum_r_2cy/Q[0]
    SLICE_X12Y269        LUT6 (Prop_lut6_I4_O)        0.043    -0.956 r  u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data[0]_i_1__0/O
                         net (fo=3, routed)           0.468    -0.488    u_ifc_top/u_get_signal_edge_read_st/pi_reg[0][0]
    SLICE_X15Y273        LUT4 (Prop_lut4_I1_O)        0.043    -0.445 r  u_ifc_top/u_get_signal_edge_read_st/pi[15]_i_1/O
                         net (fo=16, routed)          0.508     0.063    u_ifc_top/pi
    SLICE_X15Y272        FDCE                                         r  u_ifc_top/pi_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.268     3.305    u_ifc_top/clk_200M
    SLICE_X15Y272        FDCE                                         r  u_ifc_top/pi_reg[7]/C
                         clock pessimism             -0.836     2.469    
                         clock uncertainty           -0.186     2.282    
    SLICE_X15Y272        FDCE (Setup_fdce_C_CE)      -0.201     2.081    u_ifc_top/pi_reg[7]
  -------------------------------------------------------------------
                         required time                          2.081    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/pi_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.309ns (13.474%)  route 1.984ns (86.526%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 3.305 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.434    -2.230    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.223    -2.007 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=8, routed)           1.008    -0.999    u_ifc_top/u_delay_cy_checksum_r_2cy/Q[0]
    SLICE_X12Y269        LUT6 (Prop_lut6_I4_O)        0.043    -0.956 r  u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data[0]_i_1__0/O
                         net (fo=3, routed)           0.468    -0.488    u_ifc_top/u_get_signal_edge_read_st/pi_reg[0][0]
    SLICE_X15Y273        LUT4 (Prop_lut4_I1_O)        0.043    -0.445 r  u_ifc_top/u_get_signal_edge_read_st/pi[15]_i_1/O
                         net (fo=16, routed)          0.508     0.063    u_ifc_top/pi
    SLICE_X15Y272        FDCE                                         r  u_ifc_top/pi_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.268     3.305    u_ifc_top/clk_200M
    SLICE_X15Y272        FDCE                                         r  u_ifc_top/pi_reg[8]/C
                         clock pessimism             -0.836     2.469    
                         clock uncertainty           -0.186     2.282    
    SLICE_X15Y272        FDCE (Setup_fdce_C_CE)      -0.201     2.081    u_ifc_top/pi_reg[8]
  -------------------------------------------------------------------
                         required time                          2.081    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/pi_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.309ns (13.552%)  route 1.971ns (86.448%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 3.306 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.434    -2.230    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.223    -2.007 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=8, routed)           1.008    -0.999    u_ifc_top/u_delay_cy_checksum_r_2cy/Q[0]
    SLICE_X12Y269        LUT6 (Prop_lut6_I4_O)        0.043    -0.956 r  u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data[0]_i_1__0/O
                         net (fo=3, routed)           0.468    -0.488    u_ifc_top/u_get_signal_edge_read_st/pi_reg[0][0]
    SLICE_X15Y273        LUT4 (Prop_lut4_I1_O)        0.043    -0.445 r  u_ifc_top/u_get_signal_edge_read_st/pi[15]_i_1/O
                         net (fo=16, routed)          0.495     0.050    u_ifc_top/pi
    SLICE_X13Y271        FDCE                                         r  u_ifc_top/pi_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.269     3.306    u_ifc_top/clk_200M
    SLICE_X13Y271        FDCE                                         r  u_ifc_top/pi_reg[10]/C
                         clock pessimism             -0.836     2.470    
                         clock uncertainty           -0.186     2.283    
    SLICE_X13Y271        FDCE (Setup_fdce_C_CE)      -0.201     2.082    u_ifc_top/pi_reg[10]
  -------------------------------------------------------------------
                         required time                          2.082    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/pi_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.309ns (13.635%)  route 1.957ns (86.365%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 3.304 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.434    -2.230    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.223    -2.007 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=8, routed)           1.008    -0.999    u_ifc_top/u_delay_cy_checksum_r_2cy/Q[0]
    SLICE_X12Y269        LUT6 (Prop_lut6_I4_O)        0.043    -0.956 r  u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data[0]_i_1__0/O
                         net (fo=3, routed)           0.468    -0.488    u_ifc_top/u_get_signal_edge_read_st/pi_reg[0][0]
    SLICE_X15Y273        LUT4 (Prop_lut4_I1_O)        0.043    -0.445 r  u_ifc_top/u_get_signal_edge_read_st/pi[15]_i_1/O
                         net (fo=16, routed)          0.481     0.036    u_ifc_top/pi
    SLICE_X15Y273        FDCE                                         r  u_ifc_top/pi_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.267     3.304    u_ifc_top/clk_200M
    SLICE_X15Y273        FDCE                                         r  u_ifc_top/pi_reg[11]/C
                         clock pessimism             -0.836     2.468    
                         clock uncertainty           -0.186     2.281    
    SLICE_X15Y273        FDCE (Setup_fdce_C_CE)      -0.201     2.080    u_ifc_top/pi_reg[11]
  -------------------------------------------------------------------
                         required time                          2.080    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_COMM_DATA_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.352ns (15.543%)  route 1.913ns (84.456%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 3.308 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.434    -2.230    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.223    -2.007 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=8, routed)           1.008    -0.999    u_ifc_top/u_delay_cy_checksum_r_2cy/Q[0]
    SLICE_X12Y269        LUT6 (Prop_lut6_I4_O)        0.043    -0.956 r  u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data[0]_i_1__0/O
                         net (fo=3, routed)           0.332    -0.624    u_ifc_top/signal_in0
    SLICE_X15Y269        LUT5 (Prop_lut5_I0_O)        0.043    -0.581 r  u_ifc_top/FPGA_COMM_DATA[15]_i_3/O
                         net (fo=17, routed)          0.240    -0.341    u_ifc_top/u_delay_cy_ws1/FPGA_COMM_DATA_reg[0]
    SLICE_X14Y269        LUT6 (Prop_lut6_I0_O)        0.043    -0.298 r  u_ifc_top/u_delay_cy_ws1/FPGA_COMM_DATA[15]_i_1/O
                         net (fo=16, routed)          0.333     0.034    u_ifc_top/u_delay_cy_ws1_n_71
    SLICE_X15Y270        FDCE                                         r  u_ifc_top/FPGA_COMM_DATA_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.271     3.308    u_ifc_top/clk_200M
    SLICE_X15Y270        FDCE                                         r  u_ifc_top/FPGA_COMM_DATA_reg[6]/C
                         clock pessimism             -0.836     2.472    
                         clock uncertainty           -0.186     2.285    
    SLICE_X15Y270        FDCE (Setup_fdce_C_CE)      -0.201     2.084    u_ifc_top/FPGA_COMM_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                          2.084    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_COMM_DATA_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.352ns (15.543%)  route 1.913ns (84.456%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 3.308 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.434    -2.230    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.223    -2.007 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=8, routed)           1.008    -0.999    u_ifc_top/u_delay_cy_checksum_r_2cy/Q[0]
    SLICE_X12Y269        LUT6 (Prop_lut6_I4_O)        0.043    -0.956 r  u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data[0]_i_1__0/O
                         net (fo=3, routed)           0.332    -0.624    u_ifc_top/signal_in0
    SLICE_X15Y269        LUT5 (Prop_lut5_I0_O)        0.043    -0.581 r  u_ifc_top/FPGA_COMM_DATA[15]_i_3/O
                         net (fo=17, routed)          0.240    -0.341    u_ifc_top/u_delay_cy_ws1/FPGA_COMM_DATA_reg[0]
    SLICE_X14Y269        LUT6 (Prop_lut6_I0_O)        0.043    -0.298 r  u_ifc_top/u_delay_cy_ws1/FPGA_COMM_DATA[15]_i_1/O
                         net (fo=16, routed)          0.333     0.034    u_ifc_top/u_delay_cy_ws1_n_71
    SLICE_X15Y270        FDCE                                         r  u_ifc_top/FPGA_COMM_DATA_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.271     3.308    u_ifc_top/clk_200M
    SLICE_X15Y270        FDCE                                         r  u_ifc_top/FPGA_COMM_DATA_reg[9]/C
                         clock pessimism             -0.836     2.472    
                         clock uncertainty           -0.186     2.285    
    SLICE_X15Y270        FDCE (Setup_fdce_C_CE)      -0.201     2.084    u_ifc_top/FPGA_COMM_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                          2.084    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/pi_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.309ns (13.552%)  route 1.971ns (86.448%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 3.306 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.434    -2.230    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.223    -2.007 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=8, routed)           1.008    -0.999    u_ifc_top/u_delay_cy_checksum_r_2cy/Q[0]
    SLICE_X12Y269        LUT6 (Prop_lut6_I4_O)        0.043    -0.956 r  u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data[0]_i_1__0/O
                         net (fo=3, routed)           0.468    -0.488    u_ifc_top/u_get_signal_edge_read_st/pi_reg[0][0]
    SLICE_X15Y273        LUT4 (Prop_lut4_I1_O)        0.043    -0.445 r  u_ifc_top/u_get_signal_edge_read_st/pi[15]_i_1/O
                         net (fo=16, routed)          0.495     0.050    u_ifc_top/pi
    SLICE_X12Y271        FDCE                                         r  u_ifc_top/pi_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.269     3.306    u_ifc_top/clk_200M
    SLICE_X12Y271        FDCE                                         r  u_ifc_top/pi_reg[1]/C
                         clock pessimism             -0.836     2.470    
                         clock uncertainty           -0.186     2.283    
    SLICE_X12Y271        FDCE (Setup_fdce_C_CE)      -0.178     2.105    u_ifc_top/pi_reg[1]
  -------------------------------------------------------------------
                         required time                          2.105    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  2.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.128ns (18.487%)  route 0.564ns (81.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.598ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.646    -0.571    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.100    -0.471 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=8, routed)           0.564     0.093    u_ifc_top/u_delay_cy_checksum_r_2cy/Q[0]
    SLICE_X12Y269        LUT6 (Prop_lut6_I4_O)        0.028     0.121 r  u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data[0]_i_1__0/O
                         net (fo=3, routed)           0.000     0.121    u_ifc_top/u_delay_cy_checksum_r_2cy/D[0]
    SLICE_X12Y269        FDCE                                         r  u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.873    -0.598    u_ifc_top/u_delay_cy_checksum_r_2cy/clk_200M
    SLICE_X12Y269        FDCE                                         r  u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data_reg[0]/C
                         clock pessimism              0.325    -0.273    
                         clock uncertainty            0.186    -0.087    
    SLICE_X12Y269        FDCE (Hold_fdce_C_D)         0.087     0.000    u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_ifc_top/sw_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.107ns (16.954%)  route 0.524ns (83.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.644    -0.573    u_ifc_top/clk_100M
    SLICE_X12Y275        FDRE                                         r  u_ifc_top/sw_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y275        FDRE (Prop_fdre_C_Q)         0.107    -0.466 r  u_ifc_top/sw_rst_n_reg/Q
                         net (fo=1, routed)           0.524     0.058    u_ifc_top/u_get_signal_edge_sw/D[0]
    SLICE_X12Y278        FDCE                                         r  u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.871    -0.600    u_ifc_top/u_get_signal_edge_sw/clk_200M
    SLICE_X12Y278        FDCE                                         r  u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.275    
                         clock uncertainty            0.186    -0.089    
    SLICE_X12Y278        FDCE (Hold_fdce_C_D)         0.004    -0.085    u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.100ns (14.896%)  route 0.571ns (85.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.646    -0.571    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.100    -0.471 r  u_ifc_top/FSM_onehot_cs_reg[5]/Q
                         net (fo=8, routed)           0.571     0.100    u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]_1[0]
    SLICE_X13Y272        FDCE                                         r  u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.870    -0.601    u_ifc_top/u_get_signal_edge_write_st/clk_200M
    SLICE_X13Y272        FDCE                                         r  u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.276    
                         clock uncertainty            0.186    -0.090    
    SLICE_X13Y272        FDCE (Hold_fdce_C_D)         0.039    -0.051    u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_ifc_top/u_sample_timer1/clk_o1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.100ns (14.795%)  route 0.576ns (85.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.649    -0.568    u_ifc_top/u_sample_timer1/clk
    SLICE_X19Y280        FDCE                                         r  u_ifc_top/u_sample_timer1/clk_o1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y280        FDCE (Prop_fdce_C_Q)         0.100    -0.468 r  u_ifc_top/u_sample_timer1/clk_o1_reg/Q
                         net (fo=2, routed)           0.576     0.108    u_ifc_top/u_get_signal_edge_clko1/D[0]
    SLICE_X20Y280        FDCE                                         r  u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.871    -0.600    u_ifc_top/u_get_signal_edge_clko1/clk_200M
    SLICE_X20Y280        FDCE                                         r  u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.275    
                         clock uncertainty            0.186    -0.089    
    SLICE_X20Y280        FDCE (Hold_fdce_C_D)         0.040    -0.049    u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_ifc_top/u_sample_timer1/clk_o5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.100ns (14.747%)  route 0.578ns (85.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.648    -0.569    u_ifc_top/u_sample_timer1/clk
    SLICE_X21Y280        FDRE                                         r  u_ifc_top/u_sample_timer1/clk_o5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y280        FDRE (Prop_fdre_C_Q)         0.100    -0.469 r  u_ifc_top/u_sample_timer1/clk_o5_reg/Q
                         net (fo=2, routed)           0.578     0.109    u_ifc_top/u_get_signal_edge_clko5/D[0]
    SLICE_X20Y280        FDCE                                         r  u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.871    -0.600    u_ifc_top/u_get_signal_edge_clko5/clk_200M
    SLICE_X20Y280        FDCE                                         r  u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.275    
                         clock uncertainty            0.186    -0.089    
    SLICE_X20Y280        FDCE (Hold_fdce_C_D)         0.040    -0.049    u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.100ns (14.285%)  route 0.600ns (85.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.598ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.646    -0.571    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.100    -0.471 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=8, routed)           0.600     0.129    u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]_1[0]
    SLICE_X12Y269        FDCE                                         r  u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.873    -0.598    u_ifc_top/u_get_signal_edge_read_st/clk_200M
    SLICE_X12Y269        FDCE                                         r  u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.273    
                         clock uncertainty            0.186    -0.087    
    SLICE_X12Y269        FDCE (Hold_fdce_C_D)         0.040    -0.047    u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_ifc_top/u_sample_timer2/clk_o5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.100ns (14.396%)  route 0.595ns (85.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.648    -0.569    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X21Y280        FDRE                                         r  u_ifc_top/u_sample_timer2/clk_o5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y280        FDRE (Prop_fdre_C_Q)         0.100    -0.469 r  u_ifc_top/u_sample_timer2/clk_o5_reg/Q
                         net (fo=2, routed)           0.595     0.125    u_ifc_top/u_get_signal_edge_clk_sencond/D[0]
    SLICE_X22Y280        FDCE                                         r  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.870    -0.601    u_ifc_top/u_get_signal_edge_clk_sencond/clk_200M
    SLICE_X22Y280        FDCE                                         r  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.276    
                         clock uncertainty            0.186    -0.090    
    SLICE_X22Y280        FDCE (Hold_fdce_C_D)         0.037    -0.053    u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/delay_flag2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.146ns (18.710%)  route 0.634ns (81.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.645    -0.572    u_ifc_top/clk_100M
    SLICE_X10Y275        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y275        FDRE (Prop_fdre_C_Q)         0.118    -0.454 r  u_ifc_top/FSM_onehot_cs_reg[2]/Q
                         net (fo=5, routed)           0.634     0.180    u_ifc_top/FSM_onehot_cs_reg_n_0_[2]
    SLICE_X10Y276        LUT6 (Prop_lut6_I4_O)        0.028     0.208 r  u_ifc_top/delay_flag2_i_1/O
                         net (fo=1, routed)           0.000     0.208    u_ifc_top/delay_flag2_i_1_n_0
    SLICE_X10Y276        FDRE                                         r  u_ifc_top/delay_flag2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.868    -0.603    u_ifc_top/clk_200M
    SLICE_X10Y276        FDRE                                         r  u_ifc_top/delay_flag2_reg/C
                         clock pessimism              0.325    -0.278    
                         clock uncertainty            0.186    -0.092    
    SLICE_X10Y276        FDRE (Hold_fdre_C_D)         0.087    -0.005    u_ifc_top/delay_flag2_reg
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_delay_cy_checksum_w_1cy/prev_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.913%)  route 0.792ns (86.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.646    -0.571    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y273        FDRE (Prop_fdre_C_Q)         0.100    -0.471 r  u_ifc_top/FSM_onehot_cs_reg[5]/Q
                         net (fo=8, routed)           0.486     0.015    u_ifc_top/u_delay_cy_cs_pe_1/Q[0]
    SLICE_X14Y272        LUT6 (Prop_lut6_I5_O)        0.028     0.043 r  u_ifc_top/u_delay_cy_cs_pe_1/prev_data[0]_i_1/O
                         net (fo=2, routed)           0.306     0.349    u_ifc_top/u_delay_cy_checksum_w_1cy/prev_data_reg[0]_1[0]
    SLICE_X15Y274        FDCE                                         r  u_ifc_top/u_delay_cy_checksum_w_1cy/prev_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.867    -0.604    u_ifc_top/u_delay_cy_checksum_w_1cy/clk_200M
    SLICE_X15Y274        FDCE                                         r  u_ifc_top/u_delay_cy_checksum_w_1cy/prev_data_reg[0]/C
                         clock pessimism              0.325    -0.279    
                         clock uncertainty            0.186    -0.093    
    SLICE_X15Y274        FDCE (Hold_fdce_C_D)         0.032    -0.061    u_ifc_top/u_delay_cy_checksum_w_1cy/prev_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_delay_cy_rs_1/signal_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.157ns (17.445%)  route 0.743ns (82.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.598ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.530     0.335    u_ifc_top/u_delay_cy_rs_1/rst_n
    SLICE_X15Y280        FDRE                                         r  u_ifc_top/u_delay_cy_rs_1/signal_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.873    -0.598    u_ifc_top/u_delay_cy_rs_1/clk_200M
    SLICE_X15Y280        FDRE                                         r  u_ifc_top/u_delay_cy_rs_1/signal_out_reg/C
                         clock pessimism              0.325    -0.273    
                         clock uncertainty            0.186    -0.087    
    SLICE_X15Y280        FDRE (Hold_fdre_C_CE)        0.010    -0.077    u_ifc_top/u_delay_cy_rs_1/signal_out_reg
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.745ns  (logic 1.425ns (38.047%)  route 2.320ns (61.953%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 8.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns = ( 2.763 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.427     2.763    u_ifc_top/clk_200M
    SLICE_X28Y277        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y277        FDPE (Prop_fdpe_C_Q)         0.223     2.986 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.475     3.461    u_ifc_top/u_sample_timer1/scp_period[4]
    SLICE_X26Y278        LUT6 (Prop_lut6_I1_O)        0.043     3.504 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_38/O
                         net (fo=3, routed)           0.119     3.623    u_ifc_top/u_sample_timer1/us_cnt[15]_i_38_n_0
    SLICE_X26Y278        LUT4 (Prop_lut4_I1_O)        0.043     3.666 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=18, routed)          0.345     4.011    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X27Y279        LUT4 (Prop_lut4_I0_O)        0.043     4.054 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_48/O
                         net (fo=1, routed)           0.000     4.054    u_ifc_top/u_sample_timer1/us_cnt[15]_i_48_n_0
    SLICE_X27Y279        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.321 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.321    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40_n_0
    SLICE_X27Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.374 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.374    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33_n_0
    SLICE_X27Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.427 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.427    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30_n_0
    SLICE_X27Y282        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.504 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_29/CO[1]
                         net (fo=1, routed)           0.216     4.720    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X26Y282        LUT4 (Prop_lut4_I1_O)        0.122     4.842 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_28/O
                         net (fo=1, routed)           0.000     4.842    u_ifc_top/u_sample_timer1/us_cnt[15]_i_28_n_0
    SLICE_X26Y282        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.101 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.101    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18_n_0
    SLICE_X26Y283        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.178 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=8, routed)           0.202     5.380    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X27Y283        LUT5 (Prop_lut5_I0_O)        0.122     5.502 r  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=2, routed)           0.331     5.833    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X31Y283        LUT6 (Prop_lut6_I1_O)        0.043     5.876 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.633     6.508    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X30Y288        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.270     8.307    u_ifc_top/u_sample_timer1/clk
    SLICE_X30Y288        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[57]/C
                         clock pessimism             -0.836     7.471    
                         clock uncertainty           -0.186     7.284    
    SLICE_X30Y288        FDRE (Setup_fdre_C_R)       -0.304     6.980    u_ifc_top/u_sample_timer1/i5_reg[57]
  -------------------------------------------------------------------
                         required time                          6.980    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.745ns  (logic 1.425ns (38.047%)  route 2.320ns (61.953%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 8.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns = ( 2.763 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.427     2.763    u_ifc_top/clk_200M
    SLICE_X28Y277        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y277        FDPE (Prop_fdpe_C_Q)         0.223     2.986 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.475     3.461    u_ifc_top/u_sample_timer1/scp_period[4]
    SLICE_X26Y278        LUT6 (Prop_lut6_I1_O)        0.043     3.504 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_38/O
                         net (fo=3, routed)           0.119     3.623    u_ifc_top/u_sample_timer1/us_cnt[15]_i_38_n_0
    SLICE_X26Y278        LUT4 (Prop_lut4_I1_O)        0.043     3.666 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=18, routed)          0.345     4.011    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X27Y279        LUT4 (Prop_lut4_I0_O)        0.043     4.054 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_48/O
                         net (fo=1, routed)           0.000     4.054    u_ifc_top/u_sample_timer1/us_cnt[15]_i_48_n_0
    SLICE_X27Y279        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.321 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.321    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40_n_0
    SLICE_X27Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.374 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.374    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33_n_0
    SLICE_X27Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.427 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.427    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30_n_0
    SLICE_X27Y282        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.504 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_29/CO[1]
                         net (fo=1, routed)           0.216     4.720    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X26Y282        LUT4 (Prop_lut4_I1_O)        0.122     4.842 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_28/O
                         net (fo=1, routed)           0.000     4.842    u_ifc_top/u_sample_timer1/us_cnt[15]_i_28_n_0
    SLICE_X26Y282        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.101 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.101    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18_n_0
    SLICE_X26Y283        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.178 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=8, routed)           0.202     5.380    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X27Y283        LUT5 (Prop_lut5_I0_O)        0.122     5.502 r  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=2, routed)           0.331     5.833    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X31Y283        LUT6 (Prop_lut6_I1_O)        0.043     5.876 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.633     6.508    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X30Y288        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.270     8.307    u_ifc_top/u_sample_timer1/clk
    SLICE_X30Y288        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[58]/C
                         clock pessimism             -0.836     7.471    
                         clock uncertainty           -0.186     7.284    
    SLICE_X30Y288        FDRE (Setup_fdre_C_R)       -0.304     6.980    u_ifc_top/u_sample_timer1/i5_reg[58]
  -------------------------------------------------------------------
                         required time                          6.980    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.745ns  (logic 1.425ns (38.047%)  route 2.320ns (61.953%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 8.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns = ( 2.763 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.427     2.763    u_ifc_top/clk_200M
    SLICE_X28Y277        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y277        FDPE (Prop_fdpe_C_Q)         0.223     2.986 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.475     3.461    u_ifc_top/u_sample_timer1/scp_period[4]
    SLICE_X26Y278        LUT6 (Prop_lut6_I1_O)        0.043     3.504 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_38/O
                         net (fo=3, routed)           0.119     3.623    u_ifc_top/u_sample_timer1/us_cnt[15]_i_38_n_0
    SLICE_X26Y278        LUT4 (Prop_lut4_I1_O)        0.043     3.666 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=18, routed)          0.345     4.011    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X27Y279        LUT4 (Prop_lut4_I0_O)        0.043     4.054 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_48/O
                         net (fo=1, routed)           0.000     4.054    u_ifc_top/u_sample_timer1/us_cnt[15]_i_48_n_0
    SLICE_X27Y279        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.321 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.321    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40_n_0
    SLICE_X27Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.374 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.374    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33_n_0
    SLICE_X27Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.427 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.427    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30_n_0
    SLICE_X27Y282        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.504 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_29/CO[1]
                         net (fo=1, routed)           0.216     4.720    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X26Y282        LUT4 (Prop_lut4_I1_O)        0.122     4.842 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_28/O
                         net (fo=1, routed)           0.000     4.842    u_ifc_top/u_sample_timer1/us_cnt[15]_i_28_n_0
    SLICE_X26Y282        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.101 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.101    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18_n_0
    SLICE_X26Y283        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.178 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=8, routed)           0.202     5.380    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X27Y283        LUT5 (Prop_lut5_I0_O)        0.122     5.502 r  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=2, routed)           0.331     5.833    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X31Y283        LUT6 (Prop_lut6_I1_O)        0.043     5.876 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.633     6.508    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X30Y288        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.270     8.307    u_ifc_top/u_sample_timer1/clk
    SLICE_X30Y288        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[59]/C
                         clock pessimism             -0.836     7.471    
                         clock uncertainty           -0.186     7.284    
    SLICE_X30Y288        FDRE (Setup_fdre_C_R)       -0.304     6.980    u_ifc_top/u_sample_timer1/i5_reg[59]
  -------------------------------------------------------------------
                         required time                          6.980    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.745ns  (logic 1.425ns (38.047%)  route 2.320ns (61.953%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 8.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns = ( 2.763 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.427     2.763    u_ifc_top/clk_200M
    SLICE_X28Y277        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y277        FDPE (Prop_fdpe_C_Q)         0.223     2.986 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.475     3.461    u_ifc_top/u_sample_timer1/scp_period[4]
    SLICE_X26Y278        LUT6 (Prop_lut6_I1_O)        0.043     3.504 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_38/O
                         net (fo=3, routed)           0.119     3.623    u_ifc_top/u_sample_timer1/us_cnt[15]_i_38_n_0
    SLICE_X26Y278        LUT4 (Prop_lut4_I1_O)        0.043     3.666 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=18, routed)          0.345     4.011    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X27Y279        LUT4 (Prop_lut4_I0_O)        0.043     4.054 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_48/O
                         net (fo=1, routed)           0.000     4.054    u_ifc_top/u_sample_timer1/us_cnt[15]_i_48_n_0
    SLICE_X27Y279        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.321 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.321    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40_n_0
    SLICE_X27Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.374 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.374    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33_n_0
    SLICE_X27Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.427 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.427    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30_n_0
    SLICE_X27Y282        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.504 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_29/CO[1]
                         net (fo=1, routed)           0.216     4.720    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X26Y282        LUT4 (Prop_lut4_I1_O)        0.122     4.842 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_28/O
                         net (fo=1, routed)           0.000     4.842    u_ifc_top/u_sample_timer1/us_cnt[15]_i_28_n_0
    SLICE_X26Y282        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.101 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.101    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18_n_0
    SLICE_X26Y283        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.178 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=8, routed)           0.202     5.380    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X27Y283        LUT5 (Prop_lut5_I0_O)        0.122     5.502 r  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=2, routed)           0.331     5.833    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X31Y283        LUT6 (Prop_lut6_I1_O)        0.043     5.876 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.633     6.508    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X30Y288        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.270     8.307    u_ifc_top/u_sample_timer1/clk
    SLICE_X30Y288        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[60]/C
                         clock pessimism             -0.836     7.471    
                         clock uncertainty           -0.186     7.284    
    SLICE_X30Y288        FDRE (Setup_fdre_C_R)       -0.304     6.980    u_ifc_top/u_sample_timer1/i5_reg[60]
  -------------------------------------------------------------------
                         required time                          6.980    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.840ns  (logic 1.425ns (37.106%)  route 2.415ns (62.894%))
  Logic Levels:           12  (CARRY4=6 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 8.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns = ( 2.763 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.427     2.763    u_ifc_top/clk_200M
    SLICE_X28Y277        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y277        FDPE (Prop_fdpe_C_Q)         0.223     2.986 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.475     3.461    u_ifc_top/u_sample_timer1/scp_period[4]
    SLICE_X26Y278        LUT6 (Prop_lut6_I1_O)        0.043     3.504 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_38/O
                         net (fo=3, routed)           0.119     3.623    u_ifc_top/u_sample_timer1/us_cnt[15]_i_38_n_0
    SLICE_X26Y278        LUT4 (Prop_lut4_I1_O)        0.043     3.666 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=18, routed)          0.345     4.011    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X27Y279        LUT4 (Prop_lut4_I0_O)        0.043     4.054 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_48/O
                         net (fo=1, routed)           0.000     4.054    u_ifc_top/u_sample_timer1/us_cnt[15]_i_48_n_0
    SLICE_X27Y279        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.321 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.321    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40_n_0
    SLICE_X27Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.374 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.374    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33_n_0
    SLICE_X27Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.427 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.427    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30_n_0
    SLICE_X27Y282        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.504 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_29/CO[1]
                         net (fo=1, routed)           0.216     4.720    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X26Y282        LUT4 (Prop_lut4_I1_O)        0.122     4.842 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_28/O
                         net (fo=1, routed)           0.000     4.842    u_ifc_top/u_sample_timer1/us_cnt[15]_i_28_n_0
    SLICE_X26Y282        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.101 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.101    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18_n_0
    SLICE_X26Y283        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.178 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=8, routed)           0.331     5.509    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X31Y283        LUT4 (Prop_lut4_I1_O)        0.122     5.631 f  u_ifc_top/u_sample_timer1/i5[15]_i_3/O
                         net (fo=18, routed)          0.258     5.889    u_ifc_top/u_sample_timer1/i5[15]_i_3_n_0
    SLICE_X31Y283        LUT6 (Prop_lut6_I2_O)        0.043     5.932 r  u_ifc_top/u_sample_timer1/i5[15]_i_1/O
                         net (fo=64, routed)          0.671     6.603    u_ifc_top/u_sample_timer1/i5
    SLICE_X30Y287        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.270     8.307    u_ifc_top/u_sample_timer1/clk
    SLICE_X30Y287        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[53]/C
                         clock pessimism             -0.836     7.471    
                         clock uncertainty           -0.186     7.284    
    SLICE_X30Y287        FDRE (Setup_fdre_C_CE)      -0.201     7.083    u_ifc_top/u_sample_timer1/i5_reg[53]
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.840ns  (logic 1.425ns (37.106%)  route 2.415ns (62.894%))
  Logic Levels:           12  (CARRY4=6 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 8.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns = ( 2.763 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.427     2.763    u_ifc_top/clk_200M
    SLICE_X28Y277        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y277        FDPE (Prop_fdpe_C_Q)         0.223     2.986 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.475     3.461    u_ifc_top/u_sample_timer1/scp_period[4]
    SLICE_X26Y278        LUT6 (Prop_lut6_I1_O)        0.043     3.504 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_38/O
                         net (fo=3, routed)           0.119     3.623    u_ifc_top/u_sample_timer1/us_cnt[15]_i_38_n_0
    SLICE_X26Y278        LUT4 (Prop_lut4_I1_O)        0.043     3.666 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=18, routed)          0.345     4.011    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X27Y279        LUT4 (Prop_lut4_I0_O)        0.043     4.054 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_48/O
                         net (fo=1, routed)           0.000     4.054    u_ifc_top/u_sample_timer1/us_cnt[15]_i_48_n_0
    SLICE_X27Y279        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.321 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.321    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40_n_0
    SLICE_X27Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.374 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.374    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33_n_0
    SLICE_X27Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.427 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.427    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30_n_0
    SLICE_X27Y282        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.504 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_29/CO[1]
                         net (fo=1, routed)           0.216     4.720    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X26Y282        LUT4 (Prop_lut4_I1_O)        0.122     4.842 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_28/O
                         net (fo=1, routed)           0.000     4.842    u_ifc_top/u_sample_timer1/us_cnt[15]_i_28_n_0
    SLICE_X26Y282        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.101 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.101    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18_n_0
    SLICE_X26Y283        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.178 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=8, routed)           0.331     5.509    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X31Y283        LUT4 (Prop_lut4_I1_O)        0.122     5.631 f  u_ifc_top/u_sample_timer1/i5[15]_i_3/O
                         net (fo=18, routed)          0.258     5.889    u_ifc_top/u_sample_timer1/i5[15]_i_3_n_0
    SLICE_X31Y283        LUT6 (Prop_lut6_I2_O)        0.043     5.932 r  u_ifc_top/u_sample_timer1/i5[15]_i_1/O
                         net (fo=64, routed)          0.671     6.603    u_ifc_top/u_sample_timer1/i5
    SLICE_X30Y287        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.270     8.307    u_ifc_top/u_sample_timer1/clk
    SLICE_X30Y287        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[54]/C
                         clock pessimism             -0.836     7.471    
                         clock uncertainty           -0.186     7.284    
    SLICE_X30Y287        FDRE (Setup_fdre_C_CE)      -0.201     7.083    u_ifc_top/u_sample_timer1/i5_reg[54]
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.840ns  (logic 1.425ns (37.106%)  route 2.415ns (62.894%))
  Logic Levels:           12  (CARRY4=6 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 8.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns = ( 2.763 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.427     2.763    u_ifc_top/clk_200M
    SLICE_X28Y277        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y277        FDPE (Prop_fdpe_C_Q)         0.223     2.986 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.475     3.461    u_ifc_top/u_sample_timer1/scp_period[4]
    SLICE_X26Y278        LUT6 (Prop_lut6_I1_O)        0.043     3.504 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_38/O
                         net (fo=3, routed)           0.119     3.623    u_ifc_top/u_sample_timer1/us_cnt[15]_i_38_n_0
    SLICE_X26Y278        LUT4 (Prop_lut4_I1_O)        0.043     3.666 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=18, routed)          0.345     4.011    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X27Y279        LUT4 (Prop_lut4_I0_O)        0.043     4.054 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_48/O
                         net (fo=1, routed)           0.000     4.054    u_ifc_top/u_sample_timer1/us_cnt[15]_i_48_n_0
    SLICE_X27Y279        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.321 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.321    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40_n_0
    SLICE_X27Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.374 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.374    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33_n_0
    SLICE_X27Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.427 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.427    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30_n_0
    SLICE_X27Y282        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.504 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_29/CO[1]
                         net (fo=1, routed)           0.216     4.720    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X26Y282        LUT4 (Prop_lut4_I1_O)        0.122     4.842 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_28/O
                         net (fo=1, routed)           0.000     4.842    u_ifc_top/u_sample_timer1/us_cnt[15]_i_28_n_0
    SLICE_X26Y282        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.101 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.101    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18_n_0
    SLICE_X26Y283        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.178 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=8, routed)           0.331     5.509    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X31Y283        LUT4 (Prop_lut4_I1_O)        0.122     5.631 f  u_ifc_top/u_sample_timer1/i5[15]_i_3/O
                         net (fo=18, routed)          0.258     5.889    u_ifc_top/u_sample_timer1/i5[15]_i_3_n_0
    SLICE_X31Y283        LUT6 (Prop_lut6_I2_O)        0.043     5.932 r  u_ifc_top/u_sample_timer1/i5[15]_i_1/O
                         net (fo=64, routed)          0.671     6.603    u_ifc_top/u_sample_timer1/i5
    SLICE_X30Y287        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.270     8.307    u_ifc_top/u_sample_timer1/clk
    SLICE_X30Y287        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[55]/C
                         clock pessimism             -0.836     7.471    
                         clock uncertainty           -0.186     7.284    
    SLICE_X30Y287        FDRE (Setup_fdre_C_CE)      -0.201     7.083    u_ifc_top/u_sample_timer1/i5_reg[55]
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.840ns  (logic 1.425ns (37.106%)  route 2.415ns (62.894%))
  Logic Levels:           12  (CARRY4=6 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 8.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns = ( 2.763 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.427     2.763    u_ifc_top/clk_200M
    SLICE_X28Y277        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y277        FDPE (Prop_fdpe_C_Q)         0.223     2.986 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.475     3.461    u_ifc_top/u_sample_timer1/scp_period[4]
    SLICE_X26Y278        LUT6 (Prop_lut6_I1_O)        0.043     3.504 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_38/O
                         net (fo=3, routed)           0.119     3.623    u_ifc_top/u_sample_timer1/us_cnt[15]_i_38_n_0
    SLICE_X26Y278        LUT4 (Prop_lut4_I1_O)        0.043     3.666 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=18, routed)          0.345     4.011    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X27Y279        LUT4 (Prop_lut4_I0_O)        0.043     4.054 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_48/O
                         net (fo=1, routed)           0.000     4.054    u_ifc_top/u_sample_timer1/us_cnt[15]_i_48_n_0
    SLICE_X27Y279        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.321 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.321    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40_n_0
    SLICE_X27Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.374 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.374    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33_n_0
    SLICE_X27Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.427 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.427    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30_n_0
    SLICE_X27Y282        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.504 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_29/CO[1]
                         net (fo=1, routed)           0.216     4.720    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X26Y282        LUT4 (Prop_lut4_I1_O)        0.122     4.842 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_28/O
                         net (fo=1, routed)           0.000     4.842    u_ifc_top/u_sample_timer1/us_cnt[15]_i_28_n_0
    SLICE_X26Y282        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.101 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.101    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18_n_0
    SLICE_X26Y283        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.178 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=8, routed)           0.331     5.509    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X31Y283        LUT4 (Prop_lut4_I1_O)        0.122     5.631 f  u_ifc_top/u_sample_timer1/i5[15]_i_3/O
                         net (fo=18, routed)          0.258     5.889    u_ifc_top/u_sample_timer1/i5[15]_i_3_n_0
    SLICE_X31Y283        LUT6 (Prop_lut6_I2_O)        0.043     5.932 r  u_ifc_top/u_sample_timer1/i5[15]_i_1/O
                         net (fo=64, routed)          0.671     6.603    u_ifc_top/u_sample_timer1/i5
    SLICE_X30Y287        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.270     8.307    u_ifc_top/u_sample_timer1/clk
    SLICE_X30Y287        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[56]/C
                         clock pessimism             -0.836     7.471    
                         clock uncertainty           -0.186     7.284    
    SLICE_X30Y287        FDRE (Setup_fdre_C_CE)      -0.201     7.083    u_ifc_top/u_sample_timer1/i5_reg[56]
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.816ns  (logic 1.425ns (37.341%)  route 2.391ns (62.659%))
  Logic Levels:           12  (CARRY4=6 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 8.298 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns = ( 2.763 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.427     2.763    u_ifc_top/clk_200M
    SLICE_X28Y277        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y277        FDPE (Prop_fdpe_C_Q)         0.223     2.986 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.475     3.461    u_ifc_top/u_sample_timer1/scp_period[4]
    SLICE_X26Y278        LUT6 (Prop_lut6_I1_O)        0.043     3.504 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_38/O
                         net (fo=3, routed)           0.119     3.623    u_ifc_top/u_sample_timer1/us_cnt[15]_i_38_n_0
    SLICE_X26Y278        LUT4 (Prop_lut4_I1_O)        0.043     3.666 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=18, routed)          0.345     4.011    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X27Y279        LUT4 (Prop_lut4_I0_O)        0.043     4.054 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_48/O
                         net (fo=1, routed)           0.000     4.054    u_ifc_top/u_sample_timer1/us_cnt[15]_i_48_n_0
    SLICE_X27Y279        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.321 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.321    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40_n_0
    SLICE_X27Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.374 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.374    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33_n_0
    SLICE_X27Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.427 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.427    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30_n_0
    SLICE_X27Y282        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.504 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_29/CO[1]
                         net (fo=1, routed)           0.216     4.720    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X26Y282        LUT4 (Prop_lut4_I1_O)        0.122     4.842 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_28/O
                         net (fo=1, routed)           0.000     4.842    u_ifc_top/u_sample_timer1/us_cnt[15]_i_28_n_0
    SLICE_X26Y282        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.101 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.101    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18_n_0
    SLICE_X26Y283        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.178 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=8, routed)           0.331     5.509    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X31Y283        LUT4 (Prop_lut4_I1_O)        0.122     5.631 f  u_ifc_top/u_sample_timer1/i5[15]_i_3/O
                         net (fo=18, routed)          0.258     5.889    u_ifc_top/u_sample_timer1/i5[15]_i_3_n_0
    SLICE_X31Y283        LUT6 (Prop_lut6_I2_O)        0.043     5.932 r  u_ifc_top/u_sample_timer1/i5[15]_i_1/O
                         net (fo=64, routed)          0.647     6.579    u_ifc_top/u_sample_timer1/i5
    SLICE_X30Y277        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.261     8.298    u_ifc_top/u_sample_timer1/clk
    SLICE_X30Y277        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[16]/C
                         clock pessimism             -0.836     7.462    
                         clock uncertainty           -0.186     7.275    
    SLICE_X30Y277        FDRE (Setup_fdre_C_CE)      -0.201     7.074    u_ifc_top/u_sample_timer1/i5_reg[16]
  -------------------------------------------------------------------
                         required time                          7.074    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.710ns  (logic 1.425ns (38.407%)  route 2.285ns (61.593%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns = ( 2.763 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.427     2.763    u_ifc_top/clk_200M
    SLICE_X28Y277        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y277        FDPE (Prop_fdpe_C_Q)         0.223     2.986 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.475     3.461    u_ifc_top/u_sample_timer1/scp_period[4]
    SLICE_X26Y278        LUT6 (Prop_lut6_I1_O)        0.043     3.504 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_38/O
                         net (fo=3, routed)           0.119     3.623    u_ifc_top/u_sample_timer1/us_cnt[15]_i_38_n_0
    SLICE_X26Y278        LUT4 (Prop_lut4_I1_O)        0.043     3.666 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=18, routed)          0.345     4.011    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X27Y279        LUT4 (Prop_lut4_I0_O)        0.043     4.054 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_48/O
                         net (fo=1, routed)           0.000     4.054    u_ifc_top/u_sample_timer1/us_cnt[15]_i_48_n_0
    SLICE_X27Y279        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.321 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.321    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_40_n_0
    SLICE_X27Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.374 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.374    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_33_n_0
    SLICE_X27Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.427 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.427    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_30_n_0
    SLICE_X27Y282        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.504 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_29/CO[1]
                         net (fo=1, routed)           0.216     4.720    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X26Y282        LUT4 (Prop_lut4_I1_O)        0.122     4.842 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_28/O
                         net (fo=1, routed)           0.000     4.842    u_ifc_top/u_sample_timer1/us_cnt[15]_i_28_n_0
    SLICE_X26Y282        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.101 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.101    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_18_n_0
    SLICE_X26Y283        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.178 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=8, routed)           0.202     5.380    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X27Y283        LUT5 (Prop_lut5_I0_O)        0.122     5.502 r  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=2, routed)           0.331     5.833    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X31Y283        LUT6 (Prop_lut6_I1_O)        0.043     5.876 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.597     6.473    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X30Y282        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.266     8.303    u_ifc_top/u_sample_timer1/clk
    SLICE_X30Y282        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[33]/C
                         clock pessimism             -0.836     7.467    
                         clock uncertainty           -0.186     7.280    
    SLICE_X30Y282        FDRE (Setup_fdre_C_R)       -0.304     6.976    u_ifc_top/u_sample_timer1/i5_reg[33]
  -------------------------------------------------------------------
                         required time                          6.976    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  0.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/FSM_onehot_cs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.128ns (19.016%)  route 0.545ns (80.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.650    -0.567    u_ifc_top/clk_200M
    SLICE_X17Y268        FDCE                                         r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y268        FDCE (Prop_fdce_C_Q)         0.100    -0.467 r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[0]/Q
                         net (fo=14, routed)          0.545     0.078    u_ifc_top/FPGA_HANDSHAKE_CHANNEL0[0]
    SLICE_X11Y273        LUT6 (Prop_lut6_I3_O)        0.028     0.106 r  u_ifc_top/FSM_onehot_cs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.106    u_ifc_top/FSM_onehot_cs[5]_i_1_n_0
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.868    -0.603    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[5]/C
                         clock pessimism              0.325    -0.278    
                         clock uncertainty            0.186    -0.092    
    SLICE_X11Y273        FDRE (Hold_fdre_C_D)         0.060    -0.032    u_ifc_top/FSM_onehot_cs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/FSM_onehot_cs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.128ns (18.959%)  route 0.547ns (81.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.650    -0.567    u_ifc_top/clk_200M
    SLICE_X17Y268        FDCE                                         r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y268        FDCE (Prop_fdce_C_Q)         0.100    -0.467 r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[0]/Q
                         net (fo=14, routed)          0.547     0.080    u_ifc_top/FPGA_HANDSHAKE_CHANNEL0[0]
    SLICE_X11Y273        LUT5 (Prop_lut5_I3_O)        0.028     0.108 r  u_ifc_top/FSM_onehot_cs[6]_i_1/O
                         net (fo=1, routed)           0.000     0.108    u_ifc_top/FSM_onehot_cs[6]_i_1_n_0
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.868    -0.603    u_ifc_top/clk_100M
    SLICE_X11Y273        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
                         clock pessimism              0.325    -0.278    
                         clock uncertainty            0.186    -0.092    
    SLICE_X11Y273        FDRE (Hold_fdre_C_D)         0.060    -0.032    u_ifc_top/FSM_onehot_cs_reg[6]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.133ns (18.465%)  route 0.587ns (81.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.643    -0.574    u_ifc_top/clk_200M
    SLICE_X27Y270        FDCE                                         r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y270        FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[1]/Q
                         net (fo=34, routed)          0.587     0.113    u_ifc_top/u_sample_timer1/en1
    SLICE_X19Y279        LUT3 (Prop_lut3_I0_O)        0.033     0.146 r  u_ifc_top/u_sample_timer1/i1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.146    u_ifc_top/u_sample_timer1/i1[4]_i_1_n_0
    SLICE_X19Y279        FDCE                                         r  u_ifc_top/u_sample_timer1/i1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.871    -0.600    u_ifc_top/u_sample_timer1/clk
    SLICE_X19Y279        FDCE                                         r  u_ifc_top/u_sample_timer1/i1_reg[4]/C
                         clock pessimism              0.325    -0.275    
                         clock uncertainty            0.186    -0.089    
    SLICE_X19Y279        FDCE (Hold_fdce_C_D)         0.075    -0.014    u_ifc_top/u_sample_timer1/i1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.128ns (17.895%)  route 0.587ns (82.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.643    -0.574    u_ifc_top/clk_200M
    SLICE_X27Y270        FDCE                                         r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y270        FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[1]/Q
                         net (fo=34, routed)          0.587     0.113    u_ifc_top/u_sample_timer1/en1
    SLICE_X19Y279        LUT3 (Prop_lut3_I0_O)        0.028     0.141 r  u_ifc_top/u_sample_timer1/i1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.141    u_ifc_top/u_sample_timer1/i1[1]_i_1_n_0
    SLICE_X19Y279        FDCE                                         r  u_ifc_top/u_sample_timer1/i1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.871    -0.600    u_ifc_top/u_sample_timer1/clk
    SLICE_X19Y279        FDCE                                         r  u_ifc_top/u_sample_timer1/i1_reg[1]/C
                         clock pessimism              0.325    -0.275    
                         clock uncertainty            0.186    -0.089    
    SLICE_X19Y279        FDCE (Hold_fdce_C_D)         0.060    -0.029    u_ifc_top/u_sample_timer1/i1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.146ns (20.286%)  route 0.574ns (79.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.645    -0.572    u_ifc_top/clk_200M
    SLICE_X22Y278        FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y278        FDCE (Prop_fdce_C_Q)         0.118    -0.454 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/Q
                         net (fo=25, routed)          0.574     0.119    u_ifc_top/u_sample_timer1/scp_unit[0]
    SLICE_X31Y284        LUT6 (Prop_lut6_I1_O)        0.028     0.147 r  u_ifc_top/u_sample_timer1/i5[1]_i_1/O
                         net (fo=1, routed)           0.000     0.147    u_ifc_top/u_sample_timer1/i5[1]_i_1_n_0
    SLICE_X31Y284        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.870    -0.601    u_ifc_top/u_sample_timer1/clk
    SLICE_X31Y284        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[1]/C
                         clock pessimism              0.325    -0.276    
                         clock uncertainty            0.186    -0.090    
    SLICE_X31Y284        FDRE (Hold_fdre_C_D)         0.061    -0.029    u_ifc_top/u_sample_timer1/i5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.146ns (20.286%)  route 0.574ns (79.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.645    -0.572    u_ifc_top/clk_200M
    SLICE_X22Y278        FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y278        FDCE (Prop_fdce_C_Q)         0.118    -0.454 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/Q
                         net (fo=25, routed)          0.574     0.119    u_ifc_top/u_sample_timer1/scp_unit[0]
    SLICE_X31Y284        LUT6 (Prop_lut6_I1_O)        0.028     0.147 r  u_ifc_top/u_sample_timer1/i5[2]_i_1/O
                         net (fo=1, routed)           0.000     0.147    u_ifc_top/u_sample_timer1/i5[2]_i_1_n_0
    SLICE_X31Y284        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.870    -0.601    u_ifc_top/u_sample_timer1/clk
    SLICE_X31Y284        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[2]/C
                         clock pessimism              0.325    -0.276    
                         clock uncertainty            0.186    -0.090    
    SLICE_X31Y284        FDRE (Hold_fdre_C_D)         0.061    -0.029    u_ifc_top/u_sample_timer1/i5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_ifc_top/system_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/FSM_onehot_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.146ns (18.888%)  route 0.627ns (81.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.644    -0.573    u_ifc_top/clk_200M
    SLICE_X14Y275        FDRE                                         r  u_ifc_top/system_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y275        FDRE (Prop_fdre_C_Q)         0.118    -0.455 r  u_ifc_top/system_rst_reg/Q
                         net (fo=14, routed)          0.627     0.172    u_ifc_top/p_13_in[0]
    SLICE_X10Y275        LUT6 (Prop_lut6_I5_O)        0.028     0.200 r  u_ifc_top/FSM_onehot_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     0.200    u_ifc_top/FSM_onehot_cs[2]_i_1_n_0
    SLICE_X10Y275        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.867    -0.604    u_ifc_top/clk_100M
    SLICE_X10Y275        FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[2]/C
                         clock pessimism              0.325    -0.279    
                         clock uncertainty            0.186    -0.093    
    SLICE_X10Y275        FDRE (Hold_fdre_C_D)         0.087    -0.006    u_ifc_top/FSM_onehot_cs_reg[2]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ns_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.427ns (56.254%)  route 0.332ns (43.746%))
  Logic Levels:           10  (CARRY4=8 LUT4=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.639    -0.578    u_ifc_top/clk_200M
    SLICE_X28Y277        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y277        FDPE (Prop_fdpe_C_Q)         0.100    -0.478 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.132    -0.346    u_ifc_top/u_sample_timer1/scp_period[4]
    SLICE_X29Y277        LUT4 (Prop_lut4_I1_O)        0.033    -0.313 r  u_ifc_top/u_sample_timer1/clk_o5_i_41/O
                         net (fo=1, routed)           0.000    -0.313    u_ifc_top/u_sample_timer1/clk_o5_i_41_n_0
    SLICE_X29Y277        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.091    -0.222 r  u_ifc_top/u_sample_timer1/clk_o5_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    -0.222    u_ifc_top/u_sample_timer1/clk_o5_reg_i_33_n_0
    SLICE_X29Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.197 r  u_ifc_top/u_sample_timer1/clk_o5_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000    -0.197    u_ifc_top/u_sample_timer1/clk_o5_reg_i_28_n_0
    SLICE_X29Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.172 r  u_ifc_top/u_sample_timer1/clk_o5_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    -0.172    u_ifc_top/u_sample_timer1/clk_o5_reg_i_23_n_0
    SLICE_X29Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.147 r  u_ifc_top/u_sample_timer1/clk_o5_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.147    u_ifc_top/u_sample_timer1/clk_o5_reg_i_18_n_0
    SLICE_X29Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.122 r  u_ifc_top/u_sample_timer1/clk_o5_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.122    u_ifc_top/u_sample_timer1/clk_o5_reg_i_13_n_0
    SLICE_X29Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.097 r  u_ifc_top/u_sample_timer1/clk_o5_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.097    u_ifc_top/u_sample_timer1/clk_o5_reg_i_8_n_0
    SLICE_X29Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.072 r  u_ifc_top/u_sample_timer1/clk_o5_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.072    u_ifc_top/u_sample_timer1/clk_o5_reg_i_3_n_0
    SLICE_X29Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.047 r  u_ifc_top/u_sample_timer1/clk_o5_reg_i_2/CO[3]
                         net (fo=69, routed)          0.200     0.153    u_ifc_top/u_sample_timer1/clk_o5_reg_i_2_n_0
    SLICE_X27Y285        LUT4 (Prop_lut4_I2_O)        0.028     0.181 r  u_ifc_top/u_sample_timer1/ns_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.181    u_ifc_top/u_sample_timer1/ns_cnt[15]_i_1_n_0
    SLICE_X27Y285        FDCE                                         r  u_ifc_top/u_sample_timer1/ns_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.872    -0.599    u_ifc_top/u_sample_timer1/clk
    SLICE_X27Y285        FDCE                                         r  u_ifc_top/u_sample_timer1/ns_cnt_reg[15]/C
                         clock pessimism              0.325    -0.274    
                         clock uncertainty            0.186    -0.088    
    SLICE_X27Y285        FDCE (Hold_fdce_C_D)         0.061    -0.027    u_ifc_top/u_sample_timer1/ns_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_ifc_top/system_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/sw_rst_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.173ns (21.728%)  route 0.623ns (78.272%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.644    -0.573    u_ifc_top/clk_200M
    SLICE_X14Y275        FDRE                                         r  u_ifc_top/system_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y275        FDRE (Prop_fdre_C_Q)         0.118    -0.455 f  u_ifc_top/system_rst_reg/Q
                         net (fo=14, routed)          0.350    -0.105    u_ifc_top/p_13_in[0]
    SLICE_X12Y275        LUT6 (Prop_lut6_I1_O)        0.028    -0.077 r  u_ifc_top/sw_rst_n_i_3/O
                         net (fo=2, routed)           0.273     0.196    u_ifc_top/sw_rst_n_i_3_n_0
    SLICE_X12Y275        LUT2 (Prop_lut2_I1_O)        0.027     0.223 r  u_ifc_top/sw_rst_n_i_1/O
                         net (fo=1, routed)           0.000     0.223    u_ifc_top/sw_rst_n_i_1_n_0
    SLICE_X12Y275        FDRE                                         r  u_ifc_top/sw_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.867    -0.604    u_ifc_top/clk_100M
    SLICE_X12Y275        FDRE                                         r  u_ifc_top/sw_rst_n_reg/C
                         clock pessimism              0.325    -0.279    
                         clock uncertainty            0.186    -0.093    
    SLICE_X12Y275        FDRE (Hold_fdre_C_D)         0.096     0.003    u_ifc_top/sw_rst_n_reg
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.131ns (16.725%)  route 0.652ns (83.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.643    -0.574    u_ifc_top/clk_200M
    SLICE_X27Y270        FDCE                                         r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y270        FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[1]/Q
                         net (fo=34, routed)          0.652     0.178    u_ifc_top/u_sample_timer1/en1
    SLICE_X19Y279        LUT3 (Prop_lut3_I0_O)        0.031     0.209 r  u_ifc_top/u_sample_timer1/i1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.209    u_ifc_top/u_sample_timer1/i1[2]_i_1_n_0
    SLICE_X19Y279        FDCE                                         r  u_ifc_top/u_sample_timer1/i1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.871    -0.600    u_ifc_top/u_sample_timer1/clk
    SLICE_X19Y279        FDCE                                         r  u_ifc_top/u_sample_timer1/i1_reg[2]/C
                         clock pessimism              0.325    -0.275    
                         clock uncertainty            0.186    -0.089    
    SLICE_X19Y279        FDCE (Hold_fdce_C_D)         0.075    -0.014    u_ifc_top/u_sample_timer1/i1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.330ns (26.077%)  route 0.935ns (73.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 3.302 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.438    -2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X35Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y288        FDRE (Prop_fdre_C_Q)         0.204    -2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y288        LUT2 (Prop_lut2_I1_O)        0.126    -1.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.476    -0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X36Y285        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.265     3.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.578     2.724    
                         clock uncertainty           -0.060     2.663    
    SLICE_X36Y285        FDPE (Recov_fdpe_C_PRE)     -0.178     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.485    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.330ns (26.077%)  route 0.935ns (73.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 3.302 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.438    -2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X35Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y288        FDRE (Prop_fdre_C_Q)         0.204    -2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y288        LUT2 (Prop_lut2_I1_O)        0.126    -1.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.476    -0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X36Y285        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.265     3.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.578     2.724    
                         clock uncertainty           -0.060     2.663    
    SLICE_X36Y285        FDPE (Recov_fdpe_C_PRE)     -0.178     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.485    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.330ns (26.077%)  route 0.935ns (73.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 3.302 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.438    -2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X35Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y288        FDRE (Prop_fdre_C_Q)         0.204    -2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y288        LUT2 (Prop_lut2_I1_O)        0.126    -1.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.476    -0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X36Y285        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.265     3.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.578     2.724    
                         clock uncertainty           -0.060     2.663    
    SLICE_X36Y285        FDPE (Recov_fdpe_C_PRE)     -0.178     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          2.485    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.362ns (29.890%)  route 0.849ns (70.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 3.292 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.424    -2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X42Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y280        FDRE (Prop_fdre_C_Q)         0.236    -2.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.367    -1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y280        LUT2 (Prop_lut2_I1_O)        0.126    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482    -1.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X47Y281        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.255     3.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.578     2.714    
                         clock uncertainty           -0.060     2.653    
    SLICE_X47Y281        FDPE (Recov_fdpe_C_PRE)     -0.178     2.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.475    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.362ns (29.890%)  route 0.849ns (70.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 3.292 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.424    -2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X42Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y280        FDRE (Prop_fdre_C_Q)         0.236    -2.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.367    -1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y280        LUT2 (Prop_lut2_I1_O)        0.126    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482    -1.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X47Y281        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.255     3.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.578     2.714    
                         clock uncertainty           -0.060     2.653    
    SLICE_X47Y281        FDPE (Recov_fdpe_C_PRE)     -0.178     2.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          2.475    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.362ns (35.215%)  route 0.666ns (64.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 3.293 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.424    -2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X42Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y280        FDRE (Prop_fdre_C_Q)         0.236    -2.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.367    -1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y280        LUT2 (Prop_lut2_I1_O)        0.126    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.299    -1.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X44Y279        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.256     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y279        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.556     2.737    
                         clock uncertainty           -0.060     2.676    
    SLICE_X44Y279        FDPE (Recov_fdpe_C_PRE)     -0.178     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.498    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.223ns (23.800%)  route 0.714ns (76.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 3.294 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.428    -2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y284        FDRE (Prop_fdre_C_Q)         0.223    -2.013 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.714    -1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.257     3.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.578     2.716    
                         clock uncertainty           -0.060     2.655    
    SLICE_X46Y283        FDCE (Recov_fdce_C_CLR)     -0.154     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.223ns (23.800%)  route 0.714ns (76.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 3.294 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.428    -2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y284        FDRE (Prop_fdre_C_Q)         0.223    -2.013 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.714    -1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.257     3.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.578     2.716    
                         clock uncertainty           -0.060     2.655    
    SLICE_X46Y283        FDCE (Recov_fdce_C_CLR)     -0.154     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.223ns (23.800%)  route 0.714ns (76.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 3.294 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.428    -2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y284        FDRE (Prop_fdre_C_Q)         0.223    -2.013 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.714    -1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.257     3.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.578     2.716    
                         clock uncertainty           -0.060     2.655    
    SLICE_X46Y283        FDCE (Recov_fdce_C_CLR)     -0.154     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.223ns (26.628%)  route 0.614ns (73.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 3.293 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.428    -2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y284        FDRE (Prop_fdre_C_Q)         0.223    -2.013 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.614    -1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y282        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.256     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y282        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.578     2.715    
                         clock uncertainty           -0.060     2.654    
    SLICE_X47Y282        FDCE (Recov_fdce_C_CLR)     -0.212     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          2.442    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  3.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.841%)  route 0.113ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.642    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113    -0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.865    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.061    -0.545    
    SLICE_X38Y285        FDCE (Remov_fdce_C_CLR)     -0.050    -0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.841%)  route 0.113ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.642    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113    -0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.865    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.061    -0.545    
    SLICE_X38Y285        FDCE (Remov_fdce_C_CLR)     -0.050    -0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.841%)  route 0.113ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.642    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113    -0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.865    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.061    -0.545    
    SLICE_X38Y285        FDCE (Remov_fdce_C_CLR)     -0.050    -0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.841%)  route 0.113ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.642    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113    -0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y285        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.865    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.061    -0.545    
    SLICE_X38Y285        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.376%)  route 0.111ns (52.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.635    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y281        FDPE (Prop_fdpe_C_Q)         0.100    -0.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.111    -0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X46Y280        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.856    -0.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X46Y280        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.044    -0.571    
    SLICE_X46Y280        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.841%)  route 0.113ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.642    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113    -0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X39Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.865    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.061    -0.545    
    SLICE_X39Y285        FDCE (Remov_fdce_C_CLR)     -0.069    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.841%)  route 0.113ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.642    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113    -0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X39Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.865    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.061    -0.545    
    SLICE_X39Y285        FDCE (Remov_fdce_C_CLR)     -0.069    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.136%)  route 0.149ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.642    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149    -0.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y284        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.864    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.061    -0.546    
    SLICE_X38Y284        FDCE (Remov_fdce_C_CLR)     -0.050    -0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.136%)  route 0.149ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.642    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149    -0.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y284        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.864    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.061    -0.546    
    SLICE_X38Y284        FDCE (Remov_fdce_C_CLR)     -0.050    -0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.136%)  route 0.149ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.642    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149    -0.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y284        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.864    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.061    -0.546    
    SLICE_X38Y284        FDCE (Remov_fdce_C_CLR)     -0.050    -0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/ifc_addr_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.373ns (13.481%)  route 2.394ns (86.519%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns = ( 3.316 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.700     0.546    u_ifc_top/u_sample_timer2_n_0
    SLICE_X11Y259        FDCE                                         f  u_ifc_top/ifc_addr_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.279     3.316    u_ifc_top/clk_200M
    SLICE_X11Y259        FDCE                                         r  u_ifc_top/ifc_addr_r_reg[7]/C
                         clock pessimism             -0.836     2.480    
                         clock uncertainty           -0.186     2.293    
    SLICE_X11Y259        FDCE (Recov_fdce_C_CLR)     -0.212     2.081    u_ifc_top/ifc_addr_r_reg[7]
  -------------------------------------------------------------------
                         required time                          2.081    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/ifc_addr_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.373ns (13.481%)  route 2.394ns (86.519%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns = ( 3.316 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.700     0.546    u_ifc_top/u_sample_timer2_n_0
    SLICE_X11Y259        FDCE                                         f  u_ifc_top/ifc_addr_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.279     3.316    u_ifc_top/clk_200M
    SLICE_X11Y259        FDCE                                         r  u_ifc_top/ifc_addr_r_reg[8]/C
                         clock pessimism             -0.836     2.480    
                         clock uncertainty           -0.186     2.293    
    SLICE_X11Y259        FDCE (Recov_fdce_C_CLR)     -0.212     2.081    u_ifc_top/ifc_addr_r_reg[8]
  -------------------------------------------------------------------
                         required time                          2.081    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_SYS_STA_STATUS_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.373ns (14.070%)  route 2.278ns (85.930%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.687ns = ( 3.313 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.584     0.430    u_ifc_top/u_sample_timer2_n_0
    SLICE_X11Y264        FDCE                                         f  u_ifc_top/FPGA_SYS_STA_STATUS_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.276     3.313    u_ifc_top/clk_200M
    SLICE_X11Y264        FDCE                                         r  u_ifc_top/FPGA_SYS_STA_STATUS_reg[11]/C
                         clock pessimism             -0.836     2.477    
                         clock uncertainty           -0.186     2.290    
    SLICE_X11Y264        FDCE (Recov_fdce_C_CLR)     -0.212     2.078    u_ifc_top/FPGA_SYS_STA_STATUS_reg[11]
  -------------------------------------------------------------------
                         required time                          2.078    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_SYS_STA_STATUS_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.373ns (14.070%)  route 2.278ns (85.930%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.687ns = ( 3.313 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.584     0.430    u_ifc_top/u_sample_timer2_n_0
    SLICE_X11Y264        FDCE                                         f  u_ifc_top/FPGA_SYS_STA_STATUS_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.276     3.313    u_ifc_top/clk_200M
    SLICE_X11Y264        FDCE                                         r  u_ifc_top/FPGA_SYS_STA_STATUS_reg[12]/C
                         clock pessimism             -0.836     2.477    
                         clock uncertainty           -0.186     2.290    
    SLICE_X11Y264        FDCE (Recov_fdce_C_CLR)     -0.212     2.078    u_ifc_top/FPGA_SYS_STA_STATUS_reg[12]
  -------------------------------------------------------------------
                         required time                          2.078    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_SYS_STA_STATUS_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.373ns (14.070%)  route 2.278ns (85.930%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.687ns = ( 3.313 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.584     0.430    u_ifc_top/u_sample_timer2_n_0
    SLICE_X11Y264        FDCE                                         f  u_ifc_top/FPGA_SYS_STA_STATUS_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.276     3.313    u_ifc_top/clk_200M
    SLICE_X11Y264        FDCE                                         r  u_ifc_top/FPGA_SYS_STA_STATUS_reg[13]/C
                         clock pessimism             -0.836     2.477    
                         clock uncertainty           -0.186     2.290    
    SLICE_X11Y264        FDCE (Recov_fdce_C_CLR)     -0.212     2.078    u_ifc_top/FPGA_SYS_STA_STATUS_reg[13]
  -------------------------------------------------------------------
                         required time                          2.078    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_SYS_STA_STATUS_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.373ns (14.070%)  route 2.278ns (85.930%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.687ns = ( 3.313 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.584     0.430    u_ifc_top/u_sample_timer2_n_0
    SLICE_X11Y264        FDCE                                         f  u_ifc_top/FPGA_SYS_STA_STATUS_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.276     3.313    u_ifc_top/clk_200M
    SLICE_X11Y264        FDCE                                         r  u_ifc_top/FPGA_SYS_STA_STATUS_reg[6]/C
                         clock pessimism             -0.836     2.477    
                         clock uncertainty           -0.186     2.290    
    SLICE_X11Y264        FDCE (Recov_fdce_C_CLR)     -0.212     2.078    u_ifc_top/FPGA_SYS_STA_STATUS_reg[6]
  -------------------------------------------------------------------
                         required time                          2.078    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/ifc_addr_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.373ns (14.088%)  route 2.275ns (85.912%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 3.317 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.581     0.426    u_ifc_top/u_sample_timer2_n_0
    SLICE_X11Y257        FDCE                                         f  u_ifc_top/ifc_addr_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.280     3.317    u_ifc_top/clk_200M
    SLICE_X11Y257        FDCE                                         r  u_ifc_top/ifc_addr_r_reg[13]/C
                         clock pessimism             -0.836     2.481    
                         clock uncertainty           -0.186     2.294    
    SLICE_X11Y257        FDCE (Recov_fdce_C_CLR)     -0.212     2.082    u_ifc_top/ifc_addr_r_reg[13]
  -------------------------------------------------------------------
                         required time                          2.082    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/ifc_addr_r_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.373ns (14.088%)  route 2.275ns (85.912%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 3.317 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.581     0.426    u_ifc_top/u_sample_timer2_n_0
    SLICE_X11Y257        FDCE                                         f  u_ifc_top/ifc_addr_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.280     3.317    u_ifc_top/clk_200M
    SLICE_X11Y257        FDCE                                         r  u_ifc_top/ifc_addr_r_reg[14]/C
                         clock pessimism             -0.836     2.481    
                         clock uncertainty           -0.186     2.294    
    SLICE_X11Y257        FDCE (Recov_fdce_C_CLR)     -0.212     2.082    u_ifc_top/ifc_addr_r_reg[14]
  -------------------------------------------------------------------
                         required time                          2.082    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/ifc_addr_r_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.373ns (14.088%)  route 2.275ns (85.912%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 3.317 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.581     0.426    u_ifc_top/u_sample_timer2_n_0
    SLICE_X11Y257        FDCE                                         f  u_ifc_top/ifc_addr_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.280     3.317    u_ifc_top/clk_200M
    SLICE_X11Y257        FDCE                                         r  u_ifc_top/ifc_addr_r_reg[15]/C
                         clock pessimism             -0.836     2.481    
                         clock uncertainty           -0.186     2.294    
    SLICE_X11Y257        FDCE (Recov_fdce_C_CLR)     -0.212     2.082    u_ifc_top/ifc_addr_r_reg[15]
  -------------------------------------------------------------------
                         required time                          2.082    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/ifc_addr_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.373ns (14.088%)  route 2.275ns (85.912%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 3.317 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.581     0.426    u_ifc_top/u_sample_timer2_n_0
    SLICE_X11Y257        FDCE                                         f  u_ifc_top/ifc_addr_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        1.280     3.317    u_ifc_top/clk_200M
    SLICE_X11Y257        FDCE                                         r  u_ifc_top/ifc_addr_r_reg[9]/C
                         clock pessimism             -0.836     2.481    
                         clock uncertainty           -0.186     2.294    
    SLICE_X11Y257        FDCE (Recov_fdce_C_CLR)     -0.212     2.082    u_ifc_top/ifc_addr_r_reg[9]
  -------------------------------------------------------------------
                         required time                          2.082    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  1.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.185ns (24.102%)  route 0.583ns (75.898%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.602ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.153    -0.042    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.028    -0.014 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         0.217     0.202    u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[1]_0
    SLICE_X22Y279        FDCE                                         f  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.869    -0.602    u_ifc_top/u_get_signal_edge_clk_sencond/clk_200M
    SLICE_X22Y279        FDCE                                         r  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[1]/C
                         clock pessimism              0.325    -0.277    
                         clock uncertainty            0.186    -0.091    
    SLICE_X22Y279        FDCE (Remov_fdce_C_CLR)     -0.050    -0.141    u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.185ns (22.764%)  route 0.628ns (77.236%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.153    -0.042    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.028    -0.014 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         0.262     0.247    u_ifc_top/u_sample_timer2_n_0
    SLICE_X22Y278        FDCE                                         f  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.868    -0.603    u_ifc_top/clk_200M
    SLICE_X22Y278        FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/C
                         clock pessimism              0.325    -0.278    
                         clock uncertainty            0.186    -0.092    
    SLICE_X22Y278        FDCE (Remov_fdce_C_CLR)     -0.050    -0.142    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.185ns (22.764%)  route 0.628ns (77.236%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.153    -0.042    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.028    -0.014 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         0.262     0.247    u_ifc_top/u_sample_timer2_n_0
    SLICE_X22Y278        FDCE                                         f  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.868    -0.603    u_ifc_top/clk_200M
    SLICE_X22Y278        FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[12]/C
                         clock pessimism              0.325    -0.278    
                         clock uncertainty            0.186    -0.092    
    SLICE_X22Y278        FDCE (Remov_fdce_C_CLR)     -0.050    -0.142    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[12]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.185ns (22.764%)  route 0.628ns (77.236%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.153    -0.042    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.028    -0.014 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         0.262     0.247    u_ifc_top/u_sample_timer2_n_0
    SLICE_X22Y278        FDCE                                         f  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.868    -0.603    u_ifc_top/clk_200M
    SLICE_X22Y278        FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[14]/C
                         clock pessimism              0.325    -0.278    
                         clock uncertainty            0.186    -0.092    
    SLICE_X22Y278        FDCE (Remov_fdce_C_CLR)     -0.050    -0.142    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[14]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.185ns (22.764%)  route 0.628ns (77.236%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.153    -0.042    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.028    -0.014 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         0.262     0.247    u_ifc_top/u_sample_timer2_n_0
    SLICE_X22Y278        FDCE                                         f  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.868    -0.603    u_ifc_top/clk_200M
    SLICE_X22Y278        FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[15]/C
                         clock pessimism              0.325    -0.278    
                         clock uncertainty            0.186    -0.092    
    SLICE_X22Y278        FDCE (Remov_fdce_C_CLR)     -0.050    -0.142    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[15]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/regd_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.185ns (21.261%)  route 0.685ns (78.739%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.153    -0.042    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.028    -0.014 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         0.319     0.305    u_ifc_top/u_sample_timer2_n_0
    SLICE_X22Y277        FDCE                                         f  u_ifc_top/regd_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.867    -0.604    u_ifc_top/clk_200M
    SLICE_X22Y277        FDCE                                         r  u_ifc_top/regd_reg[10]/C
                         clock pessimism              0.325    -0.279    
                         clock uncertainty            0.186    -0.093    
    SLICE_X22Y277        FDCE (Remov_fdce_C_CLR)     -0.050    -0.143    u_ifc_top/regd_reg[10]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/regd_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.185ns (21.261%)  route 0.685ns (78.739%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.153    -0.042    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.028    -0.014 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         0.319     0.305    u_ifc_top/u_sample_timer2_n_0
    SLICE_X22Y277        FDCE                                         f  u_ifc_top/regd_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.867    -0.604    u_ifc_top/clk_200M
    SLICE_X22Y277        FDCE                                         r  u_ifc_top/regd_reg[12]/C
                         clock pessimism              0.325    -0.279    
                         clock uncertainty            0.186    -0.093    
    SLICE_X22Y277        FDCE (Remov_fdce_C_CLR)     -0.050    -0.143    u_ifc_top/regd_reg[12]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/regd_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.185ns (21.261%)  route 0.685ns (78.739%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.153    -0.042    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.028    -0.014 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         0.319     0.305    u_ifc_top/u_sample_timer2_n_0
    SLICE_X22Y277        FDCE                                         f  u_ifc_top/regd_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.867    -0.604    u_ifc_top/clk_200M
    SLICE_X22Y277        FDCE                                         r  u_ifc_top/regd_reg[14]/C
                         clock pessimism              0.325    -0.279    
                         clock uncertainty            0.186    -0.093    
    SLICE_X22Y277        FDCE (Remov_fdce_C_CLR)     -0.050    -0.143    u_ifc_top/regd_reg[14]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.185ns (21.261%)  route 0.685ns (78.739%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.153    -0.042    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.028    -0.014 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         0.319     0.305    u_ifc_top/u_sample_timer2_n_0
    SLICE_X23Y277        FDCE                                         f  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.867    -0.604    u_ifc_top/clk_200M
    SLICE_X23Y277        FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[0]/C
                         clock pessimism              0.325    -0.279    
                         clock uncertainty            0.186    -0.093    
    SLICE_X23Y277        FDCE (Remov_fdce_C_CLR)     -0.069    -0.162    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[0]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.185ns (21.261%)  route 0.685ns (78.739%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.153    -0.042    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.028    -0.014 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         0.319     0.305    u_ifc_top/u_sample_timer2_n_0
    SLICE_X23Y277        FDCE                                         f  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3545, routed)        0.867    -0.604    u_ifc_top/clk_200M
    SLICE_X23Y277        FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[13]/C
                         clock pessimism              0.325    -0.279    
                         clock uncertainty            0.186    -0.093    
    SLICE_X23Y277        FDCE (Remov_fdce_C_CLR)     -0.069    -0.162    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[13]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.736ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ms_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.373ns (14.688%)  route 2.167ns (85.312%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 8.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.181    -1.297    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.043    -1.254 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          1.572     0.318    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X33Y285        FDCE                                         f  u_ifc_top/u_sample_timer1/ms_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.268     8.305    u_ifc_top/u_sample_timer1/clk
    SLICE_X33Y285        FDCE                                         r  u_ifc_top/u_sample_timer1/ms_cnt_reg[10]/C
                         clock pessimism             -0.578     7.727    
                         clock uncertainty           -0.066     7.660    
    SLICE_X33Y285        FDCE (Recov_fdce_C_CLR)     -0.212     7.448    u_ifc_top/u_sample_timer1/ms_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  7.130    

Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ms_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.373ns (14.688%)  route 2.167ns (85.312%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 8.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.181    -1.297    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.043    -1.254 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          1.572     0.318    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X33Y285        FDCE                                         f  u_ifc_top/u_sample_timer1/ms_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.268     8.305    u_ifc_top/u_sample_timer1/clk
    SLICE_X33Y285        FDCE                                         r  u_ifc_top/u_sample_timer1/ms_cnt_reg[11]/C
                         clock pessimism             -0.578     7.727    
                         clock uncertainty           -0.066     7.660    
    SLICE_X33Y285        FDCE (Recov_fdce_C_CLR)     -0.212     7.448    u_ifc_top/u_sample_timer1/ms_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  7.130    

Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ms_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.373ns (14.688%)  route 2.167ns (85.312%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 8.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.181    -1.297    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.043    -1.254 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          1.572     0.318    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X33Y285        FDCE                                         f  u_ifc_top/u_sample_timer1/ms_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.268     8.305    u_ifc_top/u_sample_timer1/clk
    SLICE_X33Y285        FDCE                                         r  u_ifc_top/u_sample_timer1/ms_cnt_reg[15]/C
                         clock pessimism             -0.578     7.727    
                         clock uncertainty           -0.066     7.660    
    SLICE_X33Y285        FDCE (Recov_fdce_C_CLR)     -0.212     7.448    u_ifc_top/u_sample_timer1/ms_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  7.130    

Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ms_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.373ns (15.290%)  route 2.066ns (84.710%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.181    -1.297    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.043    -1.254 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          1.472     0.218    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X34Y284        FDCE                                         f  u_ifc_top/u_sample_timer1/ms_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.267     8.304    u_ifc_top/u_sample_timer1/clk
    SLICE_X34Y284        FDCE                                         r  u_ifc_top/u_sample_timer1/ms_cnt_reg[13]/C
                         clock pessimism             -0.578     7.726    
                         clock uncertainty           -0.066     7.659    
    SLICE_X34Y284        FDCE (Recov_fdce_C_CLR)     -0.212     7.447    u_ifc_top/u_sample_timer1/ms_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  7.229    

Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ms_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.373ns (15.290%)  route 2.066ns (84.710%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.181    -1.297    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.043    -1.254 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          1.472     0.218    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X34Y284        FDCE                                         f  u_ifc_top/u_sample_timer1/ms_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.267     8.304    u_ifc_top/u_sample_timer1/clk
    SLICE_X34Y284        FDCE                                         r  u_ifc_top/u_sample_timer1/ms_cnt_reg[14]/C
                         clock pessimism             -0.578     7.726    
                         clock uncertainty           -0.066     7.659    
    SLICE_X34Y284        FDCE (Recov_fdce_C_CLR)     -0.212     7.447    u_ifc_top/u_sample_timer1/ms_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  7.229    

Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ms_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.373ns (15.290%)  route 2.066ns (84.710%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.181    -1.297    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.043    -1.254 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          1.472     0.218    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X34Y284        FDCE                                         f  u_ifc_top/u_sample_timer1/ms_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.267     8.304    u_ifc_top/u_sample_timer1/clk
    SLICE_X34Y284        FDCE                                         r  u_ifc_top/u_sample_timer1/ms_cnt_reg[5]/C
                         clock pessimism             -0.578     7.726    
                         clock uncertainty           -0.066     7.659    
    SLICE_X34Y284        FDCE (Recov_fdce_C_CLR)     -0.212     7.447    u_ifc_top/u_sample_timer1/ms_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  7.229    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.373ns (15.656%)  route 2.010ns (84.344%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 8.309 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.316     0.161    u_ifc_top/u_sample_timer2/sm_rstn_reg
    SLICE_X18Y282        FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.272     8.309    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X18Y282        FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[1]/C
                         clock pessimism             -0.578     7.731    
                         clock uncertainty           -0.066     7.664    
    SLICE_X18Y282        FDCE (Recov_fdce_C_CLR)     -0.154     7.510    u_ifc_top/u_sample_timer2/us_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.373ns (15.656%)  route 2.010ns (84.344%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 8.309 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.316     0.161    u_ifc_top/u_sample_timer2/sm_rstn_reg
    SLICE_X18Y282        FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.272     8.309    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X18Y282        FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[2]/C
                         clock pessimism             -0.578     7.731    
                         clock uncertainty           -0.066     7.664    
    SLICE_X18Y282        FDCE (Recov_fdce_C_CLR)     -0.154     7.510    u_ifc_top/u_sample_timer2/us_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.373ns (15.656%)  route 2.010ns (84.344%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 8.309 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.316     0.161    u_ifc_top/u_sample_timer2/sm_rstn_reg
    SLICE_X18Y282        FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.272     8.309    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X18Y282        FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[3]/C
                         clock pessimism             -0.578     7.731    
                         clock uncertainty           -0.066     7.664    
    SLICE_X18Y282        FDCE (Recov_fdce_C_CLR)     -0.154     7.510    u_ifc_top/u_sample_timer2/us_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.373ns (15.656%)  route 2.010ns (84.344%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 8.309 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.443    -2.221    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.204    -2.017 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.414    -1.603    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.126    -1.477 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.280    -1.197    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.043    -1.154 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         1.316     0.161    u_ifc_top/u_sample_timer2/sm_rstn_reg
    SLICE_X18Y282        FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.272     8.309    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X18Y282        FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[4]/C
                         clock pessimism             -0.578     7.731    
                         clock uncertainty           -0.066     7.664    
    SLICE_X18Y282        FDCE (Recov_fdce_C_CLR)     -0.154     7.510    u_ifc_top/u_sample_timer2/us_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  7.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ns_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.185ns (26.652%)  route 0.509ns (73.349%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.101    -0.095    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.028    -0.067 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          0.196     0.129    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X27Y285        FDCE                                         f  u_ifc_top/u_sample_timer1/ns_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.872    -0.599    u_ifc_top/u_sample_timer1/clk
    SLICE_X27Y285        FDCE                                         r  u_ifc_top/u_sample_timer1/ns_cnt_reg[13]/C
                         clock pessimism              0.061    -0.538    
    SLICE_X27Y285        FDCE (Remov_fdce_C_CLR)     -0.069    -0.607    u_ifc_top/u_sample_timer1/ns_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ns_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.185ns (26.652%)  route 0.509ns (73.349%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.101    -0.095    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.028    -0.067 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          0.196     0.129    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X27Y285        FDCE                                         f  u_ifc_top/u_sample_timer1/ns_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.872    -0.599    u_ifc_top/u_sample_timer1/clk
    SLICE_X27Y285        FDCE                                         r  u_ifc_top/u_sample_timer1/ns_cnt_reg[14]/C
                         clock pessimism              0.061    -0.538    
    SLICE_X27Y285        FDCE (Remov_fdce_C_CLR)     -0.069    -0.607    u_ifc_top/u_sample_timer1/ns_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ns_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.185ns (26.652%)  route 0.509ns (73.349%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.101    -0.095    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.028    -0.067 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          0.196     0.129    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X27Y285        FDCE                                         f  u_ifc_top/u_sample_timer1/ns_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.872    -0.599    u_ifc_top/u_sample_timer1/clk
    SLICE_X27Y285        FDCE                                         r  u_ifc_top/u_sample_timer1/ns_cnt_reg[15]/C
                         clock pessimism              0.061    -0.538    
    SLICE_X27Y285        FDCE (Remov_fdce_C_CLR)     -0.069    -0.607    u_ifc_top/u_sample_timer1/ns_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/ns_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.185ns (24.495%)  route 0.570ns (75.505%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.153    -0.042    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.028    -0.014 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         0.204     0.190    u_ifc_top/u_sample_timer2/sm_rstn_reg
    SLICE_X18Y288        FDCE                                         f  u_ifc_top/u_sample_timer2/ns_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.880    -0.591    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X18Y288        FDCE                                         r  u_ifc_top/u_sample_timer2/ns_cnt_reg[14]/C
                         clock pessimism              0.061    -0.530    
    SLICE_X18Y288        FDCE (Remov_fdce_C_CLR)     -0.050    -0.580    u_ifc_top/u_sample_timer2/ns_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/ns_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.185ns (24.495%)  route 0.570ns (75.505%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.153    -0.042    u_ifc_top/u_sample_timer2/rst_n
    SLICE_X22Y287        LUT1 (Prop_lut1_I0_O)        0.028    -0.014 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_3/O
                         net (fo=320, routed)         0.204     0.190    u_ifc_top/u_sample_timer2/sm_rstn_reg
    SLICE_X18Y288        FDCE                                         f  u_ifc_top/u_sample_timer2/ns_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.880    -0.591    u_ifc_top/u_sample_timer2/clk_100M
    SLICE_X18Y288        FDCE                                         r  u_ifc_top/u_sample_timer2/ns_cnt_reg[15]/C
                         clock pessimism              0.061    -0.530    
    SLICE_X18Y288        FDCE (Remov_fdce_C_CLR)     -0.050    -0.580    u_ifc_top/u_sample_timer2/ns_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ns_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.185ns (25.025%)  route 0.554ns (74.975%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.101    -0.095    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.028    -0.067 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          0.241     0.174    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X27Y284        FDCE                                         f  u_ifc_top/u_sample_timer1/ns_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.871    -0.600    u_ifc_top/u_sample_timer1/clk
    SLICE_X27Y284        FDCE                                         r  u_ifc_top/u_sample_timer1/ns_cnt_reg[10]/C
                         clock pessimism              0.061    -0.539    
    SLICE_X27Y284        FDCE (Remov_fdce_C_CLR)     -0.069    -0.608    u_ifc_top/u_sample_timer1/ns_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ns_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.185ns (25.025%)  route 0.554ns (74.975%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.101    -0.095    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.028    -0.067 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          0.241     0.174    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X27Y284        FDCE                                         f  u_ifc_top/u_sample_timer1/ns_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.871    -0.600    u_ifc_top/u_sample_timer1/clk
    SLICE_X27Y284        FDCE                                         r  u_ifc_top/u_sample_timer1/ns_cnt_reg[11]/C
                         clock pessimism              0.061    -0.539    
    SLICE_X27Y284        FDCE (Remov_fdce_C_CLR)     -0.069    -0.608    u_ifc_top/u_sample_timer1/ns_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ns_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.185ns (25.025%)  route 0.554ns (74.975%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.101    -0.095    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.028    -0.067 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          0.241     0.174    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X27Y284        FDCE                                         f  u_ifc_top/u_sample_timer1/ns_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.871    -0.600    u_ifc_top/u_sample_timer1/clk
    SLICE_X27Y284        FDCE                                         r  u_ifc_top/u_sample_timer1/ns_cnt_reg[12]/C
                         clock pessimism              0.061    -0.539    
    SLICE_X27Y284        FDCE (Remov_fdce_C_CLR)     -0.069    -0.608    u_ifc_top/u_sample_timer1/ns_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/ns_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.185ns (25.025%)  route 0.554ns (74.975%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.101    -0.095    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.028    -0.067 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          0.241     0.174    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X27Y284        FDCE                                         f  u_ifc_top/u_sample_timer1/ns_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.871    -0.600    u_ifc_top/u_sample_timer1/clk
    SLICE_X27Y284        FDCE                                         r  u_ifc_top/u_sample_timer1/ns_cnt_reg[9]/C
                         clock pessimism              0.061    -0.539    
    SLICE_X27Y284        FDCE (Remov_fdce_C_CLR)     -0.069    -0.608    u_ifc_top/u_sample_timer1/ns_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.185ns (25.020%)  route 0.554ns (74.980%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.652    -0.565    clk_100M
    SLICE_X21Y285        FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y285        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  sm_rstn_reg/Q
                         net (fo=2, routed)           0.213    -0.261    sm_rstn
    SLICE_X22Y285        LUT2 (Prop_lut2_I1_O)        0.066    -0.195 r  u_ifc_top_i_1/O
                         net (fo=59, routed)          0.101    -0.095    u_ifc_top/u_sample_timer1/rst_n
    SLICE_X22Y285        LUT1 (Prop_lut1_I0_O)        0.028    -0.067 f  u_ifc_top/u_sample_timer1/clk_o1_i_2/O
                         net (fo=61, routed)          0.241     0.174    u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0
    SLICE_X19Y279        FDCE                                         f  u_ifc_top/u_sample_timer1/i1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.871    -0.600    u_ifc_top/u_sample_timer1/clk
    SLICE_X19Y279        FDCE                                         r  u_ifc_top/u_sample_timer1/i1_reg[0]/C
                         clock pessimism              0.061    -0.539    
    SLICE_X19Y279        FDCE (Remov_fdce_C_CLR)     -0.069    -0.608    u_ifc_top/u_sample_timer1/i1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.782    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.416ns (16.391%)  route 2.122ns (83.609%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 36.742 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.765     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT4 (Prop_lut4_I3_O)        0.043     6.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y293        LUT1 (Prop_lut1_I0_O)        0.043     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y292        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y292        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.487    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X42Y292        FDCE (Recov_fdce_C_CLR)     -0.187    37.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 29.949    

Slack (MET) :             29.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.416ns (16.391%)  route 2.122ns (83.609%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 36.742 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.765     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT4 (Prop_lut4_I3_O)        0.043     6.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y293        LUT1 (Prop_lut1_I0_O)        0.043     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y292        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y292        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.487    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X42Y292        FDCE (Recov_fdce_C_CLR)     -0.187    37.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 29.949    

Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.416ns (16.391%)  route 2.122ns (83.609%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 36.742 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.765     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT4 (Prop_lut4_I3_O)        0.043     6.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y293        LUT1 (Prop_lut1_I0_O)        0.043     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y292        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y292        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.487    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X42Y292        FDCE (Recov_fdce_C_CLR)     -0.154    37.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.040    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 29.982    

Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.416ns (16.391%)  route 2.122ns (83.609%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 36.742 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.765     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT4 (Prop_lut4_I3_O)        0.043     6.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y293        LUT1 (Prop_lut1_I0_O)        0.043     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y292        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y292        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.487    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X42Y292        FDCE (Recov_fdce_C_CLR)     -0.154    37.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.040    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 29.982    

Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.416ns (16.391%)  route 2.122ns (83.609%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 36.742 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.765     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT4 (Prop_lut4_I3_O)        0.043     6.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y293        LUT1 (Prop_lut1_I0_O)        0.043     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y292        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y292        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.487    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X42Y292        FDCE (Recov_fdce_C_CLR)     -0.154    37.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.040    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 29.982    

Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.416ns (16.391%)  route 2.122ns (83.609%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 36.742 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.765     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT4 (Prop_lut4_I3_O)        0.043     6.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y293        LUT1 (Prop_lut1_I0_O)        0.043     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y292        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y292        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.487    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X42Y292        FDCE (Recov_fdce_C_CLR)     -0.154    37.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.040    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 29.982    

Slack (MET) :             30.066ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.416ns (16.962%)  route 2.037ns (83.038%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 36.741 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.765     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT4 (Prop_lut4_I3_O)        0.043     6.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y293        LUT1 (Prop_lut1_I0_O)        0.043     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.408     6.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y291        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.264    36.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y291        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.487    37.228    
                         clock uncertainty           -0.035    37.193    
    SLICE_X42Y291        FDCE (Recov_fdce_C_CLR)     -0.154    37.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 30.066    

Slack (MET) :             30.066ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.416ns (16.962%)  route 2.037ns (83.038%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 36.741 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.765     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT4 (Prop_lut4_I3_O)        0.043     6.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y293        LUT1 (Prop_lut1_I0_O)        0.043     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.408     6.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y291        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.264    36.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y291        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.487    37.228    
                         clock uncertainty           -0.035    37.193    
    SLICE_X42Y291        FDCE (Recov_fdce_C_CLR)     -0.154    37.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 30.066    

Slack (MET) :             30.066ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.416ns (16.962%)  route 2.037ns (83.038%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 36.741 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.765     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT4 (Prop_lut4_I3_O)        0.043     6.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y293        LUT1 (Prop_lut1_I0_O)        0.043     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.408     6.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y291        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.264    36.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y291        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.487    37.228    
                         clock uncertainty           -0.035    37.193    
    SLICE_X42Y291        FDCE (Recov_fdce_C_CLR)     -0.154    37.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 30.066    

Slack (MET) :             30.066ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.416ns (16.962%)  route 2.037ns (83.038%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 36.741 - 33.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y300        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.204     4.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.620     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y300        LUT6 (Prop_lut6_I2_O)        0.126     5.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.765     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y293        LUT4 (Prop_lut4_I3_O)        0.043     6.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y293        LUT1 (Prop_lut1_I0_O)        0.043     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.408     6.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y291        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.264    36.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y291        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.487    37.228    
                         clock uncertainty           -0.035    37.193    
    SLICE_X42Y291        FDCE (Recov_fdce_C_CLR)     -0.154    37.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 30.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y280        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y280        FDPE (Prop_fdpe_C_Q)         0.091     2.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y281        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.475     2.176    
    SLICE_X45Y281        FDPE (Remov_fdpe_C_PRE)     -0.110     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.557%)  route 0.153ns (60.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.642     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.153     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y281        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X36Y281        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.458     2.197    
    SLICE_X36Y281        FDCE (Remov_fdce_C_CLR)     -0.069     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.888%)  route 0.151ns (60.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.642     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.151     2.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X37Y281        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X37Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.458     2.197    
    SLICE_X37Y281        FDPE (Remov_fdpe_C_PRE)     -0.072     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.888%)  route 0.151ns (60.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.642     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.151     2.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X37Y281        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X37Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.458     2.197    
    SLICE_X37Y281        FDPE (Remov_fdpe_C_PRE)     -0.072     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.557%)  route 0.153ns (60.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.642     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.153     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y281        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X36Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.458     2.197    
    SLICE_X36Y281        FDPE (Remov_fdpe_C_PRE)     -0.072     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.557%)  route 0.153ns (60.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.642     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.153     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X36Y281        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X36Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.458     2.197    
    SLICE_X36Y281        FDPE (Remov_fdpe_C_PRE)     -0.072     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.557%)  route 0.153ns (60.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.642     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.153     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X36Y281        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X36Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.458     2.197    
    SLICE_X36Y281        FDPE (Remov_fdpe_C_PRE)     -0.072     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.498%)  route 0.147ns (59.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y278        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.475     2.171    
    SLICE_X48Y278        FDCE (Remov_fdce_C_CLR)     -0.069     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.498%)  route 0.147ns (59.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y278        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.475     2.171    
    SLICE_X48Y278        FDCE (Remov_fdce_C_CLR)     -0.069     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.498%)  route 0.147ns (59.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y281        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y278        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.475     2.171    
    SLICE_X48Y278        FDCE (Remov_fdce_C_CLR)     -0.069     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.307    





