<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Sseg7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="HexTo8SEG.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HexTo8SEG.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="LED_P2S.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LED_P2S.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MC14495_ZJU.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MC14495_ZJU.vf"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX2T1_64.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_64.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX2T1_8.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Multi_8CH32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Multi_8CH32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="P2S.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="P2S.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PIO.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PIO.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SAnti_jitter.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SAnti_jitter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SEnter_2_32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEnter_2_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SPIO.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SPIO.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SSeg7_Dev.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="SSeg7_Dev.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SSeg7_Dev.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SSeg7_Dev.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SSeg7_Dev.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SSeg7_Dev.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SSeg7_Dev.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SSeg7_Dev.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SSeg7_Dev.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSeg7_Dev.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SSeg7_Dev.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SSeg7_Dev_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SSeg_map.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SSeg_map.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ScanSync.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ScanSync.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Seg7_Dev.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Seg7_Dev.vf"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Seg_map.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Seg_map.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Sseg7.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Sseg7.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Sseg7.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Sseg7.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Sseg7.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Sseg7.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Sseg7.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Sseg7.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Sseg7.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Sseg7.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Sseg7.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sseg7.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Sseg7.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Sseg7.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Sseg7.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Sseg7.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Sseg7.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Sseg7.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Sseg7.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Sseg7.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Sseg7.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Sseg7.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sseg7_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Sseg7_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Sseg7_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Sseg7_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Sseg7_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Sseg7_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sseg7_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sseg7_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Sseg7_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Sseg7_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sseg7_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sseg7_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Sseg7_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Sseg7_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sseg7_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="clkdiv.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clkdiv.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sseg7.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sseg7.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sseg7.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1527299076" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1527299076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527304561" xil_pn:in_ck="-4473740519207151977" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5818237780108212244" xil_pn:start_ts="1527304557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MC14495_ZJU.vf"/>
      <outfile xil_pn:name="SSeg7_Dev.vf"/>
      <outfile xil_pn:name="Seg7_Dev.vf"/>
      <outfile xil_pn:name="Sseg7.vf"/>
    </transform>
    <transform xil_pn:end_ts="1527304387" xil_pn:in_ck="911016719092967904" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5397446627779122019" xil_pn:start_ts="1527304382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.v"/>
    </transform>
    <transform xil_pn:end_ts="1527299079" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1527299079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527304387" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6580126771032193888" xil_pn:start_ts="1527304387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527304387" xil_pn:in_ck="6324541827786612510" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5918749233538364341" xil_pn:start_ts="1527304387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527304387" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4896691715347268755" xil_pn:start_ts="1527304387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527834437" xil_pn:in_ck="7558344731907752222" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="8673303886705069579" xil_pn:start_ts="1527834421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SSeg7_Dev.ngr"/>
      <outfile xil_pn:name="SSeg7_Dev.prj"/>
      <outfile xil_pn:name="Sseg7.jhd"/>
      <outfile xil_pn:name="Sseg7.lso"/>
      <outfile xil_pn:name="Sseg7.ngc"/>
      <outfile xil_pn:name="Sseg7.ngr"/>
      <outfile xil_pn:name="Sseg7.prj"/>
      <outfile xil_pn:name="Sseg7.stx"/>
      <outfile xil_pn:name="Sseg7.syr"/>
      <outfile xil_pn:name="Sseg7.xst"/>
      <outfile xil_pn:name="Sseg7_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1527304578" xil_pn:in_ck="-5702475029314558790" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905355421003" xil_pn:start_ts="1527304578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527834453" xil_pn:in_ck="-918014826052223960" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-77357279198987809" xil_pn:start_ts="1527834442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Sseg7.bld"/>
      <outfile xil_pn:name="Sseg7.ngd"/>
      <outfile xil_pn:name="Sseg7_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1527834510" xil_pn:in_ck="-3716095190970270518" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="6069198988194991679" xil_pn:start_ts="1527834453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sseg7.pcf"/>
      <outfile xil_pn:name="Sseg7_map.map"/>
      <outfile xil_pn:name="Sseg7_map.mrp"/>
      <outfile xil_pn:name="Sseg7_map.ncd"/>
      <outfile xil_pn:name="Sseg7_map.ngm"/>
      <outfile xil_pn:name="Sseg7_map.xrpt"/>
      <outfile xil_pn:name="Sseg7_summary.xml"/>
      <outfile xil_pn:name="Sseg7_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1527834575" xil_pn:in_ck="2856031052819992611" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="3510646383847945537" xil_pn:start_ts="1527834510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Sseg7.ncd"/>
      <outfile xil_pn:name="Sseg7.pad"/>
      <outfile xil_pn:name="Sseg7.par"/>
      <outfile xil_pn:name="Sseg7.ptwx"/>
      <outfile xil_pn:name="Sseg7.unroutes"/>
      <outfile xil_pn:name="Sseg7.xpi"/>
      <outfile xil_pn:name="Sseg7_pad.csv"/>
      <outfile xil_pn:name="Sseg7_pad.txt"/>
      <outfile xil_pn:name="Sseg7_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1527834642" xil_pn:in_ck="121767572468620" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1527834582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Sseg7.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sseg7.bgn"/>
      <outfile xil_pn:name="sseg7.bit"/>
      <outfile xil_pn:name="sseg7.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1527835369" xil_pn:in_ck="166772648239478" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7333617237298376541" xil_pn:start_ts="1527835367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527834575" xil_pn:in_ck="696590307324674886" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1527834554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Sseg7.twr"/>
      <outfile xil_pn:name="Sseg7.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
