vendor_name = ModelSim
source_file = 1, C:/Users/sen/micro/pc.v
source_file = 1, C:/Users/sen/micro/alu.v
source_file = 1, C:/Users/sen/micro/micro.v
source_file = 1, C:/Users/sen/micro/memory.v
source_file = 1, C:/Users/sen/micro/register_file.v
source_file = 1, C:/Users/sen/micro/phase_gen.v
source_file = 1, C:/Users/sen/micro/embedded_ram.v
source_file = 1, C:/Users/sen/micro/db/micro.cbx.xml
source_file = 1, c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/11.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/11.0sp1/quartus/libraries/megafunctions/aglobal110.inc
source_file = 1, c:/altera/11.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/11.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/11.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/11.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/11.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/sen/micro/db/altsyncram_1dl1.tdf
design_name = micro
instance = comp, \clk~I , clk, micro, 1
instance = comp, \rst~I , rst, micro, 1
