Vesta static timing analysis, register-to-register minimum timing

Top 4 minimum delay paths:
Path DFFSR_1/CLK to DFFSR_1/D delay 522.03 ps
      0.1 ps     clk:           -> DFFSR_1/CLK
    444.1 ps  _4__0_: DFFSR_1/Q -> INVX1_1/A
    530.6 ps  _0__0_: INVX1_1/Y -> DFFSR_1/D

   clock skew at destination = 0
   hold at destination = -8.60182

Path DFFSR_2/CLK to output pin val[1] delay 535.436 ps
      0.1 ps     clk:           -> DFFSR_2/CLK
    418.0 ps  _4__1_: DFFSR_2/Q -> BUFX2_2/A
    535.4 ps  val[1]: BUFX2_2/Y -> val[1]

Path DFFSR_1/CLK to output pin val[0] delay 566.26 ps
      0.1 ps     clk:           -> DFFSR_1/CLK
    444.1 ps  _4__0_: DFFSR_1/Q -> BUFX2_1/A
    566.3 ps  val[0]: BUFX2_1/Y -> val[0]

Path DFFSR_2/CLK to DFFSR_2/D delay 586.46 ps
      0.1 ps     clk:            ->  DFFSR_2/CLK
    418.0 ps  _4__1_:  DFFSR_2/Q -> NOR2X1_1/B
    513.1 ps     _2_: NOR2X1_1/Y -> NOR2X1_2/A
    591.4 ps  _0__1_: NOR2X1_2/Y ->  DFFSR_2/D

   clock skew at destination = 0
   hold at destination = -4.95331

Design meets minimum hold timing.
-----------------------------------------

