// Seed: 2812546812
module module_0;
  always id_1 = id_1;
  assign module_1.type_0 = 0;
  reg id_2;
  always begin : LABEL_0
    id_1 <= id_2;
    id_1 = -1;
    @((1)) id_1 = 1 + id_2;
  end
  supply1 id_3;
  assign id_2 = id_3 ? id_3 + id_1 : id_3 - id_1;
  assign id_1 = 1;
  wire id_4;
  reg id_5, id_6;
  assign id_5 = id_1;
endmodule
module module_1 (
    output tri0 id_0
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri0 id_5,
    output tri0 id_6
);
  always id_2 <= #1 -1'b0;
  module_0 modCall_1 ();
  assign modCall_1.type_7 = 0;
  assign id_4 = id_3;
  assign id_6 = (id_5);
  task id_8(id_9, output id_10, input id_11);
    ;
  endtask
  logic [7:0][-1 'b0] id_12;
  assign id_6 = id_3;
  wire id_13;
endmodule
