# Dual Port RAM in Verilog ğŸ§ âœ¨

This repository contains a synthesizable **Dual-Port RAM** design in Verilog with a complete testbench for simulation. It features **independent ports** for simultaneous Read and Write operations, powered by a synchronous clocked system.

---

## ğŸ” Features

- Two independent access ports (Port A and Port B)
- Parameterized Data Width and Address Width
- Supports Read and Write operations on both ports
- Synchronous behavior with `clk`
- Console output + waveform view for validation

---

## ğŸ“Œ Signal Description

| Signal | Port | Direction | Description |
|--------|------|-----------|-------------|
| clk | A+B | Input | Clock input |
| rst | A+B | Input | Asynchronous active-high reset |
| data_a | A | Input | Write data for Port A |
| data_b | B | Input | Write data for Port B |
| addr_a | A | Input | Address for Port A |
| addr_b | B | Input | Address for Port B |
| a | A | Input | Port A mode: `1`=Write, `0`=Read |
| b | B | Input | Port B mode: `1`=Write, `0`=Read |
| out_a | A | Output | Read data from Port A |
| out_b | B | Output | Read data from Port B |

Memory Declaration:



---

## ğŸ§ª Testbench Flow

1. Reset system
2. Write values (address = data) at **Port A**
3. Read back from Port A
4. Write values at **Port B**
5. Read back from Port B
6. Print full RAM content to console
7. Generate waveform (`dump.vcd`)

Console output example:


---

                â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                â”‚        Dual Port RAM          â”‚
                â”‚                               â”‚
                â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
clk â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚   â”‚ Write/   â”‚    â”‚ Write/ â”‚â—€â”€ clk
rst â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚   â”‚ Read     â”‚    â”‚ Read   â”‚â—€â”€ rst
                â”‚   â”‚ Logic A  â”‚    â”‚ Logic Bâ”‚  â”‚
                â”‚   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”˜  â”‚
                â”‚        â”‚               â”‚       â”‚
addr_a â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚   â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
data_a â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚   â”‚   Shared RAM Array    â”‚   â”‚
a (R/W) â”€â”€â”€â”€â”€â”€â”€â–¶â”‚   â”‚ ram[0 â€¦ depth-1]      â”‚   â”‚
                â”‚   â””â”€â”€â”€â”€â–²â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
                â”‚        â”‚               â”‚       â”‚
out_a â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚   â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”  â”‚
                â”‚   â”‚ Output A â”‚    â”‚ Output Bâ”‚  â”‚
addr_b â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
data_b â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚                               â”‚
b (R/W) â”€â”€â”€â”€â”€â”€â”€â–¶â”‚                               â”‚
                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

