\hypertarget{group___u_a_r_t___interrupt__definition}{}\section{U\+A\+RT Interrupts Definition}
\label{group___u_a_r_t___interrupt__definition}\index{UART Interrupts Definition@{UART Interrupts Definition}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}}~0x0028U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}}~0x0727U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}}~0x0626U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}}~0x0525U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}}~0x0424U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD}}~0x0846U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS}}~0x096\+AU
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga4c22e866bce68975a180828012489106}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+CM}}~0x112\+EU
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}}~0x0060U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga333810cb588a739ad49042b9f564a6b2}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+RE}}~0x0300U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga35c77abdf7744b407d5ba751e546e965}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+NE}}~0x0200U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga98cbd9e918bcc56f329a803febaab468}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+FE}}~0x0100U
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Elements values convention\+: 000Z\+Z\+Z\+Z\+Z0\+X\+X\+Y\+Y\+Y\+Y\+Yb
\begin{DoxyItemize}
\item Y\+Y\+Y\+YY \+: Interrupt source position in the XX register (5bits)
\item XX \+: Interrupt source register (2bits)
\begin{DoxyItemize}
\item 01\+: C\+R1 register
\item 10\+: C\+R2 register
\item 11\+: C\+R3 register
\end{DoxyItemize}
\item Z\+Z\+Z\+ZZ \+: Flag position in the I\+SR register(5bits) Elements values convention\+: 000000000X\+X\+Y\+Y\+Y\+Y\+Yb
\item Y\+Y\+Y\+YY \+: Interrupt source position in the XX register (5bits)
\item XX \+: Interrupt source register (2bits)
\begin{DoxyItemize}
\item 01\+: C\+R1 register
\item 10\+: C\+R2 register
\item 11\+: C\+R3 register Elements values convention\+: 0000Z\+Z\+Z\+Z00000000b
\end{DoxyItemize}
\item Z\+Z\+ZZ \+: Flag position in the I\+SR register(4bits) 
\end{DoxyItemize}

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga4c22e866bce68975a180828012489106}\label{group___u_a_r_t___interrupt__definition_ga4c22e866bce68975a180828012489106}} 
\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_CM@{UART\_IT\_CM}}
\index{UART\_IT\_CM@{UART\_IT\_CM}!UART Interrupts Definition@{UART Interrupts Definition}}
\subsubsection{\texorpdfstring{UART\_IT\_CM}{UART\_IT\_CM}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+CM~0x112\+EU}

U\+A\+RT character match interruption \mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}\label{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}} 
\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_CTS@{UART\_IT\_CTS}}
\index{UART\_IT\_CTS@{UART\_IT\_CTS}!UART Interrupts Definition@{UART Interrupts Definition}}
\subsubsection{\texorpdfstring{UART\_IT\_CTS}{UART\_IT\_CTS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS~0x096\+AU}

U\+A\+RT C\+TS interruption \mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}\label{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}} 
\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_ERR@{UART\_IT\_ERR}}
\index{UART\_IT\_ERR@{UART\_IT\_ERR}!UART Interrupts Definition@{UART Interrupts Definition}}
\subsubsection{\texorpdfstring{UART\_IT\_ERR}{UART\_IT\_ERR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR~0x0060U}

U\+A\+RT error interruption \mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga98cbd9e918bcc56f329a803febaab468}\label{group___u_a_r_t___interrupt__definition_ga98cbd9e918bcc56f329a803febaab468}} 
\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_FE@{UART\_IT\_FE}}
\index{UART\_IT\_FE@{UART\_IT\_FE}!UART Interrupts Definition@{UART Interrupts Definition}}
\subsubsection{\texorpdfstring{UART\_IT\_FE}{UART\_IT\_FE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+FE~0x0100U}

U\+A\+RT frame error interruption \mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}\label{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}} 
\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_IDLE@{UART\_IT\_IDLE}}
\index{UART\_IT\_IDLE@{UART\_IT\_IDLE}!UART Interrupts Definition@{UART Interrupts Definition}}
\subsubsection{\texorpdfstring{UART\_IT\_IDLE}{UART\_IT\_IDLE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE~0x0424U}

U\+A\+RT idle interruption \mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}\label{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}} 
\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_LBD@{UART\_IT\_LBD}}
\index{UART\_IT\_LBD@{UART\_IT\_LBD}!UART Interrupts Definition@{UART Interrupts Definition}}
\subsubsection{\texorpdfstring{UART\_IT\_LBD}{UART\_IT\_LBD}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD~0x0846U}

U\+A\+RT L\+IN break detection interruption \mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga35c77abdf7744b407d5ba751e546e965}\label{group___u_a_r_t___interrupt__definition_ga35c77abdf7744b407d5ba751e546e965}} 
\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_NE@{UART\_IT\_NE}}
\index{UART\_IT\_NE@{UART\_IT\_NE}!UART Interrupts Definition@{UART Interrupts Definition}}
\subsubsection{\texorpdfstring{UART\_IT\_NE}{UART\_IT\_NE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+NE~0x0200U}

U\+A\+RT noise error interruption \mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga333810cb588a739ad49042b9f564a6b2}\label{group___u_a_r_t___interrupt__definition_ga333810cb588a739ad49042b9f564a6b2}} 
\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_ORE@{UART\_IT\_ORE}}
\index{UART\_IT\_ORE@{UART\_IT\_ORE}!UART Interrupts Definition@{UART Interrupts Definition}}
\subsubsection{\texorpdfstring{UART\_IT\_ORE}{UART\_IT\_ORE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+RE~0x0300U}

U\+A\+RT overrun error interruption \mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}\label{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}} 
\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_PE@{UART\_IT\_PE}}
\index{UART\_IT\_PE@{UART\_IT\_PE}!UART Interrupts Definition@{UART Interrupts Definition}}
\subsubsection{\texorpdfstring{UART\_IT\_PE}{UART\_IT\_PE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE~0x0028U}

U\+A\+RT parity error interruption \mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}\label{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}} 
\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_RXNE@{UART\_IT\_RXNE}}
\index{UART\_IT\_RXNE@{UART\_IT\_RXNE}!UART Interrupts Definition@{UART Interrupts Definition}}
\subsubsection{\texorpdfstring{UART\_IT\_RXNE}{UART\_IT\_RXNE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE~0x0525U}

U\+A\+RT read data register not empty interruption \mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}\label{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}} 
\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_TC@{UART\_IT\_TC}}
\index{UART\_IT\_TC@{UART\_IT\_TC}!UART Interrupts Definition@{UART Interrupts Definition}}
\subsubsection{\texorpdfstring{UART\_IT\_TC}{UART\_IT\_TC}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC~0x0626U}

U\+A\+RT transmission complete interruption \mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}\label{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}} 
\index{UART Interrupts Definition@{UART Interrupts Definition}!UART\_IT\_TXE@{UART\_IT\_TXE}}
\index{UART\_IT\_TXE@{UART\_IT\_TXE}!UART Interrupts Definition@{UART Interrupts Definition}}
\subsubsection{\texorpdfstring{UART\_IT\_TXE}{UART\_IT\_TXE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE~0x0727U}

U\+A\+RT transmit data register empty interruption 