Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 15:42:54 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.178     -745.572                    336                  865        0.199        0.000                      0                  865        3.000        0.000                       0                   282  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.178     -745.572                    336                  865        0.199        0.000                      0                  865        3.000        0.000                       0                   282  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          336  Failing Endpoints,  Worst Slack       -3.178ns,  Total Violation     -745.572ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 fsm3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 5.174ns (59.513%)  route 3.520ns (40.487%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.973     0.973    fsm3/clk
    SLICE_X14Y40         FDRE                                         r  fsm3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[5]/Q
                         net (fo=3, routed)           0.646     2.137    fsm3/fsm3_out[5]
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.261 f  fsm3/C_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.436     2.697    fsm3/C_addr0[3]_INST_0_i_35_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     2.821 f  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.677     3.498    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.622 r  fsm3/C_addr0[3]_INST_0_i_9/O
                         net (fo=68, routed)          0.414     4.036    fsm2/out_reg[31]_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.160 r  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=202, routed)         0.930     5.090    mult1/out0__0_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.214 r  mult1/out0_i_33/O
                         net (fo=1, routed)           0.415     5.629    mult2/mult2_left[1]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[0])
                                                      4.036     9.665 r  mult2/out0/PCOUT[0]
                         net (fo=1, routed)           0.002     9.667    mult2/out0_n_153
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=281, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 fsm3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 5.174ns (59.513%)  route 3.520ns (40.487%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.973     0.973    fsm3/clk
    SLICE_X14Y40         FDRE                                         r  fsm3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[5]/Q
                         net (fo=3, routed)           0.646     2.137    fsm3/fsm3_out[5]
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.261 f  fsm3/C_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.436     2.697    fsm3/C_addr0[3]_INST_0_i_35_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     2.821 f  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.677     3.498    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.622 r  fsm3/C_addr0[3]_INST_0_i_9/O
                         net (fo=68, routed)          0.414     4.036    fsm2/out_reg[31]_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.160 r  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=202, routed)         0.930     5.090    mult1/out0__0_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.214 r  mult1/out0_i_33/O
                         net (fo=1, routed)           0.415     5.629    mult2/mult2_left[1]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[10])
                                                      4.036     9.665 r  mult2/out0/PCOUT[10]
                         net (fo=1, routed)           0.002     9.667    mult2/out0_n_143
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=281, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 fsm3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 5.174ns (59.513%)  route 3.520ns (40.487%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.973     0.973    fsm3/clk
    SLICE_X14Y40         FDRE                                         r  fsm3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[5]/Q
                         net (fo=3, routed)           0.646     2.137    fsm3/fsm3_out[5]
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.261 f  fsm3/C_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.436     2.697    fsm3/C_addr0[3]_INST_0_i_35_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     2.821 f  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.677     3.498    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.622 r  fsm3/C_addr0[3]_INST_0_i_9/O
                         net (fo=68, routed)          0.414     4.036    fsm2/out_reg[31]_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.160 r  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=202, routed)         0.930     5.090    mult1/out0__0_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.214 r  mult1/out0_i_33/O
                         net (fo=1, routed)           0.415     5.629    mult2/mult2_left[1]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[11])
                                                      4.036     9.665 r  mult2/out0/PCOUT[11]
                         net (fo=1, routed)           0.002     9.667    mult2/out0_n_142
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=281, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 fsm3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 5.174ns (59.513%)  route 3.520ns (40.487%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.973     0.973    fsm3/clk
    SLICE_X14Y40         FDRE                                         r  fsm3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[5]/Q
                         net (fo=3, routed)           0.646     2.137    fsm3/fsm3_out[5]
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.261 f  fsm3/C_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.436     2.697    fsm3/C_addr0[3]_INST_0_i_35_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     2.821 f  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.677     3.498    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.622 r  fsm3/C_addr0[3]_INST_0_i_9/O
                         net (fo=68, routed)          0.414     4.036    fsm2/out_reg[31]_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.160 r  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=202, routed)         0.930     5.090    mult1/out0__0_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.214 r  mult1/out0_i_33/O
                         net (fo=1, routed)           0.415     5.629    mult2/mult2_left[1]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[12])
                                                      4.036     9.665 r  mult2/out0/PCOUT[12]
                         net (fo=1, routed)           0.002     9.667    mult2/out0_n_141
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=281, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 fsm3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 5.174ns (59.513%)  route 3.520ns (40.487%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.973     0.973    fsm3/clk
    SLICE_X14Y40         FDRE                                         r  fsm3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[5]/Q
                         net (fo=3, routed)           0.646     2.137    fsm3/fsm3_out[5]
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.261 f  fsm3/C_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.436     2.697    fsm3/C_addr0[3]_INST_0_i_35_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     2.821 f  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.677     3.498    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.622 r  fsm3/C_addr0[3]_INST_0_i_9/O
                         net (fo=68, routed)          0.414     4.036    fsm2/out_reg[31]_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.160 r  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=202, routed)         0.930     5.090    mult1/out0__0_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.214 r  mult1/out0_i_33/O
                         net (fo=1, routed)           0.415     5.629    mult2/mult2_left[1]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[13])
                                                      4.036     9.665 r  mult2/out0/PCOUT[13]
                         net (fo=1, routed)           0.002     9.667    mult2/out0_n_140
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=281, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 fsm3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 5.174ns (59.513%)  route 3.520ns (40.487%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.973     0.973    fsm3/clk
    SLICE_X14Y40         FDRE                                         r  fsm3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[5]/Q
                         net (fo=3, routed)           0.646     2.137    fsm3/fsm3_out[5]
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.261 f  fsm3/C_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.436     2.697    fsm3/C_addr0[3]_INST_0_i_35_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     2.821 f  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.677     3.498    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.622 r  fsm3/C_addr0[3]_INST_0_i_9/O
                         net (fo=68, routed)          0.414     4.036    fsm2/out_reg[31]_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.160 r  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=202, routed)         0.930     5.090    mult1/out0__0_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.214 r  mult1/out0_i_33/O
                         net (fo=1, routed)           0.415     5.629    mult2/mult2_left[1]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[14])
                                                      4.036     9.665 r  mult2/out0/PCOUT[14]
                         net (fo=1, routed)           0.002     9.667    mult2/out0_n_139
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=281, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 fsm3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 5.174ns (59.513%)  route 3.520ns (40.487%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.973     0.973    fsm3/clk
    SLICE_X14Y40         FDRE                                         r  fsm3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[5]/Q
                         net (fo=3, routed)           0.646     2.137    fsm3/fsm3_out[5]
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.261 f  fsm3/C_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.436     2.697    fsm3/C_addr0[3]_INST_0_i_35_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     2.821 f  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.677     3.498    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.622 r  fsm3/C_addr0[3]_INST_0_i_9/O
                         net (fo=68, routed)          0.414     4.036    fsm2/out_reg[31]_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.160 r  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=202, routed)         0.930     5.090    mult1/out0__0_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.214 r  mult1/out0_i_33/O
                         net (fo=1, routed)           0.415     5.629    mult2/mult2_left[1]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[15])
                                                      4.036     9.665 r  mult2/out0/PCOUT[15]
                         net (fo=1, routed)           0.002     9.667    mult2/out0_n_138
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=281, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 fsm3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 5.174ns (59.513%)  route 3.520ns (40.487%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.973     0.973    fsm3/clk
    SLICE_X14Y40         FDRE                                         r  fsm3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[5]/Q
                         net (fo=3, routed)           0.646     2.137    fsm3/fsm3_out[5]
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.261 f  fsm3/C_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.436     2.697    fsm3/C_addr0[3]_INST_0_i_35_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     2.821 f  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.677     3.498    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.622 r  fsm3/C_addr0[3]_INST_0_i_9/O
                         net (fo=68, routed)          0.414     4.036    fsm2/out_reg[31]_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.160 r  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=202, routed)         0.930     5.090    mult1/out0__0_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.214 r  mult1/out0_i_33/O
                         net (fo=1, routed)           0.415     5.629    mult2/mult2_left[1]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[16])
                                                      4.036     9.665 r  mult2/out0/PCOUT[16]
                         net (fo=1, routed)           0.002     9.667    mult2/out0_n_137
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=281, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 fsm3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 5.174ns (59.513%)  route 3.520ns (40.487%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.973     0.973    fsm3/clk
    SLICE_X14Y40         FDRE                                         r  fsm3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[5]/Q
                         net (fo=3, routed)           0.646     2.137    fsm3/fsm3_out[5]
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.261 f  fsm3/C_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.436     2.697    fsm3/C_addr0[3]_INST_0_i_35_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     2.821 f  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.677     3.498    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.622 r  fsm3/C_addr0[3]_INST_0_i_9/O
                         net (fo=68, routed)          0.414     4.036    fsm2/out_reg[31]_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.160 r  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=202, routed)         0.930     5.090    mult1/out0__0_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.214 r  mult1/out0_i_33/O
                         net (fo=1, routed)           0.415     5.629    mult2/mult2_left[1]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[17])
                                                      4.036     9.665 r  mult2/out0/PCOUT[17]
                         net (fo=1, routed)           0.002     9.667    mult2/out0_n_136
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=281, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 fsm3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 5.174ns (59.513%)  route 3.520ns (40.487%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.973     0.973    fsm3/clk
    SLICE_X14Y40         FDRE                                         r  fsm3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[5]/Q
                         net (fo=3, routed)           0.646     2.137    fsm3/fsm3_out[5]
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.261 f  fsm3/C_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.436     2.697    fsm3/C_addr0[3]_INST_0_i_35_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     2.821 f  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.677     3.498    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.622 r  fsm3/C_addr0[3]_INST_0_i_9/O
                         net (fo=68, routed)          0.414     4.036    fsm2/out_reg[31]_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.160 r  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=202, routed)         0.930     5.090    mult1/out0__0_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.214 r  mult1/out0_i_33/O
                         net (fo=1, routed)           0.415     5.629    mult2/mult2_left[1]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[18])
                                                      4.036     9.665 r  mult2/out0/PCOUT[18]
                         net (fo=1, routed)           0.002     9.667    mult2/out0_n_135
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=281, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -3.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.481%)  route 0.155ns (45.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.410     0.410    fsm4/clk
    SLICE_X15Y41         FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm4/out_reg[0]/Q
                         net (fo=7, routed)           0.155     0.707    fsm4/out_reg[0]_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I3_O)        0.045     0.752 r  fsm4/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.752    fsm4/out[1]_i_1_n_0
    SLICE_X16Y41         FDRE                                         r  fsm4/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.432     0.432    fsm4/clk
    SLICE_X16Y41         FDRE                                         r  fsm4/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y41         FDRE (Hold_fdre_C_D)         0.121     0.553    fsm4/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fsm3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.410     0.410    fsm3/clk
    SLICE_X15Y40         FDRE                                         r  fsm3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm3/out_reg[2]/Q
                         net (fo=7, routed)           0.146     0.697    fsm3/fsm3_out[2]
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.742 r  fsm3/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.742    fsm3/out[2]_i_1_n_0
    SLICE_X15Y40         FDRE                                         r  fsm3/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.432     0.432    fsm3/clk
    SLICE_X15Y40         FDRE                                         r  fsm3/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y40         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm3/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.410     0.410    k0/clk
    SLICE_X23Y42         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[2]/Q
                         net (fo=3, routed)           0.170     0.721    k0/k0_out[2]
    SLICE_X23Y42         LUT4 (Prop_lut4_I3_O)        0.042     0.763 r  k0/out[3]_i_3__6/O
                         net (fo=1, routed)           0.000     0.763    k0/out[3]_i_3__6_n_0
    SLICE_X23Y42         FDRE                                         r  k0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.432     0.432    k0/clk
    SLICE_X23Y42         FDRE                                         r  k0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y42         FDRE (Hold_fdre_C_D)         0.107     0.539    k0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 i0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.701%)  route 0.185ns (50.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.410     0.410    i0/clk
    SLICE_X24Y43         FDRE                                         r  i0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[2]/Q
                         net (fo=4, routed)           0.185     0.736    i0/i0_out[2]
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.042     0.778 r  i0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.778    i0/i0_in[3]
    SLICE_X24Y43         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.432     0.432    i0/clk
    SLICE_X24Y43         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X24Y43         FDRE (Hold_fdre_C_D)         0.107     0.539    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.410     0.410    j0/clk
    SLICE_X26Y41         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j0/out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.760    j0/j0_out[0]
    SLICE_X26Y41         LUT2 (Prop_lut2_I1_O)        0.043     0.803 r  j0/out[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.803    j0/out[1]_i_1__1_n_0
    SLICE_X26Y41         FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.432     0.432    j0/clk
    SLICE_X26Y41         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.131     0.563    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.410     0.410    j0/clk
    SLICE_X26Y41         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j0/out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.760    j0/j0_out[0]
    SLICE_X26Y41         LUT4 (Prop_lut4_I3_O)        0.043     0.803 r  j0/out[3]_i_3__5/O
                         net (fo=1, routed)           0.000     0.803    j0/out[3]_i_3__5_n_0
    SLICE_X26Y41         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.432     0.432    j0/clk
    SLICE_X26Y41         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.131     0.563    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.410     0.410    k0/clk
    SLICE_X23Y42         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[2]/Q
                         net (fo=3, routed)           0.170     0.721    k0/k0_out[2]
    SLICE_X23Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  k0/out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.766    k0/out[2]_i_1__1_n_0
    SLICE_X23Y42         FDRE                                         r  k0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.432     0.432    k0/clk
    SLICE_X23Y42         FDRE                                         r  k0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y42         FDRE (Hold_fdre_C_D)         0.092     0.524    k0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.012%)  route 0.172ns (47.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.410     0.410    cond_stored0/clk
    SLICE_X17Y42         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_stored0/out_reg[0]/Q
                         net (fo=6, routed)           0.172     0.723    fsm4/cond_stored0_out
    SLICE_X17Y43         LUT5 (Prop_lut5_I3_O)        0.045     0.768 r  fsm4/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.768    cond_computed0/out_reg[0]_0
    SLICE_X17Y43         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X17Y43         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.091     0.523    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 fsm0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.410     0.410    fsm0/clk
    SLICE_X39Y44         FDRE                                         r  fsm0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm0/out_reg[30]/Q
                         net (fo=2, routed)           0.122     0.673    fsm0/fsm0_out[30]
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.718 r  fsm0/out[31]_i_5__1/O
                         net (fo=1, routed)           0.000     0.718    fsm0/incr0_right[30]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.784 r  fsm0/out_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     0.784    fsm0/incr0_out[30]
    SLICE_X39Y44         FDRE                                         r  fsm0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.432     0.432    fsm0/clk
    SLICE_X39Y44         FDRE                                         r  fsm0/out_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105     0.537    fsm0/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.284ns (69.847%)  route 0.123ns (30.153%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.410     0.410    fsm3/clk
    SLICE_X15Y39         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm3/out_reg[0]/Q
                         net (fo=8, routed)           0.123     0.674    fsm3/fsm3_out[0]
    SLICE_X14Y39         LUT2 (Prop_lut2_I0_O)        0.048     0.722 r  fsm3/out[3]_i_5__0/O
                         net (fo=1, routed)           0.000     0.722    fsm3/incr3_left[0]
    SLICE_X14Y39         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     0.817 r  fsm3/out_reg[3]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.817    fsm3/incr3_out[1]
    SLICE_X14Y39         FDRE                                         r  fsm3/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=281, unset)          0.432     0.432    fsm3/clk
    SLICE_X14Y39         FDRE                                         r  fsm3/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.134     0.566    fsm3/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y14   mult2/out0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y16   mult0/out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y16   mult1/out0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X1Y17   mult2/out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y18   mult1/out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y14   mult0/out0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y37  C_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X33Y37  C_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X33Y37  C_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y38  C_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y37  C_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y37  C_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y37  C_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y37  C_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y35  C_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y36  C_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y37  C_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y37  C_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y37  C_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y37  C_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y35  C_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y36  C_i_j0/out_reg[18]/C



