{"Source Block": ["oh/memory/hdl/fifo_full_block.v@74:88@HdlStmAssign", "\t\t\t (wr_gray_next[AW-1]   ^  wr_rd_gray_pointer[AW-1]);\n\n \n\n   //FIFO almost full\n   assign wr_fifo_progfull_next =\n\t\t\t (wr_gray_next[AW-3:0] == wr_rd_gray_pointer[AW-3:0]) &\n\t\t\t (wr_gray_next[AW]     ^  wr_rd_gray_pointer[AW])     &\n\t\t\t (wr_gray_next[AW-1]   ^  wr_rd_gray_pointer[AW-1])   &\n\t\t\t (wr_gray_next[AW-2]   ^  wr_rd_gray_pointer[AW-2]);\n\n   always @ (posedge wr_clk or posedge reset)\n     if(reset)\n       wr_fifo_full <= 1'b0;\n     else\n"], "Clone Blocks": [["oh/memory/hdl/fifo_full_block.v@80:94", "\t\t\t (wr_gray_next[AW-3:0] == wr_rd_gray_pointer[AW-3:0]) &\n\t\t\t (wr_gray_next[AW]     ^  wr_rd_gray_pointer[AW])     &\n\t\t\t (wr_gray_next[AW-1]   ^  wr_rd_gray_pointer[AW-1])   &\n\t\t\t (wr_gray_next[AW-2]   ^  wr_rd_gray_pointer[AW-2]);\n\n   always @ (posedge wr_clk or posedge reset)\n     if(reset)\n       wr_fifo_full <= 1'b0;\n     else\n       wr_fifo_full <=wr_fifo_full_next;\n\n\n   always @ (posedge wr_clk or posedge reset)\n     if(reset)\n       wr_fifo_progfull <= 1'b0;\n"]], "Diff Content": {"Delete": [[79, "   assign wr_fifo_progfull_next =\n"]], "Add": [[79, "   assign wr_fifo_prog_full_next =\n"]]}}