
*** Running vivado
    with args -log zsys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zsys_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ryunosuke/Works/zynqberrydemo1/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'zsys_proc_sys_reset_0_0' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zsys_proc_sys_reset_1_0' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zsys_rst_processing_system7_0_50M_0' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_rst_processing_system7_0_50M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zsys_auto_pc_2' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zsys_auto_pc_1' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zsys_auto_pc_0' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/zsys_axi_reg32_0_0.dcp' for cell 'zsys_i/axi_reg32_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.dcp' for cell 'zsys_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xlconcat_0_0/zsys_xlconcat_0_0.dcp' for cell 'zsys_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xlslice_0_0/zsys_xlslice_0_0.dcp' for cell 'zsys_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xlslice_1_0/zsys_xlslice_1_0.dcp' for cell 'zsys_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_i2s_adi_0_0/zsys_axi_i2s_adi_0_0.dcp' for cell 'zsys_i/audio/axi_i2s_adi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_to_i2s_0_0/zsys_axis_to_i2s_0_0.dcp' for cell 'zsys_i/audio/axis_to_i2s_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_i2s_to_pwm_0_0/zsys_i2s_to_pwm_0_0.dcp' for cell 'zsys_i/audio/i2s_to_pwm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.dcp' for cell 'zsys_i/audio/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xbar_0/zsys_xbar_0.dcp' for cell 'zsys_i/processing_system7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_0/zsys_auto_pc_0.dcp' for cell 'zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_rst_processing_system7_0_50M_0/zsys_rst_processing_system7_0_50M_0.dcp' for cell 'zsys_i/resets/rst_processing_system7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.dcp' for cell 'zsys_i/video_in/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_4'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_raw_demosaic_0_0/zsys_axis_raw_demosaic_0_0.dcp' for cell 'zsys_i/video_in/axis_raw_demosaic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_raw_unpack_0_0/zsys_axis_raw_unpack_0_0.dcp' for cell 'zsys_i/video_in/axis_raw_unpack_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0.dcp' for cell 'zsys_i/video_in/csi2_d_phy_rx_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/zsys_csi_to_axis_0_0.dcp' for cell 'zsys_i/video_in/csi_to_axis_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.dcp' for cell 'zsys_i/video_in/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.dcp' for cell 'zsys_i/video_in/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_1/zsys_auto_pc_1.dcp' for cell 'zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_ImageProcess_0_0/zsys_ImageProcess_0_0.dcp' for cell 'zsys_i/video_out/ImageProcess_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0.dcp' for cell 'zsys_i/video_out/Video_IO_2_HDMI_TMDS_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.dcp' for cell 'zsys_i/video_out/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_fb_conv_0_0/zsys_axis_fb_conv_0_0.dcp' for cell 'zsys_i/video_out/axis_fb_conv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.dcp' for cell 'zsys_i/video_out/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0.dcp' for cell 'zsys_i/video_out/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0.dcp' for cell 'zsys_i/video_out/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_2/zsys_auto_pc_2.dcp' for cell 'zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 870 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/video_out/clk_wiz_1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/.Xil/Vivado-25896-ryunosuke-dynabook-T552-58HB/dcp25/zsys_clk_wiz_1_0.edf:47802]
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.187500 which will be rounded to 0.188 to ensure it is an integer multiple of 1 picosecond [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc:27]
WARNING: [Vivado 12-2489] -input_jitter contains time 2.437500 which will be rounded to 2.438 to ensure it is an integer multiple of 1 picosecond [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc:30]
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_board.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_board.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2025.348 ; gain = 522.523 ; free physical = 681 ; free virtual = 4097
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0.xdc] for cell 'zsys_i/video_in/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0.xdc] for cell 'zsys_i/video_in/axis_data_fifo_0/inst'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0.xdc] for cell 'zsys_i/video_in/axis_data_fifo_3/inst'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0.xdc] for cell 'zsys_i/video_in/axis_data_fifo_3/inst'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0.xdc] for cell 'zsys_i/video_in/axis_data_fifo_4/inst'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0.xdc] for cell 'zsys_i/video_in/axis_data_fifo_4/inst'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/hdl/csi2_d_phy_rx.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0/U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/hdl/csi2_d_phy_rx.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0/U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/hdl/csi_to_axis.xdc] for cell 'zsys_i/video_in/csi_to_axis_0/U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/hdl/csi_to_axis.xdc] for cell 'zsys_i/video_in/csi_to_axis_0/U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_rst_processing_system7_0_50M_0/zsys_rst_processing_system7_0_50M_0_board.xdc] for cell 'zsys_i/resets/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_rst_processing_system7_0_50M_0/zsys_rst_processing_system7_0_50M_0_board.xdc] for cell 'zsys_i/resets/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_rst_processing_system7_0_50M_0/zsys_rst_processing_system7_0_50M_0.xdc] for cell 'zsys_i/resets/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_rst_processing_system7_0_50M_0/zsys_rst_processing_system7_0_50M_0.xdc] for cell 'zsys_i/resets/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.xdc] for cell 'zsys_i/audio/xadc_wiz_0/inst'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.xdc] for cell 'zsys_i/audio/xadc_wiz_0/inst'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/_i_te0726.xdc]
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/_i_te0726.xdc]
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/_i_timing.xdc]
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/_i_timing.xdc]
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/vivado_target.xdc]
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/vivado_target.xdc]
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/_i_csi.xdc]
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/_i_csi.xdc]
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/_i_bitgen_common.xdc]
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/_i_bitgen_common.xdc]
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/_i_common.xdc]
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/_i_common.xdc]
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/_i_hdmi.xdc]
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/_i_hdmi.xdc]
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/ZynqCamera/sources/config.xdc]
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/ZynqCamera/sources/config.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0.dcp'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1_clocks.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1_clocks.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_clocks.xdc:6]
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_tc_0/U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_tc_0/U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0_clocks.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0_clocks.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0_clocks.xdc] for cell 'zsys_i/video_in/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0_clocks.xdc] for cell 'zsys_i/video_in/axis_data_fifo_0/inst'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0_clocks.xdc] for cell 'zsys_i/video_in/axis_data_fifo_4/inst'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0_clocks.xdc] for cell 'zsys_i/video_in/axis_data_fifo_4/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zsys_i/video_in/axis_data_fifo_4/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zsys_i/video_in/axis_data_fifo_4/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances
  OBUFDS => OBUFDS: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2029.434 ; gain = 923.902 ; free physical = 725 ; free virtual = 4100
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2093.379 ; gain = 63.945 ; free physical = 714 ; free virtual = 4095
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bca04591

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.379 ; gain = 0.000 ; free physical = 693 ; free virtual = 4076
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1472 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 1a30b8a8e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2093.379 ; gain = 0.000 ; free physical = 694 ; free virtual = 4077
INFO: [Opt 31-389] Phase Constant propagation created 345 cells and removed 1054 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15e0c9593

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.379 ; gain = 0.000 ; free physical = 695 ; free virtual = 4076
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1511 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15e0c9593

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.379 ; gain = 0.000 ; free physical = 692 ; free virtual = 4074
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15e0c9593

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.379 ; gain = 0.000 ; free physical = 693 ; free virtual = 4074
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2093.379 ; gain = 0.000 ; free physical = 693 ; free virtual = 4074
Ending Logic Optimization Task | Checksum: 15e0c9593

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.379 ; gain = 0.000 ; free physical = 692 ; free virtual = 4073

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family zynq. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family zynq. Ignoring the voltage setting.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 20 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 5 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 25c20f6f7

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 642 ; free virtual = 4022
Ending Power Optimization Task | Checksum: 25c20f6f7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2549.355 ; gain = 455.977 ; free physical = 655 ; free virtual = 4036
66 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2549.355 ; gain = 519.922 ; free physical = 655 ; free virtual = 4036
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 652 ; free virtual = 4036
INFO: [Common 17-1381] The checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_opt.dcp' has been generated.
Command: report_drc -file zsys_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg_ENBWREN_cooolgate_en_sig_13) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg_ENBWREN_cooolgate_en_sig_13) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg_ENBWREN_cooolgate_en_sig_13) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN (net: zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gpregsm1.curr_fwft_state_reg[0]) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/ENARDEN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/ENARDEN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg_ENBWREN_cooolgate_en_sig_2) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg_ENBWREN_cooolgate_en_sig_2) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/ENARDEN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg_ENARDEN_cooolgate_en_sig_3) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/ENARDEN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg_ENARDEN_cooolgate_en_sig_3) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg_ENBWREN_cooolgate_en_sig_4) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg_ENBWREN_cooolgate_en_sig_4) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 30 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 651 ; free virtual = 4034
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19bf59364

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 651 ; free virtual = 4034
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 652 ; free virtual = 4035

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11849260c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 637 ; free virtual = 4021

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cca435c2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 598 ; free virtual = 3983

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cca435c2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 598 ; free virtual = 3983
Phase 1 Placer Initialization | Checksum: 1cca435c2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 598 ; free virtual = 3983

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17d5f7689

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 591 ; free virtual = 3990

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17d5f7689

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 591 ; free virtual = 3991

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d7180773

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 593 ; free virtual = 3986

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 159fbf7d5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 593 ; free virtual = 3987

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1730f8063

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 593 ; free virtual = 3987

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19775f453

Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 593 ; free virtual = 3987

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15a5ac3bf

Time (s): cpu = 00:01:05 ; elapsed = 00:00:30 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 590 ; free virtual = 3984

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: ef12d332

Time (s): cpu = 00:01:10 ; elapsed = 00:00:36 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 581 ; free virtual = 3975

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 14d2e98ba

Time (s): cpu = 00:01:11 ; elapsed = 00:00:36 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 581 ; free virtual = 3975

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 15c7d6a6d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:36 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 584 ; free virtual = 3974

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 155aa428b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 595 ; free virtual = 3982
Phase 3 Detail Placement | Checksum: 155aa428b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 594 ; free virtual = 3982

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1091881b0

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1091881b0

Time (s): cpu = 00:01:26 ; elapsed = 00:00:41 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 601 ; free virtual = 3982
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.723. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 176e33125

Time (s): cpu = 00:02:20 ; elapsed = 00:01:27 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 593 ; free virtual = 3978
Phase 4.1 Post Commit Optimization | Checksum: 176e33125

Time (s): cpu = 00:02:20 ; elapsed = 00:01:27 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 593 ; free virtual = 3978

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 176e33125

Time (s): cpu = 00:02:20 ; elapsed = 00:01:27 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 593 ; free virtual = 3978

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 176e33125

Time (s): cpu = 00:02:20 ; elapsed = 00:01:27 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 593 ; free virtual = 3978

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 199bc12ee

Time (s): cpu = 00:02:20 ; elapsed = 00:01:27 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 593 ; free virtual = 3978
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 199bc12ee

Time (s): cpu = 00:02:21 ; elapsed = 00:01:27 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 593 ; free virtual = 3978
Ending Placer Task | Checksum: 108fdc546

Time (s): cpu = 00:02:21 ; elapsed = 00:01:27 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 604 ; free virtual = 3989
87 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:27 ; elapsed = 00:01:30 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 604 ; free virtual = 3989
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 579 ; free virtual = 3988
INFO: [Common 17-1381] The checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 593 ; free virtual = 3984
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 595 ; free virtual = 3987
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 592 ; free virtual = 3988
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 579 ; free virtual = 3975

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 16a10973f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 579 ; free virtual = 3974
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.723 | TNS=-261.711 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 16a10973f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 578 ; free virtual = 3974

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 94 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_9_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_9
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_71
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_13_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_13
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_75_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_75
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_29_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_29
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_9_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_9
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_13_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_13
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_33_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_33
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_60_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_60
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_64_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_64
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[32]_i_2_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[32]_i_2
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_70_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_70
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_74_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_74
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_8_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_8
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_12_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_12
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_22_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_22
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_26_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_26
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_31_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_31
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_35_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_35
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_4_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_4
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_59_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_59
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_63_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_63
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_31_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_31
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_70_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_70
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_35_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_35
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_74_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_74
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_71
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_75_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_75
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_8_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_8
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_25_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_25
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_29_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_29
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_32_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_32
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_36_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_36
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_23_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_23
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_27_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_27
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_32_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_32
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_36_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_36
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_4_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_4
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_30_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_30
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_34_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_34
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_12_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_12
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_68_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_68
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_72_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_72
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_18_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_18
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_22_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_22
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_69_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_69
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_73_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_73
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_38_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_38
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_42_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_42
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[15]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[15]_i_71
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[23]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[23]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[23]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[23]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[23]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[23]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_18_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_18
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_25_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_25
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[27]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[27]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[23]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[23]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_22_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_22
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_29_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_29
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[32].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[32]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[30].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[30]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[29].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[29]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[31].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[31]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red_reg_n_0_[32].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red_reg[32]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red_reg_n_0_[31].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red_reg[31]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[28].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[28]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 579 ; free virtual = 3972
Phase 3 Placement Based Optimization | Checksum: 170c4577d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 579 ; free virtual = 3972

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 579 ; free virtual = 3972
Phase 4 Rewire | Checksum: 170c4577d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 579 ; free virtual = 3972

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 15 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net zsys_i/video_out/ImageProcess_0/blue[31]_i_71_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net zsys_i/video_out/ImageProcess_0/blue[31]_i_60_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net zsys_i/video_out/ImageProcess_0/blue[31]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net zsys_i/video_out/ImageProcess_0/blue[27]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 580 ; free virtual = 3973
Phase 5 Critical Cell Optimization | Checksum: 1ac5b0fff

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 580 ; free virtual = 3973

Phase 6 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 Fanout Optimization | Checksum: 1ac5b0fff

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 580 ; free virtual = 3973

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 94 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_9_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_9
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_71
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_13_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_13
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_75_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_75
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_29_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_29
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_9_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_9
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_13_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_13
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_33_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_33
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_60_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_60
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_64_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_64
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[32]_i_2_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[32]_i_2
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_70_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_70
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_74_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_74
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_8_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_8
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_12_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_12
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_22_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_22
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_26_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_26
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_31_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_31
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_35_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_35
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_4_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_4
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_59_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_59
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_63_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_63
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_31_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_31
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_70_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_70
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_35_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_35
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_74_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_74
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_71
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_75_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_75
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_8_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_8
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_25_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_25
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_29_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_29
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_32_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_32
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_36_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_36
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_23_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_23
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_27_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_27
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_32_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_32
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_36_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_36
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_4_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_4
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_30_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_30
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_34_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_34
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_12_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_12
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_68_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_68
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_72_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_72
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_18_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_18
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_22_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_22
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_69_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_69
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_73_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_73
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_38_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_38
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_42_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_42
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[15]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[15]_i_71
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[23]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[23]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[23]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[23]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[23]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[23]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_18_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_18
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_25_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_25
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[27]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[27]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[23]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[23]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_22_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_22
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_29_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_29
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[32].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[32]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[30].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[30]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[29].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[29]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[31].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[31]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red_reg_n_0_[32].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red_reg[32]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red_reg_n_0_[31].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red_reg[31]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[28].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[28]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 581 ; free virtual = 3974
Phase 7 Placement Based Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 581 ; free virtual = 3974

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 581 ; free virtual = 3974
Phase 8 Rewire | Checksum: fe9fe4f9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 581 ; free virtual = 3974

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 11 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Critical Cell Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 581 ; free virtual = 3974

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Fanout Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 581 ; free virtual = 3974

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 94 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_9_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_9
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_71
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_13_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_13
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_75_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_75
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_29_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_29
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_9_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_9
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_13_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_13
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_33_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_33
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_60_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_60
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_64_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_64
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[32]_i_2_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[32]_i_2
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_70_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_70
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_74_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_74
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_8_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_8
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_12_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_12
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_22_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_22
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_26_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_26
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_31_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_31
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_35_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_35
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_4_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_4
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_59_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_59
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_63_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_63
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_31_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_31
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_70_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_70
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_35_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_35
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_74_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_74
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_71
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_75_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_75
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_8_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_8
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_25_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_25
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_29_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_29
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_32_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_32
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_36_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_36
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_23_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_23
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_27_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_27
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_32_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_32
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_36_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_36
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_4_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_4
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_30_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_30
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_34_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_34
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_12_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_12
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_68_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_68
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_72_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_72
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_18_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_18
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_22_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_22
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_69_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_69
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_73_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_73
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_38_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_38
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_42_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_42
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[15]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[15]_i_71
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[23]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[23]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[23]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[23]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[23]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[23]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_18_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_18
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_25_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_25
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[27]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[27]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[23]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[23]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_22_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_22
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_29_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_29
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[32].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[32]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[30].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[30]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[29].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[29]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[31].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[31]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red_reg_n_0_[32].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red_reg[32]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red_reg_n_0_[31].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red_reg[31]
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[28].  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[28]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 566 ; free virtual = 3962
Phase 11 Placement Based Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 566 ; free virtual = 3962

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 565 ; free virtual = 3962
Phase 12 Rewire | Checksum: fe9fe4f9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 564 ; free virtual = 3961

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 11 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Critical Cell Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 564 ; free virtual = 3961

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 DSP Register Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 564 ; free virtual = 3961

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 15 BRAM Register Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 564 ; free virtual = 3961

Phase 16 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 URAM Register Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 564 ; free virtual = 3961

Phase 17 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Shift Register Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 563 ; free virtual = 3961

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 564 ; free virtual = 3961

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 563 ; free virtual = 3961

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 563 ; free virtual = 3961

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 563 ; free virtual = 3960

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 87 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 20 nets.  Swapped 574 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 574 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-267.821 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 563 ; free virtual = 3960
Phase 22 Critical Pin Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 563 ; free virtual = 3961

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: fe9fe4f9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 563 ; free virtual = 3960

Phase 24 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_17_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_17
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_9_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_9
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_71
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_13_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_13
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_21_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_21
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_75_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_75
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_19_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_19
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_26_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_26
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_8_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_8
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_12_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_12
INFO: [Physopt 32-663] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_23_n_0.  Re-placed instance zsys_i/video_out/ImageProcess_0/red[27]_i_23
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_30_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_30
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_26_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_26
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_30_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_30
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_29_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_29
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_9_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_9
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_13_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_13
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_33_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_33
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_60_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_60
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_64_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_64
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[11]_i_112_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[11]_i_112
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_17_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_17
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[11]_i_115_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[11]_i_115
INFO: [Physopt 32-663] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_21_n_0.  Re-placed instance zsys_i/video_out/ImageProcess_0/blue[15]_i_21
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[15]_i_70_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[15]_i_70
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_17_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_17
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[15]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[15]_i_11
INFO: [Physopt 32-663] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_21_n_0.  Re-placed instance zsys_i/video_out/ImageProcess_0/blue[19]_i_21
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[19]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[19]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[15]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[15]_i_71
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_10_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_10
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_14_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_14
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[19]_i_5_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[19]_i_5
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[19]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[19]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_70_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_70
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_74_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_74
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_8_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_8
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_12_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_12
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_31_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_31
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_35_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_35
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_32_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_32
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_70_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_70
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_36_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_36
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_74_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_74
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_16_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_16
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_20_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_20
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_71
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[31]_i_75_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[31]_i_75
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_4_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[31]_i_4
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[11]_i_47_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[11]_i_47
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[11]_i_51_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[11]_i_51
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_59_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_59
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_63_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_63
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_4_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_4
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[32]_i_2_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[32]_i_2
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_6_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[31]_i_6
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[15]_i_38_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[15]_i_38
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[15]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[15]_i_71
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[15]_i_42_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[15]_i_42
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_19_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_19
INFO: [Physopt 32-663] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_23_n_0.  Re-placed instance zsys_i/video_out/ImageProcess_0/blue[27]_i_23
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_8_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_8
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_25_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_25
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_29_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_29
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_17_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[23]_i_17
INFO: [Physopt 32-663] Processed net zsys_i/video_out/ImageProcess_0/blue[23]_i_21_n_0.  Re-placed instance zsys_i/video_out/ImageProcess_0/blue[23]_i_21
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_28_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_28
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[19]_i_32_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[19]_i_32
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_18_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_18
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_22_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_22
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[15]_i_68_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[15]_i_68
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[27]_i_3_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red[27]_i_3
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_17_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_17
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/red[27]_i_21_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/red[27]_i_21
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_4_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[23]_i_4
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_4_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[27]_i_4
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_7_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_7
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_11_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_11
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[19]_i_4_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue[19]_i_4
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_30_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_30
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-265.309 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 562 ; free virtual = 3962
Phase 24 Placement Based Optimization | Checksum: 1c70822cc

Time (s): cpu = 00:01:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 562 ; free virtual = 3962

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-265.309 |
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue_reg[31]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue_reg[27]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_9_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_9
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue_reg[31]_i_18_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue_reg[27]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_17_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_17
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue_reg[31]_i_43_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_71
INFO: [Physopt 32-572] Net zsys_i/video_out/ImageProcess_0/blue[31]_i_71_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[19]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue8__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue8_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[0].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][0]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-265.090 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[1].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][1]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-264.871 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[2].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][2]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-264.689 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[3].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][3]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-264.507 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[4].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][4]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-264.325 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[5].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][5]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-264.143 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[6].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][6]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-264.070 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[11].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][11]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-264.040 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[27].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][27]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-264.010 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[28].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][28]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-263.980 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[8].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][8]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-263.950 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[9].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][9]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-263.920 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[12].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][12]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-263.904 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[23].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][23]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-263.888 |
INFO: [Physopt 32-662] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[11].  Did not re-place instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][11]
INFO: [Physopt 32-702] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9]__0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-252.292 |
INFO: [Physopt 32-662] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0].  Did not re-place instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
INFO: [Physopt 32-81] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-248.764 |
INFO: [Physopt 32-702] Processed net zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][6].  Re-placed instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[6]_INST_0
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-248.313 |
INFO: [Physopt 32-662] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1].  Did not re-place instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
INFO: [Physopt 32-81] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-242.678 |
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][3].  Re-placed instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[3]_INST_0
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-242.257 |
INFO: [Physopt 32-662] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]_repN.  Did not re-place instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_replica
INFO: [Physopt 32-572] Net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[9].  Did not re-place instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[9][31]_i_2
INFO: [Physopt 32-702] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_3_n_0 was not replicated.
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_3_n_0.  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_3
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-195.569 |
INFO: [Physopt 32-702] Processed net zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][22].  Re-placed instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[22]_INST_0
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-195.231 |
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][19].  Re-placed instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[19]_INST_0
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-194.866 |
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9].  Re-placed instance zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[9]
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-194.532 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i.  Re-placed instance zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
INFO: [Physopt 32-735] Processed net zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-194.517 |
INFO: [Physopt 32-662] Processed net zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i.  Did not re-place instance zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
INFO: [Physopt 32-702] Processed net zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_s_h_halt_reg_reg.  Re-placed instance zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg
INFO: [Physopt 32-735] Processed net zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_s_h_halt_reg_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-194.409 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/p_23_out.  Re-placed instance zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg
INFO: [Physopt 32-735] Processed net zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/p_23_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-193.725 |
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_empty.  Re-placed instance zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_empty_reg
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_empty. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-193.469 |
INFO: [Physopt 32-702] Processed net zsys_i/processing_system7_0/inst/S_AXI_HP1_WREADY. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0[8].  Re-placed instance zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[8]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-193.314 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][10].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][10]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-193.197 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][12].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][12]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-193.080 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][17].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][17]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-192.963 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][18].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][18]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-192.846 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][26].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][26]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-192.729 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][16].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][16]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-192.624 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][24].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][24]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[8][24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-192.519 |
INFO: [Physopt 32-662] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/p_4_in[8].  Did not re-place instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][3]
INFO: [Physopt 32-702] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/p_4_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-188.132 |
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][1].  Re-placed instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[1]_INST_0
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-187.934 |
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i.  Re-placed instance zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-187.911 |
INFO: [Physopt 32-662] Processed net zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i.  Did not re-place instance zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
INFO: [Physopt 32-702] Processed net zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg.  Did not re-place instance zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1
INFO: [Physopt 32-572] Net zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_2_n_0.  Re-placed instance zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_2
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-187.686 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]_repN.  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_replica
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-186.601 |
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][2].  Re-placed instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[2]_INST_0
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-186.476 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-185.366 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0[7].  Re-placed instance zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[7]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-185.328 |
INFO: [Physopt 32-662] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3].  Did not re-place instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]
INFO: [Physopt 32-81] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-184.399 |
INFO: [Physopt 32-662] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr[10].  Did not re-place instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]
INFO: [Physopt 32-702] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_3_n_0 was not replicated.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_3_n_0.  Did not re-place instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_3
INFO: [Physopt 32-702] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp.  Did not re-place instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5
INFO: [Physopt 32-572] Net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_7_n_0.  Did not re-place instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_7
INFO: [Physopt 32-702] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[9][0][0] was not replicated.
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[9][0][0].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[9][31]_i_1
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[9][0][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-183.248 |
INFO: [Physopt 32-662] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][17].  Did not re-place instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[17]_INST_0
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-183.221 |
INFO: [Physopt 32-662] Processed net zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0[8].  Did not re-place instance zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[8]
INFO: [Physopt 32-81] Processed net zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0[8]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-183.204 |
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][5].  Re-placed instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[5]_INST_0
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-183.153 |
INFO: [Physopt 32-702] Processed net zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][7].  Re-placed instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[7]_INST_0
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-183.108 |
INFO: [Physopt 32-662] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][22].  Did not re-place instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[22]_INST_0
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-183.101 |
INFO: [Physopt 32-662] Processed net zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0[8]_repN.  Did not re-place instance zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[8]_replica
INFO: [Physopt 32-702] Processed net zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0[8]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1].  Re-placed instance zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1
INFO: [Physopt 32-735] Processed net zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-183.063 |
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][16].  Re-placed instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[16]_INST_0
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-183.028 |
INFO: [Physopt 32-662] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][22].  Did not re-place instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[22]_INST_0
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-182.994 |
INFO: [Physopt 32-662] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][17].  Did not re-place instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[17]_INST_0
INFO: [Physopt 32-702] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[23][17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[17]_INST_0_i_1_n_0.  Re-placed instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[17]_INST_0_i_1
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[17]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-182.973 |
INFO: [Physopt 32-662] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]_repN.  Did not re-place instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]_replica
INFO: [Physopt 32-702] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[8].  Did not re-place instance zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[8][31]_i_2
INFO: [Physopt 32-242] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[8]. Rewired (signal push) zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-182.824 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[10].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][10]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-182.810 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[11].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][11]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-182.797 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[14].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][14]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-182.784 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[17].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][17]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-182.770 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[22].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][22]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-182.757 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[24].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][24]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-182.743 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[8].  Re-placed instance zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][8]
INFO: [Physopt 32-735] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3]__0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-182.730 |
INFO: [Physopt 32-663] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[17].  Re-placed instance zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[17]_INST_0_i_2
INFO: [Physopt 32-735] Processed net zsys_i/video_in/axis_raw_demosaic_0/U0/m_axis_tdata[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-182.722 |
INFO: [Physopt 32-663] Processed net zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0.  Re-placed instance zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg
INFO: [Physopt 32-735] Processed net zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-182.719 |
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg_n_0_[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue_reg[31]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_9_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_9
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue_reg[31]_i_18_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_17_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[27]_i_17
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue[27]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue_reg[31]_i_43_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_71_n_0.  Did not re-place instance zsys_i/video_out/ImageProcess_0/blue[31]_i_71
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/blue[31]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue_reg[19]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue8__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.709 | TNS=-182.719 |
Phase 25 Critical Path Optimization | Checksum: 198cc7107

Time (s): cpu = 00:02:22 ; elapsed = 00:00:39 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 544 ; free virtual = 3947

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 198cc7107

Time (s): cpu = 00:02:22 ; elapsed = 00:00:39 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 544 ; free virtual = 3947
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 546 ; free virtual = 3949
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.709 | TNS=-182.719 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Placement Based    |          0.000  |          2.512  |            0  |              0  |                     5  |           0  |           4  |  00:00:21  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:01  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin       |          0.014  |         -6.110  |            0  |              0  |                    20  |           0  |           1  |  00:00:01  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |         82.590  |            4  |              0  |                    64  |           0  |           1  |  00:00:13  |
|  Total              |          0.014  |         78.992  |            4  |              0  |                    89  |           0  |          25  |  00:00:35  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1d4c98875

Time (s): cpu = 00:02:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 541 ; free virtual = 3946
821 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 548 ; free virtual = 3954
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 524 ; free virtual = 3952
INFO: [Common 17-1381] The checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: dd5b059c ConstDB: 0 ShapeSum: 1a0d1e87 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dd496817

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 480 ; free virtual = 3889

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dd496817

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 480 ; free virtual = 3889

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dd496817

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 450 ; free virtual = 3858

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dd496817

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 449 ; free virtual = 3859
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cbd2054b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 438 ; free virtual = 3844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.793 | TNS=-190.457| WHS=-0.355 | THS=-271.733|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 15ba0a5aa

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 431 ; free virtual = 3836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.793 | TNS=-179.094| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: df136d10

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 431 ; free virtual = 3835
Phase 2 Router Initialization | Checksum: efc2793b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 431 ; free virtual = 3835

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17c61c10f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 424 ; free virtual = 3828

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1998
 Number of Nodes with overlaps = 367
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.611 | TNS=-174.488| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c304d23f

Time (s): cpu = 00:01:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 424 ; free virtual = 3831

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.558 | TNS=-163.924| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 127b3fbf7

Time (s): cpu = 00:01:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 434 ; free virtual = 3841

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.553 | TNS=-162.578| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16ede2890

Time (s): cpu = 00:01:57 ; elapsed = 00:00:39 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 425 ; free virtual = 3834

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.553 | TNS=-160.700| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 2414a8729

Time (s): cpu = 00:02:06 ; elapsed = 00:00:42 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 426 ; free virtual = 3833
Phase 4 Rip-up And Reroute | Checksum: 2414a8729

Time (s): cpu = 00:02:06 ; elapsed = 00:00:42 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 426 ; free virtual = 3834

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f8e823c4

Time (s): cpu = 00:02:09 ; elapsed = 00:00:42 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 425 ; free virtual = 3833
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.438 | TNS=-150.156| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: d06e1efb

Time (s): cpu = 00:02:10 ; elapsed = 00:00:42 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 424 ; free virtual = 3832

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d06e1efb

Time (s): cpu = 00:02:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 424 ; free virtual = 3832
Phase 5 Delay and Skew Optimization | Checksum: d06e1efb

Time (s): cpu = 00:02:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 424 ; free virtual = 3832

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f0c50c10

Time (s): cpu = 00:02:14 ; elapsed = 00:00:44 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 423 ; free virtual = 3832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.438 | TNS=-150.087| WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f9b43def

Time (s): cpu = 00:02:14 ; elapsed = 00:00:44 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 423 ; free virtual = 3832
Phase 6 Post Hold Fix | Checksum: f9b43def

Time (s): cpu = 00:02:14 ; elapsed = 00:00:44 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 423 ; free virtual = 3832

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 11a78f220

Time (s): cpu = 00:02:19 ; elapsed = 00:00:45 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 419 ; free virtual = 3827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.438 | TNS=-150.087| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 11a78f220

Time (s): cpu = 00:02:19 ; elapsed = 00:00:45 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 419 ; free virtual = 3827

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.77238 %
  Global Horizontal Routing Utilization  = 11.5558 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
Phase 8 Route finalize | Checksum: 11a78f220

Time (s): cpu = 00:02:20 ; elapsed = 00:00:45 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 419 ; free virtual = 3827

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 11a78f220

Time (s): cpu = 00:02:20 ; elapsed = 00:00:45 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 418 ; free virtual = 3826

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b8f56e58

Time (s): cpu = 00:02:21 ; elapsed = 00:00:46 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 410 ; free virtual = 3820

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 440 ; free virtual = 3850
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.468. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 16de90281

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 443 ; free virtual = 3852
Phase 11 Incr Placement Change | Checksum: 1b8f56e58

Time (s): cpu = 00:02:57 ; elapsed = 00:01:06 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 443 ; free virtual = 3852

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 1b1f51139

Time (s): cpu = 00:03:00 ; elapsed = 00:01:08 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 431 ; free virtual = 3843

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 9da89d7d

Time (s): cpu = 00:03:01 ; elapsed = 00:01:09 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 427 ; free virtual = 3837

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 9da89d7d

Time (s): cpu = 00:03:01 ; elapsed = 00:01:09 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 401 ; free virtual = 3812

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 851af8bc

Time (s): cpu = 00:03:01 ; elapsed = 00:01:09 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 399 ; free virtual = 3809
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 175344b57

Time (s): cpu = 00:03:19 ; elapsed = 00:01:14 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 385 ; free virtual = 3795
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.593 | TNS=-160.645| WHS=-0.355 | THS=-270.644|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: a1607b0a

Time (s): cpu = 00:03:32 ; elapsed = 00:01:16 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 389 ; free virtual = 3799
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.593 | TNS=-149.519| WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 1189b0651

Time (s): cpu = 00:03:32 ; elapsed = 00:01:17 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 389 ; free virtual = 3799
Phase 13 Router Initialization | Checksum: 178ebf538

Time (s): cpu = 00:03:32 ; elapsed = 00:01:17 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 389 ; free virtual = 3799

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 11634dad1

Time (s): cpu = 00:03:33 ; elapsed = 00:01:17 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 384 ; free virtual = 3794

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.613 | TNS=-158.350| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 15099074d

Time (s): cpu = 00:03:46 ; elapsed = 00:01:21 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 381 ; free virtual = 3790

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 212
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.567 | TNS=-158.546| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 146d72d0e

Time (s): cpu = 00:03:56 ; elapsed = 00:01:25 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 355 ; free virtual = 3773

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.591 | TNS=-158.608| WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 1a954cfd2

Time (s): cpu = 00:04:05 ; elapsed = 00:01:28 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 351 ; free virtual = 3768
Phase 15 Rip-up And Reroute | Checksum: 1a954cfd2

Time (s): cpu = 00:04:05 ; elapsed = 00:01:28 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 351 ; free virtual = 3768

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1c8f14e0b

Time (s): cpu = 00:04:08 ; elapsed = 00:01:29 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 351 ; free virtual = 3769
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.452 | TNS=-147.920| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 1b8e62269

Time (s): cpu = 00:04:09 ; elapsed = 00:01:29 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 351 ; free virtual = 3768

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1b8e62269

Time (s): cpu = 00:04:09 ; elapsed = 00:01:29 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 351 ; free virtual = 3768
Phase 16 Delay and Skew Optimization | Checksum: 1b8e62269

Time (s): cpu = 00:04:09 ; elapsed = 00:01:29 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 351 ; free virtual = 3768

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1c20e1150

Time (s): cpu = 00:04:13 ; elapsed = 00:01:30 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 351 ; free virtual = 3768
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.452 | TNS=-147.043| WHS=0.019  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1f0d848e2

Time (s): cpu = 00:04:13 ; elapsed = 00:01:30 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 350 ; free virtual = 3767
Phase 17 Post Hold Fix | Checksum: 1f0d848e2

Time (s): cpu = 00:04:13 ; elapsed = 00:01:30 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 350 ; free virtual = 3767

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1c8d4832c

Time (s): cpu = 00:04:18 ; elapsed = 00:01:31 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 352 ; free virtual = 3767
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.452 | TNS=-147.043| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1c8d4832c

Time (s): cpu = 00:04:18 ; elapsed = 00:01:31 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 352 ; free virtual = 3767

Phase 19 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-3.468 | TNS=-149.467| WHS=0.024  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 19 Post Router Timing | Checksum: 1c574d91e

Time (s): cpu = 00:04:33 ; elapsed = 00:01:34 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 347 ; free virtual = 3762
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:33 ; elapsed = 00:01:34 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 417 ; free virtual = 3832

Routing Is Done.
852 Infos, 42 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:41 ; elapsed = 00:01:38 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 416 ; free virtual = 3832
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 385 ; free virtual = 3831
INFO: [Common 17-1381] The checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_routed.dcp' has been generated.
Command: report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -rpx zsys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:46 ; elapsed = 00:00:09 . Memory (MB): peak = 2549.355 ; gain = 0.000 ; free physical = 358 ; free virtual = 3778
Command: report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family zynq. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family zynq. Ignoring the voltage setting.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
859 Infos, 45 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Command: write_bitstream -force zsys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_m_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_s_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_m_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_s_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_m_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_s_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_m_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_s_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue8 output zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue8__0 output zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue8__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/green8 output zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/green8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/green8__0 output zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/green8__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red8 output zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red8__0 output zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red8__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue8 multiplier stage zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue8__0 multiplier stage zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/blue8__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/green8 multiplier stage zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/green8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/green8__0 multiplier stage zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/green8__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red8 multiplier stage zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red8__0 multiplier stage zsys_i/video_out/ImageProcess_0/inst/unit_unSharp/red8__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1 is a gated clock net sourced by a combinational pin zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O, cell zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net zsys_i/video_out/ImageProcess_0/inst/unit_AdrMng/ram_reg_1 is a gated clock net sourced by a combinational pin zsys_i/video_out/ImageProcess_0/inst/unit_AdrMng/RAMsel3_reg_i_1/O, cell zsys_i/video_out/ImageProcess_0/inst/unit_AdrMng/RAMsel3_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net zsys_i/video_out/ImageProcess_0/inst/unit_AdrMng/ram_reg_1_0 is a gated clock net sourced by a combinational pin zsys_i/video_out/ImageProcess_0/inst/unit_AdrMng/RAMsel2_reg_i_1/O, cell zsys_i/video_out/ImageProcess_0/inst/unit_AdrMng/RAMsel2_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net zsys_i/video_out/ImageProcess_0/inst/unit_AdrMng/ram_reg_1_1 is a gated clock net sourced by a combinational pin zsys_i/video_out/ImageProcess_0/inst/unit_AdrMng/RAMsel1_reg_i_1/O, cell zsys_i/video_out/ImageProcess_0/inst/unit_AdrMng/RAMsel1_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net zsys_i/video_out/ImageProcess_0/inst/unit_AdrMng/ram_reg_1_2 is a gated clock net sourced by a combinational pin zsys_i/video_out/ImageProcess_0/inst/unit_AdrMng/RAMsel0_reg_i_1/O, cell zsys_i/video_out/ImageProcess_0/inst/unit_AdrMng/RAMsel0_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg_ENBWREN_cooolgate_en_sig_13) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg_ENBWREN_cooolgate_en_sig_13) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg_ENBWREN_cooolgate_en_sig_13) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN (net: zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gpregsm1.curr_fwft_state_reg[0]) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/ENARDEN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/ENARDEN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg_ENBWREN_cooolgate_en_sig_2) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg_ENBWREN_cooolgate_en_sig_2) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/ENARDEN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg_ENARDEN_cooolgate_en_sig_3) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/ENARDEN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg_ENARDEN_cooolgate_en_sig_3) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg_ENBWREN_cooolgate_en_sig_4) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg_ENBWREN_cooolgate_en_sig_4) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 63 net(s) have no routable loads. The problem bus(es) and/or net(s) are zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 57 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 56 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8463456 bits.
Writing bitstream ./zsys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Aug 15 20:53:52 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
870 Infos, 102 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2671.059 ; gain = 121.703 ; free physical = 494 ; free virtual = 3758
INFO: [Common 17-206] Exiting Vivado at Thu Aug 15 20:53:52 2019...
