{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733948650459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733948650459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 17:24:10 2024 " "Processing started: Wed Dec 11 17:24:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733948650459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948650459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948650460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733948650574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733948650574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pessoas.v 1 1 " "Found 1 design units, including 1 entities, in source file Pessoas.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pessoas " "Found entity 1: Pessoas" {  } { { "Pessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Pessoas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733948655608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948655608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.v 1 1 " "Found 1 design units, including 1 entities, in source file Main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733948655608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948655608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorClock.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorClock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "DivisorClock.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DivisorClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733948655609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948655609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecNumPessoas.v 1 1 " "Found 1 design units, including 1 entities, in source file DecNumPessoas.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecNumPessoas " "Found entity 1: DecNumPessoas" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733948655609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948655609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecNumAndares.v 1 1 " "Found 1 design units, including 1 entities, in source file DecNumAndares.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecNumAndares " "Found entity 1: DecNumAndares" {  } { { "DecNumAndares.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumAndares.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733948655609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948655609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplex_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplex_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplex_disp " "Found entity 1: Multiplex_disp" {  } { { "Multiplex_disp.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Multiplex_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733948655610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948655610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecSeletor.v 1 1 " "Found 1 design units, including 1 entities, in source file DecSeletor.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecSeletor " "Found entity 1: DecSeletor" {  } { { "DecSeletor.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecSeletor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733948655610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948655610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorClock1.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorClock1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock1 " "Found entity 1: DivisorClock1" {  } { { "DivisorClock1.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DivisorClock1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733948655611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948655611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Andar.v 1 1 " "Found 1 design units, including 1 entities, in source file Andar.v" { { "Info" "ISGN_ENTITY_NAME" "1 Andar " "Found entity 1: Andar" {  } { { "Andar.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Andar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733948655611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948655611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Porta.v 1 1 " "Found 1 design units, including 1 entities, in source file Porta.v" { { "Info" "ISGN_ENTITY_NAME" "1 Porta " "Found entity 1: Porta" {  } { { "Porta.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Porta.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733948655611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948655611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Chamada.v 1 1 " "Found 1 design units, including 1 entities, in source file Chamada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chamada " "Found entity 1: Chamada" {  } { { "Chamada.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Chamada.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733948655612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948655612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Elevador.v 1 1 " "Found 1 design units, including 1 entities, in source file Elevador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Elevador " "Found entity 1: Elevador" {  } { { "Elevador.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Elevador.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733948655612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948655612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "negB1 Pessoas.v(12) " "Verilog HDL Implicit Net warning at Pessoas.v(12): created implicit net for \"negB1\"" {  } { { "Pessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Pessoas.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "negB2 Pessoas.v(13) " "Verilog HDL Implicit Net warning at Pessoas.v(13): created implicit net for \"negB2\"" {  } { { "Pessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Pessoas.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nreset Pessoas.v(14) " "Verilog HDL Implicit Net warning at Pessoas.v(14): created implicit net for \"nreset\"" {  } { { "Pessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Pessoas.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nP Pessoas.v(15) " "Verilog HDL Implicit Net warning at Pessoas.v(15): created implicit net for \"nP\"" {  } { { "Pessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Pessoas.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkot0 Main.v(19) " "Verilog HDL Implicit Net warning at Main.v(19): created implicit net for \"clkot0\"" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkot1 Main.v(21) " "Verilog HDL Implicit Net warning at Main.v(21): created implicit net for \"clkot1\"" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BIT0 Main.v(30) " "Verilog HDL Implicit Net warning at Main.v(30): created implicit net for \"BIT0\"" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BIT1 Main.v(31) " "Verilog HDL Implicit Net warning at Main.v(31): created implicit net for \"BIT1\"" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nC DecNumPessoas.v(7) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(7): created implicit net for \"nC\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nB DecNumPessoas.v(8) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(8): created implicit net for \"nB\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA DecNumPessoas.v(9) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(9): created implicit net for \"nA\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "anda0 DecNumPessoas.v(11) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(11): created implicit net for \"anda0\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "anda1 DecNumPessoas.v(12) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(12): created implicit net for \"anda1\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andb0 DecNumPessoas.v(15) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(15): created implicit net for \"andb0\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andb1 DecNumPessoas.v(16) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(16): created implicit net for \"andb1\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andd0 DecNumPessoas.v(21) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(21): created implicit net for \"andd0\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andd1 DecNumPessoas.v(22) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(22): created implicit net for \"andd1\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andd2 DecNumPessoas.v(23) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(23): created implicit net for \"andd2\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ande0 DecNumPessoas.v(26) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(26): created implicit net for \"ande0\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andf0 DecNumPessoas.v(29) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(29): created implicit net for \"andf0\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andf1 DecNumPessoas.v(30) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(30): created implicit net for \"andf1\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andf2 DecNumPessoas.v(31) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(31): created implicit net for \"andf2\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andg0 DecNumPessoas.v(34) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(34): created implicit net for \"andg0\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andg1 DecNumPessoas.v(35) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(35): created implicit net for \"andg1\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "neg_clk Multiplex_disp.v(5) " "Verilog HDL Implicit Net warning at Multiplex_disp.v(5): created implicit net for \"neg_clk\"" {  } { { "Multiplex_disp.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Multiplex_disp.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nreset Andar.v(15) " "Verilog HDL Implicit Net warning at Andar.v(15): created implicit net for \"nreset\"" {  } { { "Andar.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Andar.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nreset Porta.v(22) " "Verilog HDL Implicit Net warning at Porta.v(22): created implicit net for \"nreset\"" {  } { { "Porta.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Porta.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nreset Elevador.v(23) " "Verilog HDL Implicit Net warning at Elevador.v(23): created implicit net for \"nreset\"" {  } { { "Elevador.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Elevador.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733948655649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BIT0 Main.v(30) " "Verilog HDL or VHDL warning at Main.v(30): object \"BIT0\" assigned a value but never read" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733948655649 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BIT1 Main.v(31) " "Verilog HDL or VHDL warning at Main.v(31): object \"BIT1\" assigned a value but never read" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733948655649 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chamada Chamada:chamada " "Elaborating entity \"Chamada\" for hierarchy \"Chamada:chamada\"" {  } { { "Main.v" "chamada" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:divisor1s " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:divisor1s\"" {  } { { "Main.v" "divisor1s" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock1 DivisorClock1:fazmux " "Elaborating entity \"DivisorClock1\" for hierarchy \"DivisorClock1:fazmux\"" {  } { { "Main.v" "fazmux" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Andar Andar:andar " "Elaborating entity \"Andar\" for hierarchy \"Andar:andar\"" {  } { { "Main.v" "andar" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Elevador Elevador:elevador " "Elaborating entity \"Elevador\" for hierarchy \"Elevador:elevador\"" {  } { { "Main.v" "elevador" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Porta Porta:porta " "Elaborating entity \"Porta\" for hierarchy \"Porta:porta\"" {  } { { "Main.v" "porta" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pessoas Pessoas:pessoas " "Elaborating entity \"Pessoas\" for hierarchy \"Pessoas:pessoas\"" {  } { { "Main.v" "pessoas" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecSeletor DecSeletor:selciona " "Elaborating entity \"DecSeletor\" for hierarchy \"DecSeletor:selciona\"" {  } { { "Main.v" "selciona" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655663 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecSeletor.v(5) " "Verilog HDL warning at DecSeletor.v(5): actual bit length 32 differs from formal bit length 1" {  } { { "DecSeletor.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecSeletor.v" 5 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733948655663 "|DecSeletor"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecSeletor.v(6) " "Verilog HDL warning at DecSeletor.v(6): actual bit length 32 differs from formal bit length 1" {  } { { "DecSeletor.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecSeletor.v" 6 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733948655663 "|DecSeletor"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecSeletor.v(7) " "Verilog HDL warning at DecSeletor.v(7): actual bit length 32 differs from formal bit length 1" {  } { { "DecSeletor.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecSeletor.v" 7 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733948655663 "|DecSeletor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplex_disp Multiplex_disp:multiplexe " "Elaborating entity \"Multiplex_disp\" for hierarchy \"Multiplex_disp:multiplexe\"" {  } { { "Main.v" "multiplexe" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecNumAndares Multiplex_disp:multiplexe\|DecNumAndares:andar " "Elaborating entity \"DecNumAndares\" for hierarchy \"Multiplex_disp:multiplexe\|DecNumAndares:andar\"" {  } { { "Multiplex_disp.v" "andar" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Multiplex_disp.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655664 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecNumAndares.v(13) " "Verilog HDL warning at DecNumAndares.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "DecNumAndares.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumAndares.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733948655664 "|Main|Multiplex_disp:multiplexe|DecNumAndares:andar"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecNumAndares.v(21) " "Verilog HDL warning at DecNumAndares.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "DecNumAndares.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumAndares.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733948655664 "|Main|Multiplex_disp:multiplexe|DecNumAndares:andar"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecNumAndares.v(25) " "Verilog HDL warning at DecNumAndares.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "DecNumAndares.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumAndares.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733948655664 "|Main|Multiplex_disp:multiplexe|DecNumAndares:andar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecNumPessoas Multiplex_disp:multiplexe\|DecNumPessoas:pessoas " "Elaborating entity \"DecNumPessoas\" for hierarchy \"Multiplex_disp:multiplexe\|DecNumPessoas:pessoas\"" {  } { { "Multiplex_disp.v" "pessoas" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Multiplex_disp.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733948655664 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecNumPessoas.v(38) " "Verilog HDL warning at DecNumPessoas.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733948655664 "|Main|Multiplex_disp:multiplexe|DecNumPessoas:pessoas"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733948655910 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[7\] VCC " "Pin \"disp\[7\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733948655946 "|Main|disp[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[1\] VCC " "Pin \"Y\[1\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733948655946 "|Main|Y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[2\] VCC " "Pin \"Y\[2\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733948655946 "|Main|Y[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733948655946 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733948655980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733948655985 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733948655985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733948655985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733948655985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733948656013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 17:24:16 2024 " "Processing ended: Wed Dec 11 17:24:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733948656013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733948656013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733948656013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733948656013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733948656628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733948656629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 17:24:16 2024 " "Processing started: Wed Dec 11 17:24:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733948656629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733948656629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off elevador -c elevador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733948656629 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733948656658 ""}
{ "Info" "0" "" "Project  = elevador" {  } {  } 0 0 "Project  = elevador" 0 0 "Fitter" 0 0 1733948656659 ""}
{ "Info" "0" "" "Revision = elevador" {  } {  } 0 0 "Revision = elevador" 0 0 "Fitter" 0 0 1733948656659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733948656721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733948656721 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "elevador EPM240T100C5 " "Selected device EPM240T100C5 for design \"elevador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733948656723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733948656789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733948656789 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733948656814 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733948656817 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733948656846 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733948656846 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733948656846 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733948656846 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733948656846 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733948656846 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 30 " "No exact pin location assignment(s) for 2 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733948656852 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "elevador.sdc " "Synopsys Design Constraints File file not found: 'elevador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733948656881 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733948656881 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1733948656883 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1733948656883 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733948656883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733948656883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733948656883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:divisor1s\|clock_out " "   1.000 DivisorClock:divisor1s\|clock_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733948656883 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1733948656883 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733948656886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733948656886 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1733948656888 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733948656894 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DivisorClock:divisor1s\|clock_out Global clock " "Automatically promoted some destinations of signal \"DivisorClock:divisor1s\|clock_out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DivisorClock:divisor1s\|clock_out " "Destination \"DivisorClock:divisor1s\|clock_out\" may be non-global or may not use global clock" {  } { { "DivisorClock.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DivisorClock.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733948656894 ""}  } { { "DivisorClock.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DivisorClock.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733948656894 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reset0 Global clock " "Automatically promoted signal \"reset0\" to use Global clock" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733948656894 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset0 " "Pin \"reset0\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { reset0 } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset0" } } } } { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1733948656894 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1733948656894 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1733948656895 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1733948656905 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1733948656910 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1733948656910 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1733948656910 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733948656910 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1733948656912 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1733948656912 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733948656912 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 26 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733948656912 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 26 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733948656912 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1733948656912 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733948656912 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BIT0 " "Node \"BIT0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BIT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733948656916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BIT1 " "Node \"BIT1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BIT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733948656916 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1733948656916 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733948656916 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733948656918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733948657002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733948657050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733948657053 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733948657292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733948657292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733948657304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733948657373 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733948657373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733948657443 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733948657443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733948657444 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733948657454 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733948657460 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733948657467 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1733948657467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/output_files/elevador.fit.smsg " "Generated suppressed messages file /home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/output_files/elevador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733948657485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "971 " "Peak virtual memory: 971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733948657494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 17:24:17 2024 " "Processing ended: Wed Dec 11 17:24:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733948657494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733948657494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733948657494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733948657494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733948658161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733948658162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 17:24:18 2024 " "Processing started: Wed Dec 11 17:24:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733948658162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733948658162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off elevador -c elevador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733948658162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733948658295 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733948658307 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733948658309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733948658377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 17:24:18 2024 " "Processing ended: Wed Dec 11 17:24:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733948658377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733948658377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733948658377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733948658377 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733948658465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733948658978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733948658979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 17:24:18 2024 " "Processing started: Wed Dec 11 17:24:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733948658979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733948658979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta elevador -c elevador " "Command: quartus_sta elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733948658979 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733948659008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733948659058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733948659058 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733948659119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733948659119 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733948659191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733948659268 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "elevador.sdc " "Synopsys Design Constraints File file not found: 'elevador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733948659316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733948659316 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733948659317 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:divisor1s\|clock_out DivisorClock:divisor1s\|clock_out " "create_clock -period 1.000 -name DivisorClock:divisor1s\|clock_out DivisorClock:divisor1s\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733948659317 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733948659317 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733948659318 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1733948659322 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733948659322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.276 " "Worst-case setup slack is -8.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733948659323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733948659323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.276            -282.075 clk  " "   -8.276            -282.075 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733948659323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000             -58.650 DivisorClock:divisor1s\|clock_out  " "   -4.000             -58.650 DivisorClock:divisor1s\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733948659323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733948659323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.617 " "Worst-case hold slack is -1.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733948659324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733948659324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.617              -1.617 clk  " "   -1.617              -1.617 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733948659324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.718               0.000 DivisorClock:divisor1s\|clock_out  " "    1.718               0.000 DivisorClock:divisor1s\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733948659324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733948659324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733948659324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733948659324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733948659325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733948659325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733948659325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:divisor1s\|clock_out  " "    0.234               0.000 DivisorClock:divisor1s\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733948659325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733948659325 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1733948659333 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733948659337 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733948659338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733948659349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 17:24:19 2024 " "Processing ended: Wed Dec 11 17:24:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733948659349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733948659349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733948659349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733948659349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733948660017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733948660018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 17:24:19 2024 " "Processing started: Wed Dec 11 17:24:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733948660018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733948660018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off elevador -c elevador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733948660018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733948660185 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "elevador.vo /home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/simulation/modelsim/ simulation " "Generated file elevador.vo in folder \"/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733948660264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733948660277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 17:24:20 2024 " "Processing ended: Wed Dec 11 17:24:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733948660277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733948660277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733948660277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733948660277 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733948660364 ""}
