
380_robot_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000acec  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  0800aed0  0800aed0  0001aed0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b468  0800b468  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b468  0800b468  0001b468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b470  0800b470  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b470  0800b470  0001b470  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b474  0800b474  0001b474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800b478  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  200001d4  0800b64c  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  0800b64c  0002057c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018251  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c08  00000000  00000000  00038498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001650  00000000  00000000  0003b0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001188  00000000  00000000  0003c6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024cd9  00000000  00000000  0003d878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a31e  00000000  00000000  00062551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f9462  00000000  00000000  0007c86f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007368  00000000  00000000  00175cd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0017d03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800aeb4 	.word	0x0800aeb4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800aeb4 	.word	0x0800aeb4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b970 	b.w	8000f30 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9e08      	ldr	r6, [sp, #32]
 8000c6e:	460d      	mov	r5, r1
 8000c70:	4604      	mov	r4, r0
 8000c72:	460f      	mov	r7, r1
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d14a      	bne.n	8000d0e <__udivmoddi4+0xa6>
 8000c78:	428a      	cmp	r2, r1
 8000c7a:	4694      	mov	ip, r2
 8000c7c:	d965      	bls.n	8000d4a <__udivmoddi4+0xe2>
 8000c7e:	fab2 f382 	clz	r3, r2
 8000c82:	b143      	cbz	r3, 8000c96 <__udivmoddi4+0x2e>
 8000c84:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c88:	f1c3 0220 	rsb	r2, r3, #32
 8000c8c:	409f      	lsls	r7, r3
 8000c8e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c92:	4317      	orrs	r7, r2
 8000c94:	409c      	lsls	r4, r3
 8000c96:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9a:	fa1f f58c 	uxth.w	r5, ip
 8000c9e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000ca2:	0c22      	lsrs	r2, r4, #16
 8000ca4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000ca8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cac:	fb01 f005 	mul.w	r0, r1, r5
 8000cb0:	4290      	cmp	r0, r2
 8000cb2:	d90a      	bls.n	8000cca <__udivmoddi4+0x62>
 8000cb4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cb8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cbc:	f080 811c 	bcs.w	8000ef8 <__udivmoddi4+0x290>
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	f240 8119 	bls.w	8000ef8 <__udivmoddi4+0x290>
 8000cc6:	3902      	subs	r1, #2
 8000cc8:	4462      	add	r2, ip
 8000cca:	1a12      	subs	r2, r2, r0
 8000ccc:	b2a4      	uxth	r4, r4
 8000cce:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cd2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cd6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cda:	fb00 f505 	mul.w	r5, r0, r5
 8000cde:	42a5      	cmp	r5, r4
 8000ce0:	d90a      	bls.n	8000cf8 <__udivmoddi4+0x90>
 8000ce2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ce6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cea:	f080 8107 	bcs.w	8000efc <__udivmoddi4+0x294>
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	f240 8104 	bls.w	8000efc <__udivmoddi4+0x294>
 8000cf4:	4464      	add	r4, ip
 8000cf6:	3802      	subs	r0, #2
 8000cf8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cfc:	1b64      	subs	r4, r4, r5
 8000cfe:	2100      	movs	r1, #0
 8000d00:	b11e      	cbz	r6, 8000d0a <__udivmoddi4+0xa2>
 8000d02:	40dc      	lsrs	r4, r3
 8000d04:	2300      	movs	r3, #0
 8000d06:	e9c6 4300 	strd	r4, r3, [r6]
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0xbc>
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	f000 80ed 	beq.w	8000ef2 <__udivmoddi4+0x28a>
 8000d18:	2100      	movs	r1, #0
 8000d1a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d1e:	4608      	mov	r0, r1
 8000d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d24:	fab3 f183 	clz	r1, r3
 8000d28:	2900      	cmp	r1, #0
 8000d2a:	d149      	bne.n	8000dc0 <__udivmoddi4+0x158>
 8000d2c:	42ab      	cmp	r3, r5
 8000d2e:	d302      	bcc.n	8000d36 <__udivmoddi4+0xce>
 8000d30:	4282      	cmp	r2, r0
 8000d32:	f200 80f8 	bhi.w	8000f26 <__udivmoddi4+0x2be>
 8000d36:	1a84      	subs	r4, r0, r2
 8000d38:	eb65 0203 	sbc.w	r2, r5, r3
 8000d3c:	2001      	movs	r0, #1
 8000d3e:	4617      	mov	r7, r2
 8000d40:	2e00      	cmp	r6, #0
 8000d42:	d0e2      	beq.n	8000d0a <__udivmoddi4+0xa2>
 8000d44:	e9c6 4700 	strd	r4, r7, [r6]
 8000d48:	e7df      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000d4a:	b902      	cbnz	r2, 8000d4e <__udivmoddi4+0xe6>
 8000d4c:	deff      	udf	#255	; 0xff
 8000d4e:	fab2 f382 	clz	r3, r2
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	f040 8090 	bne.w	8000e78 <__udivmoddi4+0x210>
 8000d58:	1a8a      	subs	r2, r1, r2
 8000d5a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d5e:	fa1f fe8c 	uxth.w	lr, ip
 8000d62:	2101      	movs	r1, #1
 8000d64:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d68:	fb07 2015 	mls	r0, r7, r5, r2
 8000d6c:	0c22      	lsrs	r2, r4, #16
 8000d6e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d72:	fb0e f005 	mul.w	r0, lr, r5
 8000d76:	4290      	cmp	r0, r2
 8000d78:	d908      	bls.n	8000d8c <__udivmoddi4+0x124>
 8000d7a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d7e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x122>
 8000d84:	4290      	cmp	r0, r2
 8000d86:	f200 80cb 	bhi.w	8000f20 <__udivmoddi4+0x2b8>
 8000d8a:	4645      	mov	r5, r8
 8000d8c:	1a12      	subs	r2, r2, r0
 8000d8e:	b2a4      	uxth	r4, r4
 8000d90:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d94:	fb07 2210 	mls	r2, r7, r0, r2
 8000d98:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d9c:	fb0e fe00 	mul.w	lr, lr, r0
 8000da0:	45a6      	cmp	lr, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x14e>
 8000da4:	eb1c 0404 	adds.w	r4, ip, r4
 8000da8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dac:	d202      	bcs.n	8000db4 <__udivmoddi4+0x14c>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f200 80bb 	bhi.w	8000f2a <__udivmoddi4+0x2c2>
 8000db4:	4610      	mov	r0, r2
 8000db6:	eba4 040e 	sub.w	r4, r4, lr
 8000dba:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dbe:	e79f      	b.n	8000d00 <__udivmoddi4+0x98>
 8000dc0:	f1c1 0720 	rsb	r7, r1, #32
 8000dc4:	408b      	lsls	r3, r1
 8000dc6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dca:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dce:	fa05 f401 	lsl.w	r4, r5, r1
 8000dd2:	fa20 f307 	lsr.w	r3, r0, r7
 8000dd6:	40fd      	lsrs	r5, r7
 8000dd8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ddc:	4323      	orrs	r3, r4
 8000dde:	fbb5 f8f9 	udiv	r8, r5, r9
 8000de2:	fa1f fe8c 	uxth.w	lr, ip
 8000de6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dea:	0c1c      	lsrs	r4, r3, #16
 8000dec:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000df0:	fb08 f50e 	mul.w	r5, r8, lr
 8000df4:	42a5      	cmp	r5, r4
 8000df6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dfe:	d90b      	bls.n	8000e18 <__udivmoddi4+0x1b0>
 8000e00:	eb1c 0404 	adds.w	r4, ip, r4
 8000e04:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e08:	f080 8088 	bcs.w	8000f1c <__udivmoddi4+0x2b4>
 8000e0c:	42a5      	cmp	r5, r4
 8000e0e:	f240 8085 	bls.w	8000f1c <__udivmoddi4+0x2b4>
 8000e12:	f1a8 0802 	sub.w	r8, r8, #2
 8000e16:	4464      	add	r4, ip
 8000e18:	1b64      	subs	r4, r4, r5
 8000e1a:	b29d      	uxth	r5, r3
 8000e1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e20:	fb09 4413 	mls	r4, r9, r3, r4
 8000e24:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e28:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e2c:	45a6      	cmp	lr, r4
 8000e2e:	d908      	bls.n	8000e42 <__udivmoddi4+0x1da>
 8000e30:	eb1c 0404 	adds.w	r4, ip, r4
 8000e34:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e38:	d26c      	bcs.n	8000f14 <__udivmoddi4+0x2ac>
 8000e3a:	45a6      	cmp	lr, r4
 8000e3c:	d96a      	bls.n	8000f14 <__udivmoddi4+0x2ac>
 8000e3e:	3b02      	subs	r3, #2
 8000e40:	4464      	add	r4, ip
 8000e42:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e46:	fba3 9502 	umull	r9, r5, r3, r2
 8000e4a:	eba4 040e 	sub.w	r4, r4, lr
 8000e4e:	42ac      	cmp	r4, r5
 8000e50:	46c8      	mov	r8, r9
 8000e52:	46ae      	mov	lr, r5
 8000e54:	d356      	bcc.n	8000f04 <__udivmoddi4+0x29c>
 8000e56:	d053      	beq.n	8000f00 <__udivmoddi4+0x298>
 8000e58:	b156      	cbz	r6, 8000e70 <__udivmoddi4+0x208>
 8000e5a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e5e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e62:	fa04 f707 	lsl.w	r7, r4, r7
 8000e66:	40ca      	lsrs	r2, r1
 8000e68:	40cc      	lsrs	r4, r1
 8000e6a:	4317      	orrs	r7, r2
 8000e6c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e70:	4618      	mov	r0, r3
 8000e72:	2100      	movs	r1, #0
 8000e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e78:	f1c3 0120 	rsb	r1, r3, #32
 8000e7c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e80:	fa20 f201 	lsr.w	r2, r0, r1
 8000e84:	fa25 f101 	lsr.w	r1, r5, r1
 8000e88:	409d      	lsls	r5, r3
 8000e8a:	432a      	orrs	r2, r5
 8000e8c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e90:	fa1f fe8c 	uxth.w	lr, ip
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1510 	mls	r5, r7, r0, r1
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ea2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ea6:	428d      	cmp	r5, r1
 8000ea8:	fa04 f403 	lsl.w	r4, r4, r3
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0x258>
 8000eae:	eb1c 0101 	adds.w	r1, ip, r1
 8000eb2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eb6:	d22f      	bcs.n	8000f18 <__udivmoddi4+0x2b0>
 8000eb8:	428d      	cmp	r5, r1
 8000eba:	d92d      	bls.n	8000f18 <__udivmoddi4+0x2b0>
 8000ebc:	3802      	subs	r0, #2
 8000ebe:	4461      	add	r1, ip
 8000ec0:	1b49      	subs	r1, r1, r5
 8000ec2:	b292      	uxth	r2, r2
 8000ec4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ec8:	fb07 1115 	mls	r1, r7, r5, r1
 8000ecc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ed4:	4291      	cmp	r1, r2
 8000ed6:	d908      	bls.n	8000eea <__udivmoddi4+0x282>
 8000ed8:	eb1c 0202 	adds.w	r2, ip, r2
 8000edc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ee0:	d216      	bcs.n	8000f10 <__udivmoddi4+0x2a8>
 8000ee2:	4291      	cmp	r1, r2
 8000ee4:	d914      	bls.n	8000f10 <__udivmoddi4+0x2a8>
 8000ee6:	3d02      	subs	r5, #2
 8000ee8:	4462      	add	r2, ip
 8000eea:	1a52      	subs	r2, r2, r1
 8000eec:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ef0:	e738      	b.n	8000d64 <__udivmoddi4+0xfc>
 8000ef2:	4631      	mov	r1, r6
 8000ef4:	4630      	mov	r0, r6
 8000ef6:	e708      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000ef8:	4639      	mov	r1, r7
 8000efa:	e6e6      	b.n	8000cca <__udivmoddi4+0x62>
 8000efc:	4610      	mov	r0, r2
 8000efe:	e6fb      	b.n	8000cf8 <__udivmoddi4+0x90>
 8000f00:	4548      	cmp	r0, r9
 8000f02:	d2a9      	bcs.n	8000e58 <__udivmoddi4+0x1f0>
 8000f04:	ebb9 0802 	subs.w	r8, r9, r2
 8000f08:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f0c:	3b01      	subs	r3, #1
 8000f0e:	e7a3      	b.n	8000e58 <__udivmoddi4+0x1f0>
 8000f10:	4645      	mov	r5, r8
 8000f12:	e7ea      	b.n	8000eea <__udivmoddi4+0x282>
 8000f14:	462b      	mov	r3, r5
 8000f16:	e794      	b.n	8000e42 <__udivmoddi4+0x1da>
 8000f18:	4640      	mov	r0, r8
 8000f1a:	e7d1      	b.n	8000ec0 <__udivmoddi4+0x258>
 8000f1c:	46d0      	mov	r8, sl
 8000f1e:	e77b      	b.n	8000e18 <__udivmoddi4+0x1b0>
 8000f20:	3d02      	subs	r5, #2
 8000f22:	4462      	add	r2, ip
 8000f24:	e732      	b.n	8000d8c <__udivmoddi4+0x124>
 8000f26:	4608      	mov	r0, r1
 8000f28:	e70a      	b.n	8000d40 <__udivmoddi4+0xd8>
 8000f2a:	4464      	add	r4, ip
 8000f2c:	3802      	subs	r0, #2
 8000f2e:	e742      	b.n	8000db6 <__udivmoddi4+0x14e>

08000f30 <__aeabi_idiv0>:
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	0000      	movs	r0, r0
	...

08000f38 <runMotors>:
const uint8_t SENSORS[] = {2, 3, 4, 5}; // BL, FR, FL, BR
uint8_t NUM_SENSORS = sizeof(SENSORS)/sizeof(SENSORS[0]);

uint16_t rgb[] = {0, 0, 0};

void runMotors(uint8_t side, uint8_t dir, double duty) {
 8000f38:	b590      	push	{r4, r7, lr}
 8000f3a:	b0a1      	sub	sp, #132	; 0x84
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	460a      	mov	r2, r1
 8000f42:	ed87 0b00 	vstr	d0, [r7]
 8000f46:	73fb      	strb	r3, [r7, #15]
 8000f48:	4613      	mov	r3, r2
 8000f4a:	73bb      	strb	r3, [r7, #14]

    char b [100];

    if (duty < 0) {
 8000f4c:	f04f 0200 	mov.w	r2, #0
 8000f50:	f04f 0300 	mov.w	r3, #0
 8000f54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f58:	f7ff fde8 	bl	8000b2c <__aeabi_dcmplt>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d023      	beq.n	8000faa <runMotors+0x72>
        dir = !dir;
 8000f62:	7bbb      	ldrb	r3, [r7, #14]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	bf0c      	ite	eq
 8000f68:	2301      	moveq	r3, #1
 8000f6a:	2300      	movne	r3, #0
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	73bb      	strb	r3, [r7, #14]
        duty = abs(duty*1000)/1000.0;
 8000f70:	f04f 0200 	mov.w	r2, #0
 8000f74:	4b58      	ldr	r3, [pc, #352]	; (80010d8 <runMotors+0x1a0>)
 8000f76:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f7a:	f7ff fb65 	bl	8000648 <__aeabi_dmul>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	460b      	mov	r3, r1
 8000f82:	4610      	mov	r0, r2
 8000f84:	4619      	mov	r1, r3
 8000f86:	f7ff fe0f 	bl	8000ba8 <__aeabi_d2iz>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	bfb8      	it	lt
 8000f90:	425b      	neglt	r3, r3
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff faee 	bl	8000574 <__aeabi_i2d>
 8000f98:	f04f 0200 	mov.w	r2, #0
 8000f9c:	4b4e      	ldr	r3, [pc, #312]	; (80010d8 <runMotors+0x1a0>)
 8000f9e:	f7ff fc7d 	bl	800089c <__aeabi_ddiv>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	e9c7 2300 	strd	r2, r3, [r7]
    }

    duty = duty*0.8;
 8000faa:	a349      	add	r3, pc, #292	; (adr r3, 80010d0 <runMotors+0x198>)
 8000fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fb4:	f7ff fb48 	bl	8000648 <__aeabi_dmul>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	460b      	mov	r3, r1
 8000fbc:	e9c7 2300 	strd	r2, r3, [r7]
    if (duty > 0.8) duty = 0.8;
 8000fc0:	a343      	add	r3, pc, #268	; (adr r3, 80010d0 <runMotors+0x198>)
 8000fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fca:	f7ff fdcd 	bl	8000b68 <__aeabi_dcmpgt>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d004      	beq.n	8000fde <runMotors+0xa6>
 8000fd4:	a33e      	add	r3, pc, #248	; (adr r3, 80010d0 <runMotors+0x198>)
 8000fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fda:	e9c7 2300 	strd	r2, r3, [r7]

    double duty_adj = dir == FWD ? (1-duty) : duty;
 8000fde:	7bbb      	ldrb	r3, [r7, #14]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d109      	bne.n	8000ff8 <runMotors+0xc0>
 8000fe4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000fe8:	f04f 0000 	mov.w	r0, #0
 8000fec:	493b      	ldr	r1, [pc, #236]	; (80010dc <runMotors+0x1a4>)
 8000fee:	f7ff f973 	bl	80002d8 <__aeabi_dsub>
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	e001      	b.n	8000ffc <runMotors+0xc4>
 8000ff8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ffc:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78

//    sprintf(b, "duty %f fwd? %d \r\n", duty_adj, dir == FWD);
//    HAL_UART_Transmit(&huart2, (uint8_t*)b, strlen(b), HAL_MAX_DELAY);

    if (side == LEFT) {
 8001000:	7bfb      	ldrb	r3, [r7, #15]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d130      	bne.n	8001068 <runMotors+0x130>
        HAL_GPIO_WritePin(GPIOA, RS_DIR_Pin, dir == FWD ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001006:	7bbb      	ldrb	r3, [r7, #14]
 8001008:	2b00      	cmp	r3, #0
 800100a:	bf0c      	ite	eq
 800100c:	2301      	moveq	r3, #1
 800100e:	2300      	movne	r3, #0
 8001010:	b2db      	uxtb	r3, r3
 8001012:	461a      	mov	r2, r3
 8001014:	2102      	movs	r1, #2
 8001016:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800101a:	f002 fd25 	bl	8003a68 <HAL_GPIO_WritePin>
        TIM1->CCR1 = duty_adj*TIM1->ARR;
 800101e:	4b30      	ldr	r3, [pc, #192]	; (80010e0 <runMotors+0x1a8>)
 8001020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff fa96 	bl	8000554 <__aeabi_ui2d>
 8001028:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800102c:	f7ff fb0c 	bl	8000648 <__aeabi_dmul>
 8001030:	4602      	mov	r2, r0
 8001032:	460b      	mov	r3, r1
 8001034:	4c2a      	ldr	r4, [pc, #168]	; (80010e0 <runMotors+0x1a8>)
 8001036:	4610      	mov	r0, r2
 8001038:	4619      	mov	r1, r3
 800103a:	f7ff fddd 	bl	8000bf8 <__aeabi_d2uiz>
 800103e:	4603      	mov	r3, r0
 8001040:	6363      	str	r3, [r4, #52]	; 0x34
        TIM1->CCR2 = duty_adj*TIM1->ARR;
 8001042:	4b27      	ldr	r3, [pc, #156]	; (80010e0 <runMotors+0x1a8>)
 8001044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fa84 	bl	8000554 <__aeabi_ui2d>
 800104c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8001050:	f7ff fafa 	bl	8000648 <__aeabi_dmul>
 8001054:	4602      	mov	r2, r0
 8001056:	460b      	mov	r3, r1
 8001058:	4c21      	ldr	r4, [pc, #132]	; (80010e0 <runMotors+0x1a8>)
 800105a:	4610      	mov	r0, r2
 800105c:	4619      	mov	r1, r3
 800105e:	f7ff fdcb 	bl	8000bf8 <__aeabi_d2uiz>
 8001062:	4603      	mov	r3, r0
 8001064:	63a3      	str	r3, [r4, #56]	; 0x38
    } else {
        HAL_GPIO_WritePin(GPIOA, LS_DIR_Pin, dir == FWD ? GPIO_PIN_SET : GPIO_PIN_RESET);
        TIM1->CCR3 = duty_adj*TIM1->ARR;
        TIM1->CCR4 = duty_adj*TIM1->ARR;
    }
}
 8001066:	e02f      	b.n	80010c8 <runMotors+0x190>
        HAL_GPIO_WritePin(GPIOA, LS_DIR_Pin, dir == FWD ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001068:	7bbb      	ldrb	r3, [r7, #14]
 800106a:	2b00      	cmp	r3, #0
 800106c:	bf0c      	ite	eq
 800106e:	2301      	moveq	r3, #1
 8001070:	2300      	movne	r3, #0
 8001072:	b2db      	uxtb	r3, r3
 8001074:	461a      	mov	r2, r3
 8001076:	2101      	movs	r1, #1
 8001078:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800107c:	f002 fcf4 	bl	8003a68 <HAL_GPIO_WritePin>
        TIM1->CCR3 = duty_adj*TIM1->ARR;
 8001080:	4b17      	ldr	r3, [pc, #92]	; (80010e0 <runMotors+0x1a8>)
 8001082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff fa65 	bl	8000554 <__aeabi_ui2d>
 800108a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800108e:	f7ff fadb 	bl	8000648 <__aeabi_dmul>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4c12      	ldr	r4, [pc, #72]	; (80010e0 <runMotors+0x1a8>)
 8001098:	4610      	mov	r0, r2
 800109a:	4619      	mov	r1, r3
 800109c:	f7ff fdac 	bl	8000bf8 <__aeabi_d2uiz>
 80010a0:	4603      	mov	r3, r0
 80010a2:	63e3      	str	r3, [r4, #60]	; 0x3c
        TIM1->CCR4 = duty_adj*TIM1->ARR;
 80010a4:	4b0e      	ldr	r3, [pc, #56]	; (80010e0 <runMotors+0x1a8>)
 80010a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fa53 	bl	8000554 <__aeabi_ui2d>
 80010ae:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80010b2:	f7ff fac9 	bl	8000648 <__aeabi_dmul>
 80010b6:	4602      	mov	r2, r0
 80010b8:	460b      	mov	r3, r1
 80010ba:	4c09      	ldr	r4, [pc, #36]	; (80010e0 <runMotors+0x1a8>)
 80010bc:	4610      	mov	r0, r2
 80010be:	4619      	mov	r1, r3
 80010c0:	f7ff fd9a 	bl	8000bf8 <__aeabi_d2uiz>
 80010c4:	4603      	mov	r3, r0
 80010c6:	6423      	str	r3, [r4, #64]	; 0x40
}
 80010c8:	bf00      	nop
 80010ca:	3784      	adds	r7, #132	; 0x84
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd90      	pop	{r4, r7, pc}
 80010d0:	9999999a 	.word	0x9999999a
 80010d4:	3fe99999 	.word	0x3fe99999
 80010d8:	408f4000 	.word	0x408f4000
 80010dc:	3ff00000 	.word	0x3ff00000
 80010e0:	40012c00 	.word	0x40012c00

080010e4 <selectMuxAddr>:
	} else {
		GPIOA->ODR &= ~bitMask;
	}
}

uint8_t selectMuxAddr(uint8_t sensor) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b0a0      	sub	sp, #128	; 0x80
 80010e8:	af02      	add	r7, sp, #8
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef ret;
  char b [100];

  if (sensor > 7) {
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	2b07      	cmp	r3, #7
 80010f2:	d914      	bls.n	800111e <selectMuxAddr+0x3a>
 		sprintf(b, "sensor index %d out of bounds\r\n", sensor);
 80010f4:	79fa      	ldrb	r2, [r7, #7]
 80010f6:	f107 0310 	add.w	r3, r7, #16
 80010fa:	4923      	ldr	r1, [pc, #140]	; (8001188 <selectMuxAddr+0xa4>)
 80010fc:	4618      	mov	r0, r3
 80010fe:	f007 fb07 	bl	8008710 <siprintf>
 		HAL_UART_Transmit(&huart2, (uint8_t*)b, strlen(b), HAL_MAX_DELAY);
 8001102:	f107 0310 	add.w	r3, r7, #16
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff f8da 	bl	80002c0 <strlen>
 800110c:	4603      	mov	r3, r0
 800110e:	b29a      	uxth	r2, r3
 8001110:	f107 0110 	add.w	r1, r7, #16
 8001114:	f04f 33ff 	mov.w	r3, #4294967295
 8001118:	481c      	ldr	r0, [pc, #112]	; (800118c <selectMuxAddr+0xa8>)
 800111a:	f005 ff55 	bl	8006fc8 <HAL_UART_Transmit>
  }

  uint8_t data[1] = {1 << sensor};
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	2201      	movs	r2, #1
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	b2db      	uxtb	r3, r3
 8001128:	733b      	strb	r3, [r7, #12]

  ret = HAL_I2C_Master_Transmit(&hi2c1, MUX_ADDR, data, 1, HAL_MAX_DELAY);
 800112a:	f107 020c 	add.w	r2, r7, #12
 800112e:	f04f 33ff 	mov.w	r3, #4294967295
 8001132:	9300      	str	r3, [sp, #0]
 8001134:	2301      	movs	r3, #1
 8001136:	21e0      	movs	r1, #224	; 0xe0
 8001138:	4815      	ldr	r0, [pc, #84]	; (8001190 <selectMuxAddr+0xac>)
 800113a:	f002 fd49 	bl	8003bd0 <HAL_I2C_Master_Transmit>
 800113e:	4603      	mov	r3, r0
 8001140:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

  if ( ret != HAL_OK ) {
 8001144:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001148:	2b00      	cmp	r3, #0
 800114a:	d017      	beq.n	800117c <selectMuxAddr+0x98>
 		sprintf(b, "failed to connect to sensor %d - error code %d\r\n", sensor, ret);
 800114c:	79fa      	ldrb	r2, [r7, #7]
 800114e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001152:	f107 0010 	add.w	r0, r7, #16
 8001156:	490f      	ldr	r1, [pc, #60]	; (8001194 <selectMuxAddr+0xb0>)
 8001158:	f007 fada 	bl	8008710 <siprintf>
 		HAL_UART_Transmit(&huart2, (uint8_t*)b, strlen(b), HAL_MAX_DELAY);
 800115c:	f107 0310 	add.w	r3, r7, #16
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff f8ad 	bl	80002c0 <strlen>
 8001166:	4603      	mov	r3, r0
 8001168:	b29a      	uxth	r2, r3
 800116a:	f107 0110 	add.w	r1, r7, #16
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
 8001172:	4806      	ldr	r0, [pc, #24]	; (800118c <selectMuxAddr+0xa8>)
 8001174:	f005 ff28 	bl	8006fc8 <HAL_UART_Transmit>
 		return 0;
 8001178:	2300      	movs	r3, #0
 800117a:	e000      	b.n	800117e <selectMuxAddr+0x9a>
 	} else {
// 		sprintf(b, "connected to sensor %d\r\n", sensor);
// 		HAL_UART_Transmit(&huart2, (uint8_t*)b, strlen(b), HAL_MAX_DELAY);
 		return 1;
 800117c:	2301      	movs	r3, #1
 	}
}
 800117e:	4618      	mov	r0, r3
 8001180:	3778      	adds	r7, #120	; 0x78
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	0800aed0 	.word	0x0800aed0
 800118c:	20000394 	.word	0x20000394
 8001190:	2000025c 	.word	0x2000025c
 8001194:	0800aef0 	.word	0x0800aef0

08001198 <initSensors>:
//	HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), HAL_MAX_DELAY);

	return val2;
}

void initSensors() {
 8001198:	b580      	push	{r7, lr}
 800119a:	b0a0      	sub	sp, #128	; 0x80
 800119c:	af04      	add	r7, sp, #16
  uint8_t int_time;
  uint8_t gain;
  uint8_t enable;
  char b [100];

  int_time = 0xFF;
 800119e:	23ff      	movs	r3, #255	; 0xff
 80011a0:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
  gain = 0x03;
 80011a4:	2303      	movs	r3, #3
 80011a6:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
  enable = 0x01;
 80011aa:	2301      	movs	r3, #1
 80011ac:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

	for (int i = 0; i < sizeof(SENSORS)/sizeof(SENSORS[0]); i++) {
 80011b0:	2300      	movs	r3, #0
 80011b2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80011b4:	e0c4      	b.n	8001340 <initSensors+0x1a8>
		if (!selectMuxAddr(SENSORS[i])) {
 80011b6:	4a66      	ldr	r2, [pc, #408]	; (8001350 <initSensors+0x1b8>)
 80011b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80011ba:	4413      	add	r3, r2
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff ff90 	bl	80010e4 <selectMuxAddr>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	f000 80b6 	beq.w	8001338 <initSensors+0x1a0>
				continue;
		}

		// Write integration time
	  ret = HAL_I2C_Mem_Write(&hi2c1, TCS_ADDR, INT_REG, I2C_MEMADD_SIZE_8BIT, &int_time, 1, HAL_MAX_DELAY);
 80011cc:	f04f 33ff 	mov.w	r3, #4294967295
 80011d0:	9302      	str	r3, [sp, #8]
 80011d2:	2301      	movs	r3, #1
 80011d4:	9301      	str	r3, [sp, #4]
 80011d6:	f107 036a 	add.w	r3, r7, #106	; 0x6a
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	2301      	movs	r3, #1
 80011de:	2281      	movs	r2, #129	; 0x81
 80011e0:	2152      	movs	r1, #82	; 0x52
 80011e2:	485c      	ldr	r0, [pc, #368]	; (8001354 <initSensors+0x1bc>)
 80011e4:	f002 fe0c 	bl	8003e00 <HAL_I2C_Mem_Write>
 80011e8:	4603      	mov	r3, r0
 80011ea:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

	  if ( ret != HAL_OK ) {
 80011ee:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d013      	beq.n	800121e <initSensors+0x86>
			sprintf(b, "fail 1 %d\r\n", ret);
 80011f6:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 80011fa:	1d3b      	adds	r3, r7, #4
 80011fc:	4956      	ldr	r1, [pc, #344]	; (8001358 <initSensors+0x1c0>)
 80011fe:	4618      	mov	r0, r3
 8001200:	f007 fa86 	bl	8008710 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)b, strlen(b), HAL_MAX_DELAY);
 8001204:	1d3b      	adds	r3, r7, #4
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff f85a 	bl	80002c0 <strlen>
 800120c:	4603      	mov	r3, r0
 800120e:	b29a      	uxth	r2, r3
 8001210:	1d39      	adds	r1, r7, #4
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
 8001216:	4851      	ldr	r0, [pc, #324]	; (800135c <initSensors+0x1c4>)
 8001218:	f005 fed6 	bl	8006fc8 <HAL_UART_Transmit>
			return;
 800121c:	e094      	b.n	8001348 <initSensors+0x1b0>
		}

	  ret = HAL_I2C_Mem_Write(&hi2c1, TCS_ADDR, GAIN_REG, I2C_MEMADD_SIZE_8BIT, &gain, 1, HAL_MAX_DELAY);
 800121e:	f04f 33ff 	mov.w	r3, #4294967295
 8001222:	9302      	str	r3, [sp, #8]
 8001224:	2301      	movs	r3, #1
 8001226:	9301      	str	r3, [sp, #4]
 8001228:	f107 0369 	add.w	r3, r7, #105	; 0x69
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	2301      	movs	r3, #1
 8001230:	228f      	movs	r2, #143	; 0x8f
 8001232:	2152      	movs	r1, #82	; 0x52
 8001234:	4847      	ldr	r0, [pc, #284]	; (8001354 <initSensors+0x1bc>)
 8001236:	f002 fde3 	bl	8003e00 <HAL_I2C_Mem_Write>
 800123a:	4603      	mov	r3, r0
 800123c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

	  if ( ret != HAL_OK ) {
 8001240:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001244:	2b00      	cmp	r3, #0
 8001246:	d013      	beq.n	8001270 <initSensors+0xd8>
			sprintf(b, "fail 2 %d\r\n", ret);
 8001248:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	4944      	ldr	r1, [pc, #272]	; (8001360 <initSensors+0x1c8>)
 8001250:	4618      	mov	r0, r3
 8001252:	f007 fa5d 	bl	8008710 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)b, strlen(b), HAL_MAX_DELAY);
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff f831 	bl	80002c0 <strlen>
 800125e:	4603      	mov	r3, r0
 8001260:	b29a      	uxth	r2, r3
 8001262:	1d39      	adds	r1, r7, #4
 8001264:	f04f 33ff 	mov.w	r3, #4294967295
 8001268:	483c      	ldr	r0, [pc, #240]	; (800135c <initSensors+0x1c4>)
 800126a:	f005 fead 	bl	8006fc8 <HAL_UART_Transmit>
			return;
 800126e:	e06b      	b.n	8001348 <initSensors+0x1b0>
		}

	  HAL_Delay(3);
 8001270:	2003      	movs	r0, #3
 8001272:	f001 fa27 	bl	80026c4 <HAL_Delay>

	  ret = HAL_I2C_Mem_Write(&hi2c1, TCS_ADDR, EN_REG, I2C_MEMADD_SIZE_8BIT, &enable, 1, HAL_MAX_DELAY);
 8001276:	f04f 33ff 	mov.w	r3, #4294967295
 800127a:	9302      	str	r3, [sp, #8]
 800127c:	2301      	movs	r3, #1
 800127e:	9301      	str	r3, [sp, #4]
 8001280:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	2301      	movs	r3, #1
 8001288:	2280      	movs	r2, #128	; 0x80
 800128a:	2152      	movs	r1, #82	; 0x52
 800128c:	4831      	ldr	r0, [pc, #196]	; (8001354 <initSensors+0x1bc>)
 800128e:	f002 fdb7 	bl	8003e00 <HAL_I2C_Mem_Write>
 8001292:	4603      	mov	r3, r0
 8001294:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

	  if ( ret != HAL_OK ) {
 8001298:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800129c:	2b00      	cmp	r3, #0
 800129e:	d013      	beq.n	80012c8 <initSensors+0x130>
			sprintf(b, "fail 1 %d\r\n", ret);
 80012a0:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 80012a4:	1d3b      	adds	r3, r7, #4
 80012a6:	492c      	ldr	r1, [pc, #176]	; (8001358 <initSensors+0x1c0>)
 80012a8:	4618      	mov	r0, r3
 80012aa:	f007 fa31 	bl	8008710 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)b, strlen(b), HAL_MAX_DELAY);
 80012ae:	1d3b      	adds	r3, r7, #4
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff f805 	bl	80002c0 <strlen>
 80012b6:	4603      	mov	r3, r0
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	1d39      	adds	r1, r7, #4
 80012bc:	f04f 33ff 	mov.w	r3, #4294967295
 80012c0:	4826      	ldr	r0, [pc, #152]	; (800135c <initSensors+0x1c4>)
 80012c2:	f005 fe81 	bl	8006fc8 <HAL_UART_Transmit>
			return;
 80012c6:	e03f      	b.n	8001348 <initSensors+0x1b0>
		}

	  enable |= 0x02;
 80012c8:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 80012cc:	f043 0302 	orr.w	r3, r3, #2
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

	  HAL_Delay(3);
 80012d6:	2003      	movs	r0, #3
 80012d8:	f001 f9f4 	bl	80026c4 <HAL_Delay>

	  ret = HAL_I2C_Mem_Write(&hi2c1, TCS_ADDR, EN_REG, I2C_MEMADD_SIZE_8BIT, &enable, 1, HAL_MAX_DELAY);
 80012dc:	f04f 33ff 	mov.w	r3, #4294967295
 80012e0:	9302      	str	r3, [sp, #8]
 80012e2:	2301      	movs	r3, #1
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	2301      	movs	r3, #1
 80012ee:	2280      	movs	r2, #128	; 0x80
 80012f0:	2152      	movs	r1, #82	; 0x52
 80012f2:	4818      	ldr	r0, [pc, #96]	; (8001354 <initSensors+0x1bc>)
 80012f4:	f002 fd84 	bl	8003e00 <HAL_I2C_Mem_Write>
 80012f8:	4603      	mov	r3, r0
 80012fa:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

	  if ( ret != HAL_OK ) {
 80012fe:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001302:	2b00      	cmp	r3, #0
 8001304:	d013      	beq.n	800132e <initSensors+0x196>
			sprintf(b, "fail 1 %d\r\n", ret);
 8001306:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	4912      	ldr	r1, [pc, #72]	; (8001358 <initSensors+0x1c0>)
 800130e:	4618      	mov	r0, r3
 8001310:	f007 f9fe 	bl	8008710 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)b, strlen(b), HAL_MAX_DELAY);
 8001314:	1d3b      	adds	r3, r7, #4
 8001316:	4618      	mov	r0, r3
 8001318:	f7fe ffd2 	bl	80002c0 <strlen>
 800131c:	4603      	mov	r3, r0
 800131e:	b29a      	uxth	r2, r3
 8001320:	1d39      	adds	r1, r7, #4
 8001322:	f04f 33ff 	mov.w	r3, #4294967295
 8001326:	480d      	ldr	r0, [pc, #52]	; (800135c <initSensors+0x1c4>)
 8001328:	f005 fe4e 	bl	8006fc8 <HAL_UART_Transmit>
			return;
 800132c:	e00c      	b.n	8001348 <initSensors+0x1b0>
		}

	  HAL_Delay(300);
 800132e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001332:	f001 f9c7 	bl	80026c4 <HAL_Delay>
 8001336:	e000      	b.n	800133a <initSensors+0x1a2>
				continue;
 8001338:	bf00      	nop
	for (int i = 0; i < sizeof(SENSORS)/sizeof(SENSORS[0]); i++) {
 800133a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800133c:	3301      	adds	r3, #1
 800133e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001340:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001342:	2b03      	cmp	r3, #3
 8001344:	f67f af37 	bls.w	80011b6 <initSensors+0x1e>

	}
}
 8001348:	3770      	adds	r7, #112	; 0x70
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	0800b03c 	.word	0x0800b03c
 8001354:	2000025c 	.word	0x2000025c
 8001358:	0800af50 	.word	0x0800af50
 800135c:	20000394 	.word	0x20000394
 8001360:	0800af5c 	.word	0x0800af5c

08001364 <initIMU>:

void initIMU() {
 8001364:	b580      	push	{r7, lr}
 8001366:	b09e      	sub	sp, #120	; 0x78
 8001368:	af04      	add	r7, sp, #16
  HAL_Delay(500);
 800136a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800136e:	f001 f9a9 	bl	80026c4 <HAL_Delay>

	HAL_StatusTypeDef ret;
	uint8_t buf8;
	char out [100];

	if (!selectMuxAddr(6)) return;
 8001372:	2006      	movs	r0, #6
 8001374:	f7ff feb6 	bl	80010e4 <selectMuxAddr>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	f000 80c4 	beq.w	8001508 <initIMU+0x1a4>

	// write bypass
	buf8 = 1 << 1;
 8001380:	2302      	movs	r3, #2
 8001382:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  ret = HAL_I2C_Mem_Write(&hi2c1, ICM_ADDR, 0x0F, I2C_MEMADD_SIZE_8BIT, &buf8, 1, HAL_MAX_DELAY);
 8001386:	f04f 33ff 	mov.w	r3, #4294967295
 800138a:	9302      	str	r3, [sp, #8]
 800138c:	2301      	movs	r3, #1
 800138e:	9301      	str	r3, [sp, #4]
 8001390:	f107 0366 	add.w	r3, r7, #102	; 0x66
 8001394:	9300      	str	r3, [sp, #0]
 8001396:	2301      	movs	r3, #1
 8001398:	220f      	movs	r2, #15
 800139a:	21d2      	movs	r1, #210	; 0xd2
 800139c:	485c      	ldr	r0, [pc, #368]	; (8001510 <initIMU+0x1ac>)
 800139e:	f002 fd2f 	bl	8003e00 <HAL_I2C_Mem_Write>
 80013a2:	4603      	mov	r3, r0
 80013a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

  if ( ret != HAL_OK ) {
 80013a8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d013      	beq.n	80013d8 <initIMU+0x74>
  	sprintf(out, "fail %d\r\n", ret);
 80013b0:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 80013b4:	463b      	mov	r3, r7
 80013b6:	4957      	ldr	r1, [pc, #348]	; (8001514 <initIMU+0x1b0>)
 80013b8:	4618      	mov	r0, r3
 80013ba:	f007 f9a9 	bl	8008710 <siprintf>
  	HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), HAL_MAX_DELAY);
 80013be:	463b      	mov	r3, r7
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7fe ff7d 	bl	80002c0 <strlen>
 80013c6:	4603      	mov	r3, r0
 80013c8:	b29a      	uxth	r2, r3
 80013ca:	4639      	mov	r1, r7
 80013cc:	f04f 33ff 	mov.w	r3, #4294967295
 80013d0:	4851      	ldr	r0, [pc, #324]	; (8001518 <initIMU+0x1b4>)
 80013d2:	f005 fdf9 	bl	8006fc8 <HAL_UART_Transmit>
  	return;
 80013d6:	e098      	b.n	800150a <initIMU+0x1a6>
  } else {
  	sprintf(out, "success %d\r\n", buf8);
 80013d8:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80013dc:	461a      	mov	r2, r3
 80013de:	463b      	mov	r3, r7
 80013e0:	494e      	ldr	r1, [pc, #312]	; (800151c <initIMU+0x1b8>)
 80013e2:	4618      	mov	r0, r3
 80013e4:	f007 f994 	bl	8008710 <siprintf>
  	HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), HAL_MAX_DELAY);
 80013e8:	463b      	mov	r3, r7
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7fe ff68 	bl	80002c0 <strlen>
 80013f0:	4603      	mov	r3, r0
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	4639      	mov	r1, r7
 80013f6:	f04f 33ff 	mov.w	r3, #4294967295
 80013fa:	4847      	ldr	r0, [pc, #284]	; (8001518 <initIMU+0x1b4>)
 80013fc:	f005 fde4 	bl	8006fc8 <HAL_UART_Transmit>
  }

	// write sleep
	buf8 = 0x01;
 8001400:	2301      	movs	r3, #1
 8001402:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  ret = HAL_I2C_Mem_Write(&hi2c1, ICM_ADDR, 0x06, I2C_MEMADD_SIZE_8BIT, &buf8, 1, HAL_MAX_DELAY);
 8001406:	f04f 33ff 	mov.w	r3, #4294967295
 800140a:	9302      	str	r3, [sp, #8]
 800140c:	2301      	movs	r3, #1
 800140e:	9301      	str	r3, [sp, #4]
 8001410:	f107 0366 	add.w	r3, r7, #102	; 0x66
 8001414:	9300      	str	r3, [sp, #0]
 8001416:	2301      	movs	r3, #1
 8001418:	2206      	movs	r2, #6
 800141a:	21d2      	movs	r1, #210	; 0xd2
 800141c:	483c      	ldr	r0, [pc, #240]	; (8001510 <initIMU+0x1ac>)
 800141e:	f002 fcef 	bl	8003e00 <HAL_I2C_Mem_Write>
 8001422:	4603      	mov	r3, r0
 8001424:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

  if ( ret != HAL_OK ) {
 8001428:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800142c:	2b00      	cmp	r3, #0
 800142e:	d013      	beq.n	8001458 <initIMU+0xf4>
  	sprintf(out, "fail %d\r\n", ret);
 8001430:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8001434:	463b      	mov	r3, r7
 8001436:	4937      	ldr	r1, [pc, #220]	; (8001514 <initIMU+0x1b0>)
 8001438:	4618      	mov	r0, r3
 800143a:	f007 f969 	bl	8008710 <siprintf>
  	HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), HAL_MAX_DELAY);
 800143e:	463b      	mov	r3, r7
 8001440:	4618      	mov	r0, r3
 8001442:	f7fe ff3d 	bl	80002c0 <strlen>
 8001446:	4603      	mov	r3, r0
 8001448:	b29a      	uxth	r2, r3
 800144a:	4639      	mov	r1, r7
 800144c:	f04f 33ff 	mov.w	r3, #4294967295
 8001450:	4831      	ldr	r0, [pc, #196]	; (8001518 <initIMU+0x1b4>)
 8001452:	f005 fdb9 	bl	8006fc8 <HAL_UART_Transmit>
  	return;
 8001456:	e058      	b.n	800150a <initIMU+0x1a6>
  } else {
  	sprintf(out, "success %d\r\n", buf8);
 8001458:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800145c:	461a      	mov	r2, r3
 800145e:	463b      	mov	r3, r7
 8001460:	492e      	ldr	r1, [pc, #184]	; (800151c <initIMU+0x1b8>)
 8001462:	4618      	mov	r0, r3
 8001464:	f007 f954 	bl	8008710 <siprintf>
  	HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), HAL_MAX_DELAY);
 8001468:	463b      	mov	r3, r7
 800146a:	4618      	mov	r0, r3
 800146c:	f7fe ff28 	bl	80002c0 <strlen>
 8001470:	4603      	mov	r3, r0
 8001472:	b29a      	uxth	r2, r3
 8001474:	4639      	mov	r1, r7
 8001476:	f04f 33ff 	mov.w	r3, #4294967295
 800147a:	4827      	ldr	r0, [pc, #156]	; (8001518 <initIMU+0x1b4>)
 800147c:	f005 fda4 	bl	8006fc8 <HAL_UART_Transmit>
  }

  HAL_Delay(10);
 8001480:	200a      	movs	r0, #10
 8001482:	f001 f91f 	bl	80026c4 <HAL_Delay>

  // enable magnetometer at 100 Hz
  buf8 = 0b01000;
 8001486:	2308      	movs	r3, #8
 8001488:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  ret = HAL_I2C_Mem_Write(&hi2c1, MAG_ADDR, 0x31, I2C_MEMADD_SIZE_8BIT, &buf8, 1, HAL_MAX_DELAY);
 800148c:	f04f 33ff 	mov.w	r3, #4294967295
 8001490:	9302      	str	r3, [sp, #8]
 8001492:	2301      	movs	r3, #1
 8001494:	9301      	str	r3, [sp, #4]
 8001496:	f107 0366 	add.w	r3, r7, #102	; 0x66
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	2301      	movs	r3, #1
 800149e:	2231      	movs	r2, #49	; 0x31
 80014a0:	2118      	movs	r1, #24
 80014a2:	481b      	ldr	r0, [pc, #108]	; (8001510 <initIMU+0x1ac>)
 80014a4:	f002 fcac 	bl	8003e00 <HAL_I2C_Mem_Write>
 80014a8:	4603      	mov	r3, r0
 80014aa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

  if ( ret != HAL_OK ) {
 80014ae:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d013      	beq.n	80014de <initIMU+0x17a>
  	sprintf(out, "fail %d\r\n", ret);
 80014b6:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 80014ba:	463b      	mov	r3, r7
 80014bc:	4915      	ldr	r1, [pc, #84]	; (8001514 <initIMU+0x1b0>)
 80014be:	4618      	mov	r0, r3
 80014c0:	f007 f926 	bl	8008710 <siprintf>
  	HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), HAL_MAX_DELAY);
 80014c4:	463b      	mov	r3, r7
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7fe fefa 	bl	80002c0 <strlen>
 80014cc:	4603      	mov	r3, r0
 80014ce:	b29a      	uxth	r2, r3
 80014d0:	4639      	mov	r1, r7
 80014d2:	f04f 33ff 	mov.w	r3, #4294967295
 80014d6:	4810      	ldr	r0, [pc, #64]	; (8001518 <initIMU+0x1b4>)
 80014d8:	f005 fd76 	bl	8006fc8 <HAL_UART_Transmit>
  	return;
 80014dc:	e015      	b.n	800150a <initIMU+0x1a6>
  } else {
  	sprintf(out, "success %d\r\n", buf8);
 80014de:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80014e2:	461a      	mov	r2, r3
 80014e4:	463b      	mov	r3, r7
 80014e6:	490d      	ldr	r1, [pc, #52]	; (800151c <initIMU+0x1b8>)
 80014e8:	4618      	mov	r0, r3
 80014ea:	f007 f911 	bl	8008710 <siprintf>
  	HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), HAL_MAX_DELAY);
 80014ee:	463b      	mov	r3, r7
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7fe fee5 	bl	80002c0 <strlen>
 80014f6:	4603      	mov	r3, r0
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	4639      	mov	r1, r7
 80014fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001500:	4805      	ldr	r0, [pc, #20]	; (8001518 <initIMU+0x1b4>)
 8001502:	f005 fd61 	bl	8006fc8 <HAL_UART_Transmit>
 8001506:	e000      	b.n	800150a <initIMU+0x1a6>
	if (!selectMuxAddr(6)) return;
 8001508:	bf00      	nop
  }

}
 800150a:	3768      	adds	r7, #104	; 0x68
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	2000025c 	.word	0x2000025c
 8001514:	0800af68 	.word	0x0800af68
 8001518:	20000394 	.word	0x20000394
 800151c:	0800af74 	.word	0x0800af74

08001520 <readIMURaw>:

void readIMURaw(int16_t* x, int16_t* y, int16_t* z) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b0a4      	sub	sp, #144	; 0x90
 8001524:	af04      	add	r7, sp, #16
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	607a      	str	r2, [r7, #4]
	if (!selectMuxAddr(6)) return;
 800152c:	2006      	movs	r0, #6
 800152e:	f7ff fdd9 	bl	80010e4 <selectMuxAddr>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	f000 8099 	beq.w	800166c <readIMURaw+0x14c>
	uint8_t data[6];
	char out [100];
	uint8_t buf8;

	// read magnetometer
  ret = HAL_I2C_Mem_Read(&hi2c1, MAG_ADDR, 0x11, I2C_MEMADD_SIZE_8BIT, data, 6, HAL_MAX_DELAY);
 800153a:	f04f 33ff 	mov.w	r3, #4294967295
 800153e:	9302      	str	r3, [sp, #8]
 8001540:	2306      	movs	r3, #6
 8001542:	9301      	str	r3, [sp, #4]
 8001544:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001548:	9300      	str	r3, [sp, #0]
 800154a:	2301      	movs	r3, #1
 800154c:	2211      	movs	r2, #17
 800154e:	2118      	movs	r1, #24
 8001550:	4848      	ldr	r0, [pc, #288]	; (8001674 <readIMURaw+0x154>)
 8001552:	f002 fd69 	bl	8004028 <HAL_I2C_Mem_Read>
 8001556:	4603      	mov	r3, r0
 8001558:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

  if ( ret != HAL_OK ) {
 800155c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001560:	2b00      	cmp	r3, #0
 8001562:	d016      	beq.n	8001592 <readIMURaw+0x72>
  	sprintf(out, "IMU read failed fail %d\r\n", ret);
 8001564:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8001568:	f107 0314 	add.w	r3, r7, #20
 800156c:	4942      	ldr	r1, [pc, #264]	; (8001678 <readIMURaw+0x158>)
 800156e:	4618      	mov	r0, r3
 8001570:	f007 f8ce 	bl	8008710 <siprintf>
  	HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), HAL_MAX_DELAY);
 8001574:	f107 0314 	add.w	r3, r7, #20
 8001578:	4618      	mov	r0, r3
 800157a:	f7fe fea1 	bl	80002c0 <strlen>
 800157e:	4603      	mov	r3, r0
 8001580:	b29a      	uxth	r2, r3
 8001582:	f107 0114 	add.w	r1, r7, #20
 8001586:	f04f 33ff 	mov.w	r3, #4294967295
 800158a:	483c      	ldr	r0, [pc, #240]	; (800167c <readIMURaw+0x15c>)
 800158c:	f005 fd1c 	bl	8006fc8 <HAL_UART_Transmit>
 8001590:	e040      	b.n	8001614 <readIMURaw+0xf4>
  } else {
//    	sprintf(out, "x %d %d y %d %d z %d %d\r\n", data[1], data[0], data[3], data[2], data[5], data[4]);
//    	HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), HAL_MAX_DELAY);

  	*x = data[1] << 8 | data[0];
 8001592:	f897 3079 	ldrb.w	r3, [r7, #121]	; 0x79
 8001596:	021b      	lsls	r3, r3, #8
 8001598:	b21a      	sxth	r2, r3
 800159a:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 800159e:	b21b      	sxth	r3, r3
 80015a0:	4313      	orrs	r3, r2
 80015a2:	b21a      	sxth	r2, r3
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	801a      	strh	r2, [r3, #0]
  	*y = data[3] << 8 | data[2];
 80015a8:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80015ac:	021b      	lsls	r3, r3, #8
 80015ae:	b21a      	sxth	r2, r3
 80015b0:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b21a      	sxth	r2, r3
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	801a      	strh	r2, [r3, #0]
  	*z = data[5] << 8 | data[4];
 80015be:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 80015c2:	021b      	lsls	r3, r3, #8
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	4313      	orrs	r3, r2
 80015ce:	b21a      	sxth	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	801a      	strh	r2, [r3, #0]

  	sprintf(out, "x %d y %d z %d \r\n", *x, *y, *z);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015da:	461a      	mov	r2, r3
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015e2:	4619      	mov	r1, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ea:	f107 0014 	add.w	r0, r7, #20
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	460b      	mov	r3, r1
 80015f2:	4923      	ldr	r1, [pc, #140]	; (8001680 <readIMURaw+0x160>)
 80015f4:	f007 f88c 	bl	8008710 <siprintf>
  	HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), HAL_MAX_DELAY);
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7fe fe5f 	bl	80002c0 <strlen>
 8001602:	4603      	mov	r3, r0
 8001604:	b29a      	uxth	r2, r3
 8001606:	f107 0114 	add.w	r1, r7, #20
 800160a:	f04f 33ff 	mov.w	r3, #4294967295
 800160e:	481b      	ldr	r0, [pc, #108]	; (800167c <readIMURaw+0x15c>)
 8001610:	f005 fcda 	bl	8006fc8 <HAL_UART_Transmit>
  }


  // have to read this register afterwards to clear data ready bit
  ret = HAL_I2C_Mem_Read(&hi2c1, MAG_ADDR, 0x18, I2C_MEMADD_SIZE_8BIT, &buf8, 1, HAL_MAX_DELAY);
 8001614:	f04f 33ff 	mov.w	r3, #4294967295
 8001618:	9302      	str	r3, [sp, #8]
 800161a:	2301      	movs	r3, #1
 800161c:	9301      	str	r3, [sp, #4]
 800161e:	f107 0313 	add.w	r3, r7, #19
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	2301      	movs	r3, #1
 8001626:	2218      	movs	r2, #24
 8001628:	2118      	movs	r1, #24
 800162a:	4812      	ldr	r0, [pc, #72]	; (8001674 <readIMURaw+0x154>)
 800162c:	f002 fcfc 	bl	8004028 <HAL_I2C_Mem_Read>
 8001630:	4603      	mov	r3, r0
 8001632:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  if ( ret != HAL_OK ) {
 8001636:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800163a:	2b00      	cmp	r3, #0
 800163c:	d017      	beq.n	800166e <readIMURaw+0x14e>
  	sprintf(out, "IMU read clear failed %d\r\n", ret);
 800163e:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	490f      	ldr	r1, [pc, #60]	; (8001684 <readIMURaw+0x164>)
 8001648:	4618      	mov	r0, r3
 800164a:	f007 f861 	bl	8008710 <siprintf>
  	HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), HAL_MAX_DELAY);
 800164e:	f107 0314 	add.w	r3, r7, #20
 8001652:	4618      	mov	r0, r3
 8001654:	f7fe fe34 	bl	80002c0 <strlen>
 8001658:	4603      	mov	r3, r0
 800165a:	b29a      	uxth	r2, r3
 800165c:	f107 0114 	add.w	r1, r7, #20
 8001660:	f04f 33ff 	mov.w	r3, #4294967295
 8001664:	4805      	ldr	r0, [pc, #20]	; (800167c <readIMURaw+0x15c>)
 8001666:	f005 fcaf 	bl	8006fc8 <HAL_UART_Transmit>
 800166a:	e000      	b.n	800166e <readIMURaw+0x14e>
	if (!selectMuxAddr(6)) return;
 800166c:	bf00      	nop
  } else {
//    	sprintf(out, "success %d %d\r\n", buf16[1], buf16[0]);
//    	HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), HAL_MAX_DELAY);
  }
}
 800166e:	3780      	adds	r7, #128	; 0x80
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	2000025c 	.word	0x2000025c
 8001678:	0800af84 	.word	0x0800af84
 800167c:	20000394 	.word	0x20000394
 8001680:	0800afa0 	.word	0x0800afa0
 8001684:	0800afb4 	.word	0x0800afb4

08001688 <getAngle>:

double getAngle(double theta0) {
 8001688:	b5b0      	push	{r4, r5, r7, lr}
 800168a:	b0a2      	sub	sp, #136	; 0x88
 800168c:	af00      	add	r7, sp, #0
 800168e:	ed87 0b00 	vstr	d0, [r7]
	int16_t x;
	int16_t y;
	int16_t z;
	char out [100];

	readIMURaw(&x, &y, &z);
 8001692:	f107 0272 	add.w	r2, r7, #114	; 0x72
 8001696:	f107 0174 	add.w	r1, r7, #116	; 0x74
 800169a:	f107 0376 	add.w	r3, r7, #118	; 0x76
 800169e:	4618      	mov	r0, r3
 80016a0:	f7ff ff3e 	bl	8001520 <readIMURaw>

	double theta = atan2(z+355, y+5);//atan2(z+350, y+60);
 80016a4:	f9b7 3072 	ldrsh.w	r3, [r7, #114]	; 0x72
 80016a8:	f203 1363 	addw	r3, r3, #355	; 0x163
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7fe ff61 	bl	8000574 <__aeabi_i2d>
 80016b2:	4604      	mov	r4, r0
 80016b4:	460d      	mov	r5, r1
 80016b6:	f9b7 3074 	ldrsh.w	r3, [r7, #116]	; 0x74
 80016ba:	3305      	adds	r3, #5
 80016bc:	4618      	mov	r0, r3
 80016be:	f7fe ff59 	bl	8000574 <__aeabi_i2d>
 80016c2:	4602      	mov	r2, r0
 80016c4:	460b      	mov	r3, r1
 80016c6:	ec43 2b11 	vmov	d1, r2, r3
 80016ca:	ec45 4b10 	vmov	d0, r4, r5
 80016ce:	f009 f97d 	bl	800a9cc <atan2>
 80016d2:	ed87 0b20 	vstr	d0, [r7, #128]	; 0x80
	theta = theta * 360 / (2 * M_PI);
 80016d6:	f04f 0200 	mov.w	r2, #0
 80016da:	4b2b      	ldr	r3, [pc, #172]	; (8001788 <getAngle+0x100>)
 80016dc:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80016e0:	f7fe ffb2 	bl	8000648 <__aeabi_dmul>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	4610      	mov	r0, r2
 80016ea:	4619      	mov	r1, r3
 80016ec:	a324      	add	r3, pc, #144	; (adr r3, 8001780 <getAngle+0xf8>)
 80016ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f2:	f7ff f8d3 	bl	800089c <__aeabi_ddiv>
 80016f6:	4602      	mov	r2, r0
 80016f8:	460b      	mov	r3, r1
 80016fa:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	if (theta < 0) {
 80016fe:	f04f 0200 	mov.w	r2, #0
 8001702:	f04f 0300 	mov.w	r3, #0
 8001706:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800170a:	f7ff fa0f 	bl	8000b2c <__aeabi_dcmplt>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d00a      	beq.n	800172a <getAngle+0xa2>
		theta += 360;
 8001714:	f04f 0200 	mov.w	r2, #0
 8001718:	4b1b      	ldr	r3, [pc, #108]	; (8001788 <getAngle+0x100>)
 800171a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800171e:	f7fe fddd 	bl	80002dc <__adddf3>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	}

	double output = theta - theta0;
 800172a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800172e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001732:	f7fe fdd1 	bl	80002d8 <__aeabi_dsub>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78

	if (output < 0) {
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	f04f 0300 	mov.w	r3, #0
 8001746:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800174a:	f7ff f9ef 	bl	8000b2c <__aeabi_dcmplt>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d00a      	beq.n	800176a <getAngle+0xe2>
		output += 360;
 8001754:	f04f 0200 	mov.w	r2, #0
 8001758:	4b0b      	ldr	r3, [pc, #44]	; (8001788 <getAngle+0x100>)
 800175a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800175e:	f7fe fdbd 	bl	80002dc <__adddf3>
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
 8001766:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	}

//	sprintf(out, "angle %f\r\n", output);
//	HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), HAL_MAX_DELAY);

	return output;
 800176a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800176e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001772:	eeb0 0a47 	vmov.f32	s0, s14
 8001776:	eef0 0a67 	vmov.f32	s1, s15
 800177a:	3788      	adds	r7, #136	; 0x88
 800177c:	46bd      	mov	sp, r7
 800177e:	bdb0      	pop	{r4, r5, r7, pc}
 8001780:	54442d18 	.word	0x54442d18
 8001784:	401921fb 	.word	0x401921fb
 8001788:	40768000 	.word	0x40768000
 800178c:	00000000 	.word	0x00000000

08001790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b09a      	sub	sp, #104	; 0x68
 8001794:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001796:	f000 ff24 	bl	80025e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800179a:	f000 f87d 	bl	8001898 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800179e:	f000 fb73 	bl	8001e88 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80017a2:	f000 fb25 	bl	8001df0 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80017a6:	f000 f96b 	bl	8001a80 <MX_TIM1_Init>
  MX_ADC2_Init();
 80017aa:	f000 f8c3 	bl	8001934 <MX_ADC2_Init>
  MX_TIM3_Init();
 80017ae:	f000 fa95 	bl	8001cdc <MX_TIM3_Init>
  MX_TIM2_Init();
 80017b2:	f000 fa39 	bl	8001c28 <MX_TIM2_Init>
  MX_I2C1_Init();
 80017b6:	f000 f923 	bl	8001a00 <MX_I2C1_Init>
//  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
//  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
//  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);


  HAL_Delay(700);
 80017ba:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80017be:	f000 ff81 	bl	80026c4 <HAL_Delay>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80017c2:	2100      	movs	r1, #0
 80017c4:	482e      	ldr	r0, [pc, #184]	; (8001880 <main+0xf0>)
 80017c6:	f004 f92d 	bl	8005a24 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80017ca:	2104      	movs	r1, #4
 80017cc:	482c      	ldr	r0, [pc, #176]	; (8001880 <main+0xf0>)
 80017ce:	f004 f929 	bl	8005a24 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80017d2:	2108      	movs	r1, #8
 80017d4:	482a      	ldr	r0, [pc, #168]	; (8001880 <main+0xf0>)
 80017d6:	f004 f925 	bl	8005a24 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80017da:	210c      	movs	r1, #12
 80017dc:	4828      	ldr	r0, [pc, #160]	; (8001880 <main+0xf0>)
 80017de:	f004 f921 	bl	8005a24 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80017e2:	2108      	movs	r1, #8
 80017e4:	4827      	ldr	r0, [pc, #156]	; (8001884 <main+0xf4>)
 80017e6:	f004 f91d 	bl	8005a24 <HAL_TIM_PWM_Start>

  // Make sure all motors are stopped
  TIM1->CCR1 = 0;
 80017ea:	4b27      	ldr	r3, [pc, #156]	; (8001888 <main+0xf8>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	635a      	str	r2, [r3, #52]	; 0x34
  TIM1->CCR2 = 0;
 80017f0:	4b25      	ldr	r3, [pc, #148]	; (8001888 <main+0xf8>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	639a      	str	r2, [r3, #56]	; 0x38
  TIM1->CCR3 = 0;
 80017f6:	4b24      	ldr	r3, [pc, #144]	; (8001888 <main+0xf8>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM1->CCR4 = 0;
 80017fc:	4b22      	ldr	r3, [pc, #136]	; (8001888 <main+0xf8>)
 80017fe:	2200      	movs	r2, #0
 8001800:	641a      	str	r2, [r3, #64]	; 0x40

  TIM3->CCR3 = 0;
 8001802:	4b22      	ldr	r3, [pc, #136]	; (800188c <main+0xfc>)
 8001804:	2200      	movs	r2, #0
 8001806:	63da      	str	r2, [r3, #60]	; 0x3c

  HAL_GPIO_WritePin(GPIOA, LS_DIR_Pin, GPIO_PIN_RESET);
 8001808:	2200      	movs	r2, #0
 800180a:	2101      	movs	r1, #1
 800180c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001810:	f002 f92a 	bl	8003a68 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, RS_DIR_Pin, GPIO_PIN_RESET);
 8001814:	2200      	movs	r2, #0
 8001816:	2102      	movs	r1, #2
 8001818:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800181c:	f002 f924 	bl	8003a68 <HAL_GPIO_WritePin>

  char b [100];

  sprintf(b, "hello world \r\n");
 8001820:	1d3b      	adds	r3, r7, #4
 8001822:	491b      	ldr	r1, [pc, #108]	; (8001890 <main+0x100>)
 8001824:	4618      	mov	r0, r3
 8001826:	f006 ff73 	bl	8008710 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)b, strlen(b), HAL_MAX_DELAY);
 800182a:	1d3b      	adds	r3, r7, #4
 800182c:	4618      	mov	r0, r3
 800182e:	f7fe fd47 	bl	80002c0 <strlen>
 8001832:	4603      	mov	r3, r0
 8001834:	b29a      	uxth	r2, r3
 8001836:	1d39      	adds	r1, r7, #4
 8001838:	f04f 33ff 	mov.w	r3, #4294967295
 800183c:	4815      	ldr	r0, [pc, #84]	; (8001894 <main+0x104>)
 800183e:	f005 fbc3 	bl	8006fc8 <HAL_UART_Transmit>

  initSensors();
 8001842:	f7ff fca9 	bl	8001198 <initSensors>
  initIMU();
 8001846:	f7ff fd8d 	bl	8001364 <initIMU>

  runMotors(LEFT, BWD, 0.7);
 800184a:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8001870 <main+0xe0>
 800184e:	2101      	movs	r1, #1
 8001850:	2000      	movs	r0, #0
 8001852:	f7ff fb71 	bl	8000f38 <runMotors>
  runMotors(RIGHT, FWD, 0.7);
 8001856:	ed9f 0b06 	vldr	d0, [pc, #24]	; 8001870 <main+0xe0>
 800185a:	2100      	movs	r1, #0
 800185c:	2001      	movs	r0, #1
 800185e:	f7ff fb6b 	bl	8000f38 <runMotors>
  while (1) {
  	getAngle(0);
 8001862:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8001878 <main+0xe8>
 8001866:	f7ff ff0f 	bl	8001688 <getAngle>
 800186a:	e7fa      	b.n	8001862 <main+0xd2>
 800186c:	f3af 8000 	nop.w
 8001870:	66666666 	.word	0x66666666
 8001874:	3fe66666 	.word	0x3fe66666
	...
 8001880:	200002b0 	.word	0x200002b0
 8001884:	20000348 	.word	0x20000348
 8001888:	40012c00 	.word	0x40012c00
 800188c:	40000400 	.word	0x40000400
 8001890:	0800b02c 	.word	0x0800b02c
 8001894:	20000394 	.word	0x20000394

08001898 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b094      	sub	sp, #80	; 0x50
 800189c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800189e:	f107 0318 	add.w	r3, r7, #24
 80018a2:	2238      	movs	r2, #56	; 0x38
 80018a4:	2100      	movs	r1, #0
 80018a6:	4618      	mov	r0, r3
 80018a8:	f006 ff95 	bl	80087d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018ac:	1d3b      	adds	r3, r7, #4
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	605a      	str	r2, [r3, #4]
 80018b4:	609a      	str	r2, [r3, #8]
 80018b6:	60da      	str	r2, [r3, #12]
 80018b8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018ba:	f44f 7000 	mov.w	r0, #512	; 0x200
 80018be:	f003 f827 	bl	8004910 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018c2:	2302      	movs	r3, #2
 80018c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018cc:	2340      	movs	r3, #64	; 0x40
 80018ce:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018d0:	2302      	movs	r3, #2
 80018d2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018d4:	2302      	movs	r3, #2
 80018d6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80018d8:	2301      	movs	r3, #1
 80018da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 9;
 80018dc:	2309      	movs	r3, #9
 80018de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018e0:	2302      	movs	r3, #2
 80018e2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80018e4:	2302      	movs	r3, #2
 80018e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80018e8:	2302      	movs	r3, #2
 80018ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018ec:	f107 0318 	add.w	r3, r7, #24
 80018f0:	4618      	mov	r0, r3
 80018f2:	f003 f8c1 	bl	8004a78 <HAL_RCC_OscConfig>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80018fc:	f000 fb26 	bl	8001f4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001900:	230f      	movs	r3, #15
 8001902:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001904:	2303      	movs	r3, #3
 8001906:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001908:	2300      	movs	r3, #0
 800190a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800190c:	2300      	movs	r3, #0
 800190e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001910:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001914:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001916:	1d3b      	adds	r3, r7, #4
 8001918:	2102      	movs	r1, #2
 800191a:	4618      	mov	r0, r3
 800191c:	f003 fbbe 	bl	800509c <HAL_RCC_ClockConfig>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001926:	f000 fb11 	bl	8001f4c <Error_Handler>
  }
}
 800192a:	bf00      	nop
 800192c:	3750      	adds	r7, #80	; 0x50
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b088      	sub	sp, #32
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800193a:	463b      	mov	r3, r7
 800193c:	2220      	movs	r2, #32
 800193e:	2100      	movs	r1, #0
 8001940:	4618      	mov	r0, r3
 8001942:	f006 ff48 	bl	80087d6 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001946:	4b2b      	ldr	r3, [pc, #172]	; (80019f4 <MX_ADC2_Init+0xc0>)
 8001948:	4a2b      	ldr	r2, [pc, #172]	; (80019f8 <MX_ADC2_Init+0xc4>)
 800194a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800194c:	4b29      	ldr	r3, [pc, #164]	; (80019f4 <MX_ADC2_Init+0xc0>)
 800194e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001952:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001954:	4b27      	ldr	r3, [pc, #156]	; (80019f4 <MX_ADC2_Init+0xc0>)
 8001956:	2200      	movs	r2, #0
 8001958:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800195a:	4b26      	ldr	r3, [pc, #152]	; (80019f4 <MX_ADC2_Init+0xc0>)
 800195c:	2200      	movs	r2, #0
 800195e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001960:	4b24      	ldr	r3, [pc, #144]	; (80019f4 <MX_ADC2_Init+0xc0>)
 8001962:	2200      	movs	r2, #0
 8001964:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001966:	4b23      	ldr	r3, [pc, #140]	; (80019f4 <MX_ADC2_Init+0xc0>)
 8001968:	2200      	movs	r2, #0
 800196a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800196c:	4b21      	ldr	r3, [pc, #132]	; (80019f4 <MX_ADC2_Init+0xc0>)
 800196e:	2204      	movs	r2, #4
 8001970:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001972:	4b20      	ldr	r3, [pc, #128]	; (80019f4 <MX_ADC2_Init+0xc0>)
 8001974:	2200      	movs	r2, #0
 8001976:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001978:	4b1e      	ldr	r3, [pc, #120]	; (80019f4 <MX_ADC2_Init+0xc0>)
 800197a:	2200      	movs	r2, #0
 800197c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800197e:	4b1d      	ldr	r3, [pc, #116]	; (80019f4 <MX_ADC2_Init+0xc0>)
 8001980:	2201      	movs	r2, #1
 8001982:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001984:	4b1b      	ldr	r3, [pc, #108]	; (80019f4 <MX_ADC2_Init+0xc0>)
 8001986:	2200      	movs	r2, #0
 8001988:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800198c:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <MX_ADC2_Init+0xc0>)
 800198e:	2200      	movs	r2, #0
 8001990:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001992:	4b18      	ldr	r3, [pc, #96]	; (80019f4 <MX_ADC2_Init+0xc0>)
 8001994:	2200      	movs	r2, #0
 8001996:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001998:	4b16      	ldr	r3, [pc, #88]	; (80019f4 <MX_ADC2_Init+0xc0>)
 800199a:	2200      	movs	r2, #0
 800199c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80019a0:	4b14      	ldr	r3, [pc, #80]	; (80019f4 <MX_ADC2_Init+0xc0>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80019a6:	4b13      	ldr	r3, [pc, #76]	; (80019f4 <MX_ADC2_Init+0xc0>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80019ae:	4811      	ldr	r0, [pc, #68]	; (80019f4 <MX_ADC2_Init+0xc0>)
 80019b0:	f001 f880 	bl	8002ab4 <HAL_ADC_Init>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80019ba:	f000 fac7 	bl	8001f4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 80019be:	4b0f      	ldr	r3, [pc, #60]	; (80019fc <MX_ADC2_Init+0xc8>)
 80019c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019c2:	2306      	movs	r3, #6
 80019c4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80019c6:	2300      	movs	r3, #0
 80019c8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80019ca:	237f      	movs	r3, #127	; 0x7f
 80019cc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80019ce:	2304      	movs	r3, #4
 80019d0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80019d2:	2300      	movs	r3, #0
 80019d4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80019d6:	463b      	mov	r3, r7
 80019d8:	4619      	mov	r1, r3
 80019da:	4806      	ldr	r0, [pc, #24]	; (80019f4 <MX_ADC2_Init+0xc0>)
 80019dc:	f001 f9ee 	bl	8002dbc <HAL_ADC_ConfigChannel>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80019e6:	f000 fab1 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80019ea:	bf00      	nop
 80019ec:	3720      	adds	r7, #32
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	200001f0 	.word	0x200001f0
 80019f8:	50000100 	.word	0x50000100
 80019fc:	47520000 	.word	0x47520000

08001a00 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a04:	4b1b      	ldr	r3, [pc, #108]	; (8001a74 <MX_I2C1_Init+0x74>)
 8001a06:	4a1c      	ldr	r2, [pc, #112]	; (8001a78 <MX_I2C1_Init+0x78>)
 8001a08:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10808DD3;
 8001a0a:	4b1a      	ldr	r3, [pc, #104]	; (8001a74 <MX_I2C1_Init+0x74>)
 8001a0c:	4a1b      	ldr	r2, [pc, #108]	; (8001a7c <MX_I2C1_Init+0x7c>)
 8001a0e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001a10:	4b18      	ldr	r3, [pc, #96]	; (8001a74 <MX_I2C1_Init+0x74>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a16:	4b17      	ldr	r3, [pc, #92]	; (8001a74 <MX_I2C1_Init+0x74>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a1c:	4b15      	ldr	r3, [pc, #84]	; (8001a74 <MX_I2C1_Init+0x74>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001a22:	4b14      	ldr	r3, [pc, #80]	; (8001a74 <MX_I2C1_Init+0x74>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a28:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <MX_I2C1_Init+0x74>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a2e:	4b11      	ldr	r3, [pc, #68]	; (8001a74 <MX_I2C1_Init+0x74>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a34:	4b0f      	ldr	r3, [pc, #60]	; (8001a74 <MX_I2C1_Init+0x74>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a3a:	480e      	ldr	r0, [pc, #56]	; (8001a74 <MX_I2C1_Init+0x74>)
 8001a3c:	f002 f82c 	bl	8003a98 <HAL_I2C_Init>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001a46:	f000 fa81 	bl	8001f4c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	4809      	ldr	r0, [pc, #36]	; (8001a74 <MX_I2C1_Init+0x74>)
 8001a4e:	f002 fec7 	bl	80047e0 <HAL_I2CEx_ConfigAnalogFilter>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001a58:	f000 fa78 	bl	8001f4c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4805      	ldr	r0, [pc, #20]	; (8001a74 <MX_I2C1_Init+0x74>)
 8001a60:	f002 ff09 	bl	8004876 <HAL_I2CEx_ConfigDigitalFilter>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001a6a:	f000 fa6f 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a6e:	bf00      	nop
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	2000025c 	.word	0x2000025c
 8001a78:	40005400 	.word	0x40005400
 8001a7c:	10808dd3 	.word	0x10808dd3

08001a80 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b09c      	sub	sp, #112	; 0x70
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a86:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]
 8001a90:	609a      	str	r2, [r3, #8]
 8001a92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a94:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aa0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	60da      	str	r2, [r3, #12]
 8001aae:	611a      	str	r2, [r3, #16]
 8001ab0:	615a      	str	r2, [r3, #20]
 8001ab2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ab4:	1d3b      	adds	r3, r7, #4
 8001ab6:	2234      	movs	r2, #52	; 0x34
 8001ab8:	2100      	movs	r1, #0
 8001aba:	4618      	mov	r0, r3
 8001abc:	f006 fe8b 	bl	80087d6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ac0:	4b57      	ldr	r3, [pc, #348]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001ac2:	4a58      	ldr	r2, [pc, #352]	; (8001c24 <MX_TIM1_Init+0x1a4>)
 8001ac4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001ac6:	4b56      	ldr	r3, [pc, #344]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001ac8:	2247      	movs	r2, #71	; 0x47
 8001aca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001acc:	4b54      	ldr	r3, [pc, #336]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8001ad2:	4b53      	ldr	r3, [pc, #332]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001ad4:	2263      	movs	r2, #99	; 0x63
 8001ad6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad8:	4b51      	ldr	r3, [pc, #324]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ade:	4b50      	ldr	r3, [pc, #320]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ae4:	4b4e      	ldr	r3, [pc, #312]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001ae6:	2280      	movs	r2, #128	; 0x80
 8001ae8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001aea:	484d      	ldr	r0, [pc, #308]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001aec:	f003 fee2 	bl	80058b4 <HAL_TIM_Base_Init>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001af6:	f000 fa29 	bl	8001f4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001afa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001afe:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b00:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001b04:	4619      	mov	r1, r3
 8001b06:	4846      	ldr	r0, [pc, #280]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001b08:	f004 fa94 	bl	8006034 <HAL_TIM_ConfigClockSource>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001b12:	f000 fa1b 	bl	8001f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b16:	4842      	ldr	r0, [pc, #264]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001b18:	f003 ff23 	bl	8005962 <HAL_TIM_PWM_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001b22:	f000 fa13 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b26:	2300      	movs	r3, #0
 8001b28:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b32:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b36:	4619      	mov	r1, r3
 8001b38:	4839      	ldr	r0, [pc, #228]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001b3a:	f005 f8e7 	bl	8006d0c <HAL_TIMEx_MasterConfigSynchronization>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8001b44:	f000 fa02 	bl	8001f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b48:	2360      	movs	r3, #96	; 0x60
 8001b4a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b50:	2300      	movs	r3, #0
 8001b52:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b54:	2300      	movs	r3, #0
 8001b56:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b60:	2300      	movs	r3, #0
 8001b62:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b64:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001b68:	2200      	movs	r2, #0
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	482c      	ldr	r0, [pc, #176]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001b6e:	f004 f94d 	bl	8005e0c <HAL_TIM_PWM_ConfigChannel>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8001b78:	f000 f9e8 	bl	8001f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b7c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001b80:	2204      	movs	r2, #4
 8001b82:	4619      	mov	r1, r3
 8001b84:	4826      	ldr	r0, [pc, #152]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001b86:	f004 f941 	bl	8005e0c <HAL_TIM_PWM_ConfigChannel>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8001b90:	f000 f9dc 	bl	8001f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b94:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001b98:	2208      	movs	r2, #8
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4820      	ldr	r0, [pc, #128]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001b9e:	f004 f935 	bl	8005e0c <HAL_TIM_PWM_ConfigChannel>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001ba8:	f000 f9d0 	bl	8001f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001bac:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001bb0:	220c      	movs	r2, #12
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	481a      	ldr	r0, [pc, #104]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001bb6:	f004 f929 	bl	8005e0c <HAL_TIM_PWM_ConfigChannel>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8001bc0:	f000 f9c4 	bl	8001f4c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001bd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bdc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001be2:	2300      	movs	r3, #0
 8001be4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001be6:	2300      	movs	r3, #0
 8001be8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001bea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bee:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001bfc:	1d3b      	adds	r3, r7, #4
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4807      	ldr	r0, [pc, #28]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001c02:	f005 f905 	bl	8006e10 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM1_Init+0x190>
  {
    Error_Handler();
 8001c0c:	f000 f99e 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c10:	4803      	ldr	r0, [pc, #12]	; (8001c20 <MX_TIM1_Init+0x1a0>)
 8001c12:	f000 faf3 	bl	80021fc <HAL_TIM_MspPostInit>

}
 8001c16:	bf00      	nop
 8001c18:	3770      	adds	r7, #112	; 0x70
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200002b0 	.word	0x200002b0
 8001c24:	40012c00 	.word	0x40012c00

08001c28 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08a      	sub	sp, #40	; 0x28
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c2e:	f107 031c 	add.w	r3, r7, #28
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	605a      	str	r2, [r3, #4]
 8001c38:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c3a:	463b      	mov	r3, r7
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]
 8001c48:	615a      	str	r2, [r3, #20]
 8001c4a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c4c:	4b22      	ldr	r3, [pc, #136]	; (8001cd8 <MX_TIM2_Init+0xb0>)
 8001c4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c52:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c54:	4b20      	ldr	r3, [pc, #128]	; (8001cd8 <MX_TIM2_Init+0xb0>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c5a:	4b1f      	ldr	r3, [pc, #124]	; (8001cd8 <MX_TIM2_Init+0xb0>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 8001c60:	4b1d      	ldr	r3, [pc, #116]	; (8001cd8 <MX_TIM2_Init+0xb0>)
 8001c62:	f04f 32ff 	mov.w	r2, #4294967295
 8001c66:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c68:	4b1b      	ldr	r3, [pc, #108]	; (8001cd8 <MX_TIM2_Init+0xb0>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c6e:	4b1a      	ldr	r3, [pc, #104]	; (8001cd8 <MX_TIM2_Init+0xb0>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c74:	4818      	ldr	r0, [pc, #96]	; (8001cd8 <MX_TIM2_Init+0xb0>)
 8001c76:	f003 fe74 	bl	8005962 <HAL_TIM_PWM_Init>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001c80:	f000 f964 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c84:	2300      	movs	r3, #0
 8001c86:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c8c:	f107 031c 	add.w	r3, r7, #28
 8001c90:	4619      	mov	r1, r3
 8001c92:	4811      	ldr	r0, [pc, #68]	; (8001cd8 <MX_TIM2_Init+0xb0>)
 8001c94:	f005 f83a 	bl	8006d0c <HAL_TIMEx_MasterConfigSynchronization>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001c9e:	f000 f955 	bl	8001f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ca2:	2360      	movs	r3, #96	; 0x60
 8001ca4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cb2:	463b      	mov	r3, r7
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4807      	ldr	r0, [pc, #28]	; (8001cd8 <MX_TIM2_Init+0xb0>)
 8001cba:	f004 f8a7 	bl	8005e0c <HAL_TIM_PWM_ConfigChannel>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001cc4:	f000 f942 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001cc8:	4803      	ldr	r0, [pc, #12]	; (8001cd8 <MX_TIM2_Init+0xb0>)
 8001cca:	f000 fa97 	bl	80021fc <HAL_TIM_MspPostInit>

}
 8001cce:	bf00      	nop
 8001cd0:	3728      	adds	r7, #40	; 0x28
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200002fc 	.word	0x200002fc

08001cdc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b08e      	sub	sp, #56	; 0x38
 8001ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ce2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]
 8001cec:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001cee:	f107 031c 	add.w	r3, r7, #28
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	601a      	str	r2, [r3, #0]
 8001cf6:	605a      	str	r2, [r3, #4]
 8001cf8:	609a      	str	r2, [r3, #8]
 8001cfa:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cfc:	463b      	mov	r3, r7
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	605a      	str	r2, [r3, #4]
 8001d04:	609a      	str	r2, [r3, #8]
 8001d06:	60da      	str	r2, [r3, #12]
 8001d08:	611a      	str	r2, [r3, #16]
 8001d0a:	615a      	str	r2, [r3, #20]
 8001d0c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d0e:	4b36      	ldr	r3, [pc, #216]	; (8001de8 <MX_TIM3_Init+0x10c>)
 8001d10:	4a36      	ldr	r2, [pc, #216]	; (8001dec <MX_TIM3_Init+0x110>)
 8001d12:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001d14:	4b34      	ldr	r3, [pc, #208]	; (8001de8 <MX_TIM3_Init+0x10c>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d1a:	4b33      	ldr	r3, [pc, #204]	; (8001de8 <MX_TIM3_Init+0x10c>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001d20:	4b31      	ldr	r3, [pc, #196]	; (8001de8 <MX_TIM3_Init+0x10c>)
 8001d22:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d26:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d28:	4b2f      	ldr	r3, [pc, #188]	; (8001de8 <MX_TIM3_Init+0x10c>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d2e:	4b2e      	ldr	r3, [pc, #184]	; (8001de8 <MX_TIM3_Init+0x10c>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001d34:	482c      	ldr	r0, [pc, #176]	; (8001de8 <MX_TIM3_Init+0x10c>)
 8001d36:	f003 ff75 	bl	8005c24 <HAL_TIM_IC_Init>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001d40:	f000 f904 	bl	8001f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d44:	4828      	ldr	r0, [pc, #160]	; (8001de8 <MX_TIM3_Init+0x10c>)
 8001d46:	f003 fe0c 	bl	8005962 <HAL_TIM_PWM_Init>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001d50:	f000 f8fc 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d54:	2300      	movs	r3, #0
 8001d56:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d60:	4619      	mov	r1, r3
 8001d62:	4821      	ldr	r0, [pc, #132]	; (8001de8 <MX_TIM3_Init+0x10c>)
 8001d64:	f004 ffd2 	bl	8006d0c <HAL_TIMEx_MasterConfigSynchronization>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001d6e:	f000 f8ed 	bl	8001f4c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d76:	2301      	movs	r3, #1
 8001d78:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICFilter = 0;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001d82:	f107 031c 	add.w	r3, r7, #28
 8001d86:	2200      	movs	r2, #0
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4817      	ldr	r0, [pc, #92]	; (8001de8 <MX_TIM3_Init+0x10c>)
 8001d8c:	f003 ffa1 	bl	8005cd2 <HAL_TIM_IC_ConfigChannel>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM3_Init+0xbe>
  {
    Error_Handler();
 8001d96:	f000 f8d9 	bl	8001f4c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001d9a:	f107 031c 	add.w	r3, r7, #28
 8001d9e:	2204      	movs	r2, #4
 8001da0:	4619      	mov	r1, r3
 8001da2:	4811      	ldr	r0, [pc, #68]	; (8001de8 <MX_TIM3_Init+0x10c>)
 8001da4:	f003 ff95 	bl	8005cd2 <HAL_TIM_IC_ConfigChannel>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001dae:	f000 f8cd 	bl	8001f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001db2:	2360      	movs	r3, #96	; 0x60
 8001db4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001db6:	2300      	movs	r3, #0
 8001db8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001dc2:	463b      	mov	r3, r7
 8001dc4:	2208      	movs	r2, #8
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4807      	ldr	r0, [pc, #28]	; (8001de8 <MX_TIM3_Init+0x10c>)
 8001dca:	f004 f81f 	bl	8005e0c <HAL_TIM_PWM_ConfigChannel>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <MX_TIM3_Init+0xfc>
  {
    Error_Handler();
 8001dd4:	f000 f8ba 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001dd8:	4803      	ldr	r0, [pc, #12]	; (8001de8 <MX_TIM3_Init+0x10c>)
 8001dda:	f000 fa0f 	bl	80021fc <HAL_TIM_MspPostInit>

}
 8001dde:	bf00      	nop
 8001de0:	3738      	adds	r7, #56	; 0x38
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000348 	.word	0x20000348
 8001dec:	40000400 	.word	0x40000400

08001df0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001df4:	4b22      	ldr	r3, [pc, #136]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001df6:	4a23      	ldr	r2, [pc, #140]	; (8001e84 <MX_USART2_UART_Init+0x94>)
 8001df8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001dfa:	4b21      	ldr	r3, [pc, #132]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001dfc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e02:	4b1f      	ldr	r3, [pc, #124]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e08:	4b1d      	ldr	r3, [pc, #116]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e0e:	4b1c      	ldr	r3, [pc, #112]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e14:	4b1a      	ldr	r3, [pc, #104]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e16:	220c      	movs	r2, #12
 8001e18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e1a:	4b19      	ldr	r3, [pc, #100]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e20:	4b17      	ldr	r3, [pc, #92]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e26:	4b16      	ldr	r3, [pc, #88]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e2c:	4b14      	ldr	r3, [pc, #80]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e32:	4b13      	ldr	r3, [pc, #76]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e38:	4811      	ldr	r0, [pc, #68]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e3a:	f005 f875 	bl	8006f28 <HAL_UART_Init>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001e44:	f000 f882 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e48:	2100      	movs	r1, #0
 8001e4a:	480d      	ldr	r0, [pc, #52]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e4c:	f005 fe6e 	bl	8007b2c <HAL_UARTEx_SetTxFifoThreshold>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001e56:	f000 f879 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	4808      	ldr	r0, [pc, #32]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e5e:	f005 fea3 	bl	8007ba8 <HAL_UARTEx_SetRxFifoThreshold>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001e68:	f000 f870 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001e6c:	4804      	ldr	r0, [pc, #16]	; (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e6e:	f005 fe24 	bl	8007aba <HAL_UARTEx_DisableFifoMode>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001e78:	f000 f868 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e7c:	bf00      	nop
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20000394 	.word	0x20000394
 8001e84:	40004400 	.word	0x40004400

08001e88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b088      	sub	sp, #32
 8001e8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e8e:	f107 030c 	add.w	r3, r7, #12
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	605a      	str	r2, [r3, #4]
 8001e98:	609a      	str	r2, [r3, #8]
 8001e9a:	60da      	str	r2, [r3, #12]
 8001e9c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e9e:	4b29      	ldr	r3, [pc, #164]	; (8001f44 <MX_GPIO_Init+0xbc>)
 8001ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea2:	4a28      	ldr	r2, [pc, #160]	; (8001f44 <MX_GPIO_Init+0xbc>)
 8001ea4:	f043 0320 	orr.w	r3, r3, #32
 8001ea8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eaa:	4b26      	ldr	r3, [pc, #152]	; (8001f44 <MX_GPIO_Init+0xbc>)
 8001eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eae:	f003 0320 	and.w	r3, r3, #32
 8001eb2:	60bb      	str	r3, [r7, #8]
 8001eb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb6:	4b23      	ldr	r3, [pc, #140]	; (8001f44 <MX_GPIO_Init+0xbc>)
 8001eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eba:	4a22      	ldr	r2, [pc, #136]	; (8001f44 <MX_GPIO_Init+0xbc>)
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ec2:	4b20      	ldr	r3, [pc, #128]	; (8001f44 <MX_GPIO_Init+0xbc>)
 8001ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	607b      	str	r3, [r7, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ece:	4b1d      	ldr	r3, [pc, #116]	; (8001f44 <MX_GPIO_Init+0xbc>)
 8001ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ed2:	4a1c      	ldr	r2, [pc, #112]	; (8001f44 <MX_GPIO_Init+0xbc>)
 8001ed4:	f043 0302 	orr.w	r3, r3, #2
 8001ed8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eda:	4b1a      	ldr	r3, [pc, #104]	; (8001f44 <MX_GPIO_Init+0xbc>)
 8001edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	603b      	str	r3, [r7, #0]
 8001ee4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LS_DIR_Pin|RS_DIR_Pin, GPIO_PIN_RESET);
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	2103      	movs	r1, #3
 8001eea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eee:	f001 fdbb 	bl	8003a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ef8:	4813      	ldr	r0, [pc, #76]	; (8001f48 <MX_GPIO_Init+0xc0>)
 8001efa:	f001 fdb5 	bl	8003a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LS_DIR_Pin RS_DIR_Pin */
  GPIO_InitStruct.Pin = LS_DIR_Pin|RS_DIR_Pin;
 8001efe:	2303      	movs	r3, #3
 8001f00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f02:	2301      	movs	r3, #1
 8001f04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f0e:	f107 030c 	add.w	r3, r7, #12
 8001f12:	4619      	mov	r1, r3
 8001f14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f18:	f001 fc24 	bl	8003764 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001f1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f20:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f22:	2301      	movs	r3, #1
 8001f24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	2300      	movs	r3, #0
 8001f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001f2e:	f107 030c 	add.w	r3, r7, #12
 8001f32:	4619      	mov	r1, r3
 8001f34:	4804      	ldr	r0, [pc, #16]	; (8001f48 <MX_GPIO_Init+0xc0>)
 8001f36:	f001 fc15 	bl	8003764 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f3a:	bf00      	nop
 8001f3c:	3720      	adds	r7, #32
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40021000 	.word	0x40021000
 8001f48:	48000400 	.word	0x48000400

08001f4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f50:	b672      	cpsid	i
}
 8001f52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f54:	e7fe      	b.n	8001f54 <Error_Handler+0x8>
	...

08001f58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f5e:	4b0f      	ldr	r3, [pc, #60]	; (8001f9c <HAL_MspInit+0x44>)
 8001f60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f62:	4a0e      	ldr	r2, [pc, #56]	; (8001f9c <HAL_MspInit+0x44>)
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	6613      	str	r3, [r2, #96]	; 0x60
 8001f6a:	4b0c      	ldr	r3, [pc, #48]	; (8001f9c <HAL_MspInit+0x44>)
 8001f6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	607b      	str	r3, [r7, #4]
 8001f74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f76:	4b09      	ldr	r3, [pc, #36]	; (8001f9c <HAL_MspInit+0x44>)
 8001f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f7a:	4a08      	ldr	r2, [pc, #32]	; (8001f9c <HAL_MspInit+0x44>)
 8001f7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f80:	6593      	str	r3, [r2, #88]	; 0x58
 8001f82:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <HAL_MspInit+0x44>)
 8001f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f8a:	603b      	str	r3, [r7, #0]
 8001f8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001f8e:	f002 fd63 	bl	8004a58 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f92:	bf00      	nop
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40021000 	.word	0x40021000

08001fa0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b09a      	sub	sp, #104	; 0x68
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
 8001fb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fb8:	f107 0310 	add.w	r3, r7, #16
 8001fbc:	2244      	movs	r2, #68	; 0x44
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f006 fc08 	bl	80087d6 <memset>
  if(hadc->Instance==ADC2)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a1e      	ldr	r2, [pc, #120]	; (8002044 <HAL_ADC_MspInit+0xa4>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d134      	bne.n	800203a <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001fd0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fd4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001fd6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001fda:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fdc:	f107 0310 	add.w	r3, r7, #16
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f003 fa77 	bl	80054d4 <HAL_RCCEx_PeriphCLKConfig>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001fec:	f7ff ffae 	bl	8001f4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001ff0:	4b15      	ldr	r3, [pc, #84]	; (8002048 <HAL_ADC_MspInit+0xa8>)
 8001ff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff4:	4a14      	ldr	r2, [pc, #80]	; (8002048 <HAL_ADC_MspInit+0xa8>)
 8001ff6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ffa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ffc:	4b12      	ldr	r3, [pc, #72]	; (8002048 <HAL_ADC_MspInit+0xa8>)
 8001ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002000:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002008:	4b0f      	ldr	r3, [pc, #60]	; (8002048 <HAL_ADC_MspInit+0xa8>)
 800200a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200c:	4a0e      	ldr	r2, [pc, #56]	; (8002048 <HAL_ADC_MspInit+0xa8>)
 800200e:	f043 0301 	orr.w	r3, r3, #1
 8002012:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002014:	4b0c      	ldr	r3, [pc, #48]	; (8002048 <HAL_ADC_MspInit+0xa8>)
 8002016:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002018:	f003 0301 	and.w	r3, r3, #1
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA4     ------> ADC2_IN17
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002020:	2310      	movs	r3, #16
 8002022:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002024:	2303      	movs	r3, #3
 8002026:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002028:	2300      	movs	r3, #0
 800202a:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002030:	4619      	mov	r1, r3
 8002032:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002036:	f001 fb95 	bl	8003764 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800203a:	bf00      	nop
 800203c:	3768      	adds	r7, #104	; 0x68
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	50000100 	.word	0x50000100
 8002048:	40021000 	.word	0x40021000

0800204c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b09c      	sub	sp, #112	; 0x70
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002064:	f107 0318 	add.w	r3, r7, #24
 8002068:	2244      	movs	r2, #68	; 0x44
 800206a:	2100      	movs	r1, #0
 800206c:	4618      	mov	r0, r3
 800206e:	f006 fbb2 	bl	80087d6 <memset>
  if(hi2c->Instance==I2C1)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a2d      	ldr	r2, [pc, #180]	; (800212c <HAL_I2C_MspInit+0xe0>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d153      	bne.n	8002124 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800207c:	2340      	movs	r3, #64	; 0x40
 800207e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002080:	2300      	movs	r3, #0
 8002082:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002084:	f107 0318 	add.w	r3, r7, #24
 8002088:	4618      	mov	r0, r3
 800208a:	f003 fa23 	bl	80054d4 <HAL_RCCEx_PeriphCLKConfig>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002094:	f7ff ff5a 	bl	8001f4c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002098:	4b25      	ldr	r3, [pc, #148]	; (8002130 <HAL_I2C_MspInit+0xe4>)
 800209a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800209c:	4a24      	ldr	r2, [pc, #144]	; (8002130 <HAL_I2C_MspInit+0xe4>)
 800209e:	f043 0301 	orr.w	r3, r3, #1
 80020a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020a4:	4b22      	ldr	r3, [pc, #136]	; (8002130 <HAL_I2C_MspInit+0xe4>)
 80020a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020b0:	4b1f      	ldr	r3, [pc, #124]	; (8002130 <HAL_I2C_MspInit+0xe4>)
 80020b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020b4:	4a1e      	ldr	r2, [pc, #120]	; (8002130 <HAL_I2C_MspInit+0xe4>)
 80020b6:	f043 0302 	orr.w	r3, r3, #2
 80020ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020bc:	4b1c      	ldr	r3, [pc, #112]	; (8002130 <HAL_I2C_MspInit+0xe4>)
 80020be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	613b      	str	r3, [r7, #16]
 80020c6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80020c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80020cc:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020ce:	2312      	movs	r3, #18
 80020d0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020d2:	2301      	movs	r3, #1
 80020d4:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d6:	2300      	movs	r3, #0
 80020d8:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020da:	2304      	movs	r3, #4
 80020dc:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020de:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80020e2:	4619      	mov	r1, r3
 80020e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020e8:	f001 fb3c 	bl	8003764 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80020ec:	2380      	movs	r3, #128	; 0x80
 80020ee:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020f0:	2312      	movs	r3, #18
 80020f2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020f4:	2301      	movs	r3, #1
 80020f6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f8:	2300      	movs	r3, #0
 80020fa:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020fc:	2304      	movs	r3, #4
 80020fe:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002100:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002104:	4619      	mov	r1, r3
 8002106:	480b      	ldr	r0, [pc, #44]	; (8002134 <HAL_I2C_MspInit+0xe8>)
 8002108:	f001 fb2c 	bl	8003764 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800210c:	4b08      	ldr	r3, [pc, #32]	; (8002130 <HAL_I2C_MspInit+0xe4>)
 800210e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002110:	4a07      	ldr	r2, [pc, #28]	; (8002130 <HAL_I2C_MspInit+0xe4>)
 8002112:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002116:	6593      	str	r3, [r2, #88]	; 0x58
 8002118:	4b05      	ldr	r3, [pc, #20]	; (8002130 <HAL_I2C_MspInit+0xe4>)
 800211a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800211c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002120:	60fb      	str	r3, [r7, #12]
 8002122:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002124:	bf00      	nop
 8002126:	3770      	adds	r7, #112	; 0x70
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40005400 	.word	0x40005400
 8002130:	40021000 	.word	0x40021000
 8002134:	48000400 	.word	0x48000400

08002138 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a0a      	ldr	r2, [pc, #40]	; (8002170 <HAL_TIM_Base_MspInit+0x38>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d10b      	bne.n	8002162 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800214a:	4b0a      	ldr	r3, [pc, #40]	; (8002174 <HAL_TIM_Base_MspInit+0x3c>)
 800214c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800214e:	4a09      	ldr	r2, [pc, #36]	; (8002174 <HAL_TIM_Base_MspInit+0x3c>)
 8002150:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002154:	6613      	str	r3, [r2, #96]	; 0x60
 8002156:	4b07      	ldr	r3, [pc, #28]	; (8002174 <HAL_TIM_Base_MspInit+0x3c>)
 8002158:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800215a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002162:	bf00      	nop
 8002164:	3714      	adds	r7, #20
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	40012c00 	.word	0x40012c00
 8002174:	40021000 	.word	0x40021000

08002178 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b08a      	sub	sp, #40	; 0x28
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002180:	f107 0314 	add.w	r3, r7, #20
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]
 8002188:	605a      	str	r2, [r3, #4]
 800218a:	609a      	str	r2, [r3, #8]
 800218c:	60da      	str	r2, [r3, #12]
 800218e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a17      	ldr	r2, [pc, #92]	; (80021f4 <HAL_TIM_IC_MspInit+0x7c>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d128      	bne.n	80021ec <HAL_TIM_IC_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800219a:	4b17      	ldr	r3, [pc, #92]	; (80021f8 <HAL_TIM_IC_MspInit+0x80>)
 800219c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800219e:	4a16      	ldr	r2, [pc, #88]	; (80021f8 <HAL_TIM_IC_MspInit+0x80>)
 80021a0:	f043 0302 	orr.w	r3, r3, #2
 80021a4:	6593      	str	r3, [r2, #88]	; 0x58
 80021a6:	4b14      	ldr	r3, [pc, #80]	; (80021f8 <HAL_TIM_IC_MspInit+0x80>)
 80021a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	613b      	str	r3, [r7, #16]
 80021b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b2:	4b11      	ldr	r3, [pc, #68]	; (80021f8 <HAL_TIM_IC_MspInit+0x80>)
 80021b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021b6:	4a10      	ldr	r2, [pc, #64]	; (80021f8 <HAL_TIM_IC_MspInit+0x80>)
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021be:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <HAL_TIM_IC_MspInit+0x80>)
 80021c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_R_Pin|ENC_L_Pin;
 80021ca:	23c0      	movs	r3, #192	; 0xc0
 80021cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ce:	2302      	movs	r3, #2
 80021d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d6:	2300      	movs	r3, #0
 80021d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021da:	2302      	movs	r3, #2
 80021dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021de:	f107 0314 	add.w	r3, r7, #20
 80021e2:	4619      	mov	r1, r3
 80021e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021e8:	f001 fabc 	bl	8003764 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80021ec:	bf00      	nop
 80021ee:	3728      	adds	r7, #40	; 0x28
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40000400 	.word	0x40000400
 80021f8:	40021000 	.word	0x40021000

080021fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b08a      	sub	sp, #40	; 0x28
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002204:	f107 0314 	add.w	r3, r7, #20
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	60da      	str	r2, [r3, #12]
 8002212:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a2c      	ldr	r2, [pc, #176]	; (80022cc <HAL_TIM_MspPostInit+0xd0>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d130      	bne.n	8002280 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800221e:	4b2c      	ldr	r3, [pc, #176]	; (80022d0 <HAL_TIM_MspPostInit+0xd4>)
 8002220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002222:	4a2b      	ldr	r2, [pc, #172]	; (80022d0 <HAL_TIM_MspPostInit+0xd4>)
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	64d3      	str	r3, [r2, #76]	; 0x4c
 800222a:	4b29      	ldr	r3, [pc, #164]	; (80022d0 <HAL_TIM_MspPostInit+0xd4>)
 800222c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	613b      	str	r3, [r7, #16]
 8002234:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = RS_M2_Pin|RS_M1_Pin|LS_M2_Pin;
 8002236:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800223a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223c:	2302      	movs	r3, #2
 800223e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002244:	2300      	movs	r3, #0
 8002246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002248:	2306      	movs	r3, #6
 800224a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	4619      	mov	r1, r3
 8002252:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002256:	f001 fa85 	bl	8003764 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LS_M1_Pin;
 800225a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800225e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002260:	2302      	movs	r3, #2
 8002262:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002264:	2300      	movs	r3, #0
 8002266:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002268:	2300      	movs	r3, #0
 800226a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 800226c:	230b      	movs	r3, #11
 800226e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LS_M1_GPIO_Port, &GPIO_InitStruct);
 8002270:	f107 0314 	add.w	r3, r7, #20
 8002274:	4619      	mov	r1, r3
 8002276:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800227a:	f001 fa73 	bl	8003764 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800227e:	e020      	b.n	80022c2 <HAL_TIM_MspPostInit+0xc6>
  else if(htim->Instance==TIM3)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a13      	ldr	r2, [pc, #76]	; (80022d4 <HAL_TIM_MspPostInit+0xd8>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d11b      	bne.n	80022c2 <HAL_TIM_MspPostInit+0xc6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800228a:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <HAL_TIM_MspPostInit+0xd4>)
 800228c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800228e:	4a10      	ldr	r2, [pc, #64]	; (80022d0 <HAL_TIM_MspPostInit+0xd4>)
 8002290:	f043 0302 	orr.w	r3, r3, #2
 8002294:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002296:	4b0e      	ldr	r3, [pc, #56]	; (80022d0 <HAL_TIM_MspPostInit+0xd4>)
 8002298:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022a2:	2301      	movs	r3, #1
 80022a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a6:	2302      	movs	r3, #2
 80022a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022aa:	2300      	movs	r3, #0
 80022ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ae:	2300      	movs	r3, #0
 80022b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022b2:	2302      	movs	r3, #2
 80022b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022b6:	f107 0314 	add.w	r3, r7, #20
 80022ba:	4619      	mov	r1, r3
 80022bc:	4806      	ldr	r0, [pc, #24]	; (80022d8 <HAL_TIM_MspPostInit+0xdc>)
 80022be:	f001 fa51 	bl	8003764 <HAL_GPIO_Init>
}
 80022c2:	bf00      	nop
 80022c4:	3728      	adds	r7, #40	; 0x28
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40012c00 	.word	0x40012c00
 80022d0:	40021000 	.word	0x40021000
 80022d4:	40000400 	.word	0x40000400
 80022d8:	48000400 	.word	0x48000400

080022dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b09a      	sub	sp, #104	; 0x68
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022f4:	f107 0310 	add.w	r3, r7, #16
 80022f8:	2244      	movs	r2, #68	; 0x44
 80022fa:	2100      	movs	r1, #0
 80022fc:	4618      	mov	r0, r3
 80022fe:	f006 fa6a 	bl	80087d6 <memset>
  if(huart->Instance==USART2)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a1f      	ldr	r2, [pc, #124]	; (8002384 <HAL_UART_MspInit+0xa8>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d136      	bne.n	800237a <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800230c:	2302      	movs	r3, #2
 800230e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002310:	2300      	movs	r3, #0
 8002312:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002314:	f107 0310 	add.w	r3, r7, #16
 8002318:	4618      	mov	r0, r3
 800231a:	f003 f8db 	bl	80054d4 <HAL_RCCEx_PeriphCLKConfig>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002324:	f7ff fe12 	bl	8001f4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002328:	4b17      	ldr	r3, [pc, #92]	; (8002388 <HAL_UART_MspInit+0xac>)
 800232a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800232c:	4a16      	ldr	r2, [pc, #88]	; (8002388 <HAL_UART_MspInit+0xac>)
 800232e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002332:	6593      	str	r3, [r2, #88]	; 0x58
 8002334:	4b14      	ldr	r3, [pc, #80]	; (8002388 <HAL_UART_MspInit+0xac>)
 8002336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002338:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800233c:	60fb      	str	r3, [r7, #12]
 800233e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002340:	4b11      	ldr	r3, [pc, #68]	; (8002388 <HAL_UART_MspInit+0xac>)
 8002342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002344:	4a10      	ldr	r2, [pc, #64]	; (8002388 <HAL_UART_MspInit+0xac>)
 8002346:	f043 0301 	orr.w	r3, r3, #1
 800234a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800234c:	4b0e      	ldr	r3, [pc, #56]	; (8002388 <HAL_UART_MspInit+0xac>)
 800234e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002350:	f003 0301 	and.w	r3, r3, #1
 8002354:	60bb      	str	r3, [r7, #8]
 8002356:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8002358:	230c      	movs	r3, #12
 800235a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235c:	2302      	movs	r3, #2
 800235e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002360:	2300      	movs	r3, #0
 8002362:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002364:	2300      	movs	r3, #0
 8002366:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002368:	2307      	movs	r3, #7
 800236a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800236c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002370:	4619      	mov	r1, r3
 8002372:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002376:	f001 f9f5 	bl	8003764 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800237a:	bf00      	nop
 800237c:	3768      	adds	r7, #104	; 0x68
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40004400 	.word	0x40004400
 8002388:	40021000 	.word	0x40021000

0800238c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002390:	e7fe      	b.n	8002390 <NMI_Handler+0x4>

08002392 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002392:	b480      	push	{r7}
 8002394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002396:	e7fe      	b.n	8002396 <HardFault_Handler+0x4>

08002398 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800239c:	e7fe      	b.n	800239c <MemManage_Handler+0x4>

0800239e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800239e:	b480      	push	{r7}
 80023a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023a2:	e7fe      	b.n	80023a2 <BusFault_Handler+0x4>

080023a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023a8:	e7fe      	b.n	80023a8 <UsageFault_Handler+0x4>

080023aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023aa:	b480      	push	{r7}
 80023ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023ae:	bf00      	nop
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023bc:	bf00      	nop
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr

080023c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023c6:	b480      	push	{r7}
 80023c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023ca:	bf00      	nop
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023d8:	f000 f956 	bl	8002688 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023dc:	bf00      	nop
 80023de:	bd80      	pop	{r7, pc}

080023e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  return 1;
 80023e4:	2301      	movs	r3, #1
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr

080023f0 <_kill>:

int _kill(int pid, int sig)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023fa:	f006 fa3f 	bl	800887c <__errno>
 80023fe:	4603      	mov	r3, r0
 8002400:	2216      	movs	r2, #22
 8002402:	601a      	str	r2, [r3, #0]
  return -1;
 8002404:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002408:	4618      	mov	r0, r3
 800240a:	3708      	adds	r7, #8
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <_exit>:

void _exit (int status)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002418:	f04f 31ff 	mov.w	r1, #4294967295
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f7ff ffe7 	bl	80023f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002422:	e7fe      	b.n	8002422 <_exit+0x12>

08002424 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002430:	2300      	movs	r3, #0
 8002432:	617b      	str	r3, [r7, #20]
 8002434:	e00a      	b.n	800244c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002436:	f3af 8000 	nop.w
 800243a:	4601      	mov	r1, r0
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	1c5a      	adds	r2, r3, #1
 8002440:	60ba      	str	r2, [r7, #8]
 8002442:	b2ca      	uxtb	r2, r1
 8002444:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	3301      	adds	r3, #1
 800244a:	617b      	str	r3, [r7, #20]
 800244c:	697a      	ldr	r2, [r7, #20]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	429a      	cmp	r2, r3
 8002452:	dbf0      	blt.n	8002436 <_read+0x12>
  }

  return len;
 8002454:	687b      	ldr	r3, [r7, #4]
}
 8002456:	4618      	mov	r0, r3
 8002458:	3718      	adds	r7, #24
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b086      	sub	sp, #24
 8002462:	af00      	add	r7, sp, #0
 8002464:	60f8      	str	r0, [r7, #12]
 8002466:	60b9      	str	r1, [r7, #8]
 8002468:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800246a:	2300      	movs	r3, #0
 800246c:	617b      	str	r3, [r7, #20]
 800246e:	e009      	b.n	8002484 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	1c5a      	adds	r2, r3, #1
 8002474:	60ba      	str	r2, [r7, #8]
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	4618      	mov	r0, r3
 800247a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	3301      	adds	r3, #1
 8002482:	617b      	str	r3, [r7, #20]
 8002484:	697a      	ldr	r2, [r7, #20]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	429a      	cmp	r2, r3
 800248a:	dbf1      	blt.n	8002470 <_write+0x12>
  }
  return len;
 800248c:	687b      	ldr	r3, [r7, #4]
}
 800248e:	4618      	mov	r0, r3
 8002490:	3718      	adds	r7, #24
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <_close>:

int _close(int file)
{
 8002496:	b480      	push	{r7}
 8002498:	b083      	sub	sp, #12
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800249e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
 80024b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024be:	605a      	str	r2, [r3, #4]
  return 0;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	370c      	adds	r7, #12
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <_isatty>:

int _isatty(int file)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024d6:	2301      	movs	r3, #1
}
 80024d8:	4618      	mov	r0, r3
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3714      	adds	r7, #20
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
	...

08002500 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002508:	4a14      	ldr	r2, [pc, #80]	; (800255c <_sbrk+0x5c>)
 800250a:	4b15      	ldr	r3, [pc, #84]	; (8002560 <_sbrk+0x60>)
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002514:	4b13      	ldr	r3, [pc, #76]	; (8002564 <_sbrk+0x64>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d102      	bne.n	8002522 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800251c:	4b11      	ldr	r3, [pc, #68]	; (8002564 <_sbrk+0x64>)
 800251e:	4a12      	ldr	r2, [pc, #72]	; (8002568 <_sbrk+0x68>)
 8002520:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002522:	4b10      	ldr	r3, [pc, #64]	; (8002564 <_sbrk+0x64>)
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4413      	add	r3, r2
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	429a      	cmp	r2, r3
 800252e:	d207      	bcs.n	8002540 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002530:	f006 f9a4 	bl	800887c <__errno>
 8002534:	4603      	mov	r3, r0
 8002536:	220c      	movs	r2, #12
 8002538:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800253a:	f04f 33ff 	mov.w	r3, #4294967295
 800253e:	e009      	b.n	8002554 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002540:	4b08      	ldr	r3, [pc, #32]	; (8002564 <_sbrk+0x64>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002546:	4b07      	ldr	r3, [pc, #28]	; (8002564 <_sbrk+0x64>)
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4413      	add	r3, r2
 800254e:	4a05      	ldr	r2, [pc, #20]	; (8002564 <_sbrk+0x64>)
 8002550:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002552:	68fb      	ldr	r3, [r7, #12]
}
 8002554:	4618      	mov	r0, r3
 8002556:	3718      	adds	r7, #24
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	20008000 	.word	0x20008000
 8002560:	00000400 	.word	0x00000400
 8002564:	20000428 	.word	0x20000428
 8002568:	20000580 	.word	0x20000580

0800256c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002570:	4b06      	ldr	r3, [pc, #24]	; (800258c <SystemInit+0x20>)
 8002572:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002576:	4a05      	ldr	r2, [pc, #20]	; (800258c <SystemInit+0x20>)
 8002578:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800257c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002580:	bf00      	nop
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	e000ed00 	.word	0xe000ed00

08002590 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002590:	480d      	ldr	r0, [pc, #52]	; (80025c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002592:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002594:	f7ff ffea 	bl	800256c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002598:	480c      	ldr	r0, [pc, #48]	; (80025cc <LoopForever+0x6>)
  ldr r1, =_edata
 800259a:	490d      	ldr	r1, [pc, #52]	; (80025d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800259c:	4a0d      	ldr	r2, [pc, #52]	; (80025d4 <LoopForever+0xe>)
  movs r3, #0
 800259e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80025a0:	e002      	b.n	80025a8 <LoopCopyDataInit>

080025a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025a6:	3304      	adds	r3, #4

080025a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025ac:	d3f9      	bcc.n	80025a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ae:	4a0a      	ldr	r2, [pc, #40]	; (80025d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80025b0:	4c0a      	ldr	r4, [pc, #40]	; (80025dc <LoopForever+0x16>)
  movs r3, #0
 80025b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025b4:	e001      	b.n	80025ba <LoopFillZerobss>

080025b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025b8:	3204      	adds	r2, #4

080025ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025bc:	d3fb      	bcc.n	80025b6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80025be:	f006 f963 	bl	8008888 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80025c2:	f7ff f8e5 	bl	8001790 <main>

080025c6 <LoopForever>:

LoopForever:
    b LoopForever
 80025c6:	e7fe      	b.n	80025c6 <LoopForever>
  ldr   r0, =_estack
 80025c8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80025cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025d0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80025d4:	0800b478 	.word	0x0800b478
  ldr r2, =_sbss
 80025d8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80025dc:	2000057c 	.word	0x2000057c

080025e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80025e0:	e7fe      	b.n	80025e0 <ADC1_2_IRQHandler>

080025e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025e2:	b580      	push	{r7, lr}
 80025e4:	b082      	sub	sp, #8
 80025e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80025e8:	2300      	movs	r3, #0
 80025ea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025ec:	2003      	movs	r0, #3
 80025ee:	f001 f887 	bl	8003700 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025f2:	2000      	movs	r0, #0
 80025f4:	f000 f80e 	bl	8002614 <HAL_InitTick>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d002      	beq.n	8002604 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	71fb      	strb	r3, [r7, #7]
 8002602:	e001      	b.n	8002608 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002604:	f7ff fca8 	bl	8001f58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002608:	79fb      	ldrb	r3, [r7, #7]

}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
	...

08002614 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800261c:	2300      	movs	r3, #0
 800261e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002620:	4b16      	ldr	r3, [pc, #88]	; (800267c <HAL_InitTick+0x68>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d022      	beq.n	800266e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002628:	4b15      	ldr	r3, [pc, #84]	; (8002680 <HAL_InitTick+0x6c>)
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	4b13      	ldr	r3, [pc, #76]	; (800267c <HAL_InitTick+0x68>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002634:	fbb1 f3f3 	udiv	r3, r1, r3
 8002638:	fbb2 f3f3 	udiv	r3, r2, r3
 800263c:	4618      	mov	r0, r3
 800263e:	f001 f884 	bl	800374a <HAL_SYSTICK_Config>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d10f      	bne.n	8002668 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2b0f      	cmp	r3, #15
 800264c:	d809      	bhi.n	8002662 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800264e:	2200      	movs	r2, #0
 8002650:	6879      	ldr	r1, [r7, #4]
 8002652:	f04f 30ff 	mov.w	r0, #4294967295
 8002656:	f001 f85e 	bl	8003716 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800265a:	4a0a      	ldr	r2, [pc, #40]	; (8002684 <HAL_InitTick+0x70>)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6013      	str	r3, [r2, #0]
 8002660:	e007      	b.n	8002672 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	73fb      	strb	r3, [r7, #15]
 8002666:	e004      	b.n	8002672 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	73fb      	strb	r3, [r7, #15]
 800266c:	e001      	b.n	8002672 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002672:	7bfb      	ldrb	r3, [r7, #15]
}
 8002674:	4618      	mov	r0, r3
 8002676:	3710      	adds	r7, #16
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	20000008 	.word	0x20000008
 8002680:	20000000 	.word	0x20000000
 8002684:	20000004 	.word	0x20000004

08002688 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800268c:	4b05      	ldr	r3, [pc, #20]	; (80026a4 <HAL_IncTick+0x1c>)
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	4b05      	ldr	r3, [pc, #20]	; (80026a8 <HAL_IncTick+0x20>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4413      	add	r3, r2
 8002696:	4a03      	ldr	r2, [pc, #12]	; (80026a4 <HAL_IncTick+0x1c>)
 8002698:	6013      	str	r3, [r2, #0]
}
 800269a:	bf00      	nop
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	2000042c 	.word	0x2000042c
 80026a8:	20000008 	.word	0x20000008

080026ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  return uwTick;
 80026b0:	4b03      	ldr	r3, [pc, #12]	; (80026c0 <HAL_GetTick+0x14>)
 80026b2:	681b      	ldr	r3, [r3, #0]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	2000042c 	.word	0x2000042c

080026c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026cc:	f7ff ffee 	bl	80026ac <HAL_GetTick>
 80026d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026dc:	d004      	beq.n	80026e8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80026de:	4b09      	ldr	r3, [pc, #36]	; (8002704 <HAL_Delay+0x40>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	68fa      	ldr	r2, [r7, #12]
 80026e4:	4413      	add	r3, r2
 80026e6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026e8:	bf00      	nop
 80026ea:	f7ff ffdf 	bl	80026ac <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d8f7      	bhi.n	80026ea <HAL_Delay+0x26>
  {
  }
}
 80026fa:	bf00      	nop
 80026fc:	bf00      	nop
 80026fe:	3710      	adds	r7, #16
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	20000008 	.word	0x20000008

08002708 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	431a      	orrs	r2, r3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	609a      	str	r2, [r3, #8]
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr

0800272e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800272e:	b480      	push	{r7}
 8002730:	b083      	sub	sp, #12
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
 8002736:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	609a      	str	r2, [r3, #8]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002764:	4618      	mov	r0, r3
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002770:	b480      	push	{r7}
 8002772:	b087      	sub	sp, #28
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
 800277c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	3360      	adds	r3, #96	; 0x60
 8002782:	461a      	mov	r2, r3
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	4413      	add	r3, r2
 800278a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	4b08      	ldr	r3, [pc, #32]	; (80027b4 <LL_ADC_SetOffset+0x44>)
 8002792:	4013      	ands	r3, r2
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800279a:	683a      	ldr	r2, [r7, #0]
 800279c:	430a      	orrs	r2, r1
 800279e:	4313      	orrs	r3, r2
 80027a0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80027a8:	bf00      	nop
 80027aa:	371c      	adds	r7, #28
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	03fff000 	.word	0x03fff000

080027b8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	3360      	adds	r3, #96	; 0x60
 80027c6:	461a      	mov	r2, r3
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	4413      	add	r3, r2
 80027ce:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3714      	adds	r7, #20
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b087      	sub	sp, #28
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	3360      	adds	r3, #96	; 0x60
 80027f4:	461a      	mov	r2, r3
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	4413      	add	r3, r2
 80027fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	431a      	orrs	r2, r3
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800280e:	bf00      	nop
 8002810:	371c      	adds	r7, #28
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr

0800281a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800281a:	b480      	push	{r7}
 800281c:	b087      	sub	sp, #28
 800281e:	af00      	add	r7, sp, #0
 8002820:	60f8      	str	r0, [r7, #12]
 8002822:	60b9      	str	r1, [r7, #8]
 8002824:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	3360      	adds	r3, #96	; 0x60
 800282a:	461a      	mov	r2, r3
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	4413      	add	r3, r2
 8002832:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	431a      	orrs	r2, r3
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002844:	bf00      	nop
 8002846:	371c      	adds	r7, #28
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002850:	b480      	push	{r7}
 8002852:	b087      	sub	sp, #28
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	3360      	adds	r3, #96	; 0x60
 8002860:	461a      	mov	r2, r3
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4413      	add	r3, r2
 8002868:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	431a      	orrs	r2, r3
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800287a:	bf00      	nop
 800287c:	371c      	adds	r7, #28
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr

08002886 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002886:	b480      	push	{r7}
 8002888:	b083      	sub	sp, #12
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
 800288e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	695b      	ldr	r3, [r3, #20]
 8002894:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	431a      	orrs	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	615a      	str	r2, [r3, #20]
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b087      	sub	sp, #28
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	3330      	adds	r3, #48	; 0x30
 80028bc:	461a      	mov	r2, r3
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	0a1b      	lsrs	r3, r3, #8
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	f003 030c 	and.w	r3, r3, #12
 80028c8:	4413      	add	r3, r2
 80028ca:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	f003 031f 	and.w	r3, r3, #31
 80028d6:	211f      	movs	r1, #31
 80028d8:	fa01 f303 	lsl.w	r3, r1, r3
 80028dc:	43db      	mvns	r3, r3
 80028de:	401a      	ands	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	0e9b      	lsrs	r3, r3, #26
 80028e4:	f003 011f 	and.w	r1, r3, #31
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	f003 031f 	and.w	r3, r3, #31
 80028ee:	fa01 f303 	lsl.w	r3, r1, r3
 80028f2:	431a      	orrs	r2, r3
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80028f8:	bf00      	nop
 80028fa:	371c      	adds	r7, #28
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002904:	b480      	push	{r7}
 8002906:	b087      	sub	sp, #28
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	3314      	adds	r3, #20
 8002914:	461a      	mov	r2, r3
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	0e5b      	lsrs	r3, r3, #25
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	f003 0304 	and.w	r3, r3, #4
 8002920:	4413      	add	r3, r2
 8002922:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	0d1b      	lsrs	r3, r3, #20
 800292c:	f003 031f 	and.w	r3, r3, #31
 8002930:	2107      	movs	r1, #7
 8002932:	fa01 f303 	lsl.w	r3, r1, r3
 8002936:	43db      	mvns	r3, r3
 8002938:	401a      	ands	r2, r3
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	0d1b      	lsrs	r3, r3, #20
 800293e:	f003 031f 	and.w	r3, r3, #31
 8002942:	6879      	ldr	r1, [r7, #4]
 8002944:	fa01 f303 	lsl.w	r3, r1, r3
 8002948:	431a      	orrs	r2, r3
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800294e:	bf00      	nop
 8002950:	371c      	adds	r7, #28
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
	...

0800295c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800295c:	b480      	push	{r7}
 800295e:	b085      	sub	sp, #20
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002974:	43db      	mvns	r3, r3
 8002976:	401a      	ands	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f003 0318 	and.w	r3, r3, #24
 800297e:	4908      	ldr	r1, [pc, #32]	; (80029a0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002980:	40d9      	lsrs	r1, r3
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	400b      	ands	r3, r1
 8002986:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800298a:	431a      	orrs	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002992:	bf00      	nop
 8002994:	3714      	adds	r7, #20
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	0007ffff 	.word	0x0007ffff

080029a4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80029b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	6093      	str	r3, [r2, #8]
}
 80029bc:	bf00      	nop
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80029d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029dc:	d101      	bne.n	80029e2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80029de:	2301      	movs	r3, #1
 80029e0:	e000      	b.n	80029e4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002a00:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a04:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a28:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002a2c:	d101      	bne.n	8002a32 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e000      	b.n	8002a34 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d101      	bne.n	8002a58 <LL_ADC_IsEnabled+0x18>
 8002a54:	2301      	movs	r3, #1
 8002a56:	e000      	b.n	8002a5a <LL_ADC_IsEnabled+0x1a>
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b083      	sub	sp, #12
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f003 0304 	and.w	r3, r3, #4
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	d101      	bne.n	8002a7e <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f003 0308 	and.w	r3, r3, #8
 8002a9c:	2b08      	cmp	r3, #8
 8002a9e:	d101      	bne.n	8002aa4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e000      	b.n	8002aa6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002aa4:	2300      	movs	r3, #0
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
	...

08002ab4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ab4:	b590      	push	{r4, r7, lr}
 8002ab6:	b089      	sub	sp, #36	; 0x24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002abc:	2300      	movs	r3, #0
 8002abe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e167      	b.n	8002d9e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d109      	bne.n	8002af0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f7ff fa5f 	bl	8001fa0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff ff67 	bl	80029c8 <LL_ADC_IsDeepPowerDownEnabled>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d004      	beq.n	8002b0a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff ff4d 	bl	80029a4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff ff82 	bl	8002a18 <LL_ADC_IsInternalRegulatorEnabled>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d115      	bne.n	8002b46 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7ff ff66 	bl	80029f0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b24:	4ba0      	ldr	r3, [pc, #640]	; (8002da8 <HAL_ADC_Init+0x2f4>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	099b      	lsrs	r3, r3, #6
 8002b2a:	4aa0      	ldr	r2, [pc, #640]	; (8002dac <HAL_ADC_Init+0x2f8>)
 8002b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b30:	099b      	lsrs	r3, r3, #6
 8002b32:	3301      	adds	r3, #1
 8002b34:	005b      	lsls	r3, r3, #1
 8002b36:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002b38:	e002      	b.n	8002b40 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1f9      	bne.n	8002b3a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff ff64 	bl	8002a18 <LL_ADC_IsInternalRegulatorEnabled>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d10d      	bne.n	8002b72 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b5a:	f043 0210 	orr.w	r2, r3, #16
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b66:	f043 0201 	orr.w	r2, r3, #1
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7ff ff75 	bl	8002a66 <LL_ADC_REG_IsConversionOngoing>
 8002b7c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b82:	f003 0310 	and.w	r3, r3, #16
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f040 8100 	bne.w	8002d8c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f040 80fc 	bne.w	8002d8c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b98:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002b9c:	f043 0202 	orr.w	r2, r3, #2
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7ff ff49 	bl	8002a40 <LL_ADC_IsEnabled>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d111      	bne.n	8002bd8 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002bb4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002bb8:	f7ff ff42 	bl	8002a40 <LL_ADC_IsEnabled>
 8002bbc:	4604      	mov	r4, r0
 8002bbe:	487c      	ldr	r0, [pc, #496]	; (8002db0 <HAL_ADC_Init+0x2fc>)
 8002bc0:	f7ff ff3e 	bl	8002a40 <LL_ADC_IsEnabled>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	4323      	orrs	r3, r4
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d105      	bne.n	8002bd8 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4878      	ldr	r0, [pc, #480]	; (8002db4 <HAL_ADC_Init+0x300>)
 8002bd4:	f7ff fd98 	bl	8002708 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	7f5b      	ldrb	r3, [r3, #29]
 8002bdc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002be2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002be8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002bee:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002bf6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d106      	bne.n	8002c14 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	045b      	lsls	r3, r3, #17
 8002c0e:	69ba      	ldr	r2, [r7, #24]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d009      	beq.n	8002c30 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c20:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c28:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c2a:	69ba      	ldr	r2, [r7, #24]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	68da      	ldr	r2, [r3, #12]
 8002c36:	4b60      	ldr	r3, [pc, #384]	; (8002db8 <HAL_ADC_Init+0x304>)
 8002c38:	4013      	ands	r3, r2
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	6812      	ldr	r2, [r2, #0]
 8002c3e:	69b9      	ldr	r1, [r7, #24]
 8002c40:	430b      	orrs	r3, r1
 8002c42:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	430a      	orrs	r2, r1
 8002c58:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff ff14 	bl	8002a8c <LL_ADC_INJ_IsConversionOngoing>
 8002c64:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d16d      	bne.n	8002d48 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d16a      	bne.n	8002d48 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c76:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002c7e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c80:	4313      	orrs	r3, r2
 8002c82:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c8e:	f023 0302 	bic.w	r3, r3, #2
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	6812      	ldr	r2, [r2, #0]
 8002c96:	69b9      	ldr	r1, [r7, #24]
 8002c98:	430b      	orrs	r3, r1
 8002c9a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	691b      	ldr	r3, [r3, #16]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d017      	beq.n	8002cd4 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	691a      	ldr	r2, [r3, #16]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002cb2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002cbc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002cc0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	6911      	ldr	r1, [r2, #16]
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6812      	ldr	r2, [r2, #0]
 8002ccc:	430b      	orrs	r3, r1
 8002cce:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002cd2:	e013      	b.n	8002cfc <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	691a      	ldr	r2, [r3, #16]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002ce2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	6812      	ldr	r2, [r2, #0]
 8002cf0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002cf4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002cf8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d118      	bne.n	8002d38 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002d10:	f023 0304 	bic.w	r3, r3, #4
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002d1c:	4311      	orrs	r1, r2
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002d22:	4311      	orrs	r1, r2
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	431a      	orrs	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f042 0201 	orr.w	r2, r2, #1
 8002d34:	611a      	str	r2, [r3, #16]
 8002d36:	e007      	b.n	8002d48 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	691a      	ldr	r2, [r3, #16]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f022 0201 	bic.w	r2, r2, #1
 8002d46:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	695b      	ldr	r3, [r3, #20]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d10c      	bne.n	8002d6a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d56:	f023 010f 	bic.w	r1, r3, #15
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
 8002d5e:	1e5a      	subs	r2, r3, #1
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	430a      	orrs	r2, r1
 8002d66:	631a      	str	r2, [r3, #48]	; 0x30
 8002d68:	e007      	b.n	8002d7a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f022 020f 	bic.w	r2, r2, #15
 8002d78:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d7e:	f023 0303 	bic.w	r3, r3, #3
 8002d82:	f043 0201 	orr.w	r2, r3, #1
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	65da      	str	r2, [r3, #92]	; 0x5c
 8002d8a:	e007      	b.n	8002d9c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d90:	f043 0210 	orr.w	r2, r3, #16
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d9c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3724      	adds	r7, #36	; 0x24
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd90      	pop	{r4, r7, pc}
 8002da6:	bf00      	nop
 8002da8:	20000000 	.word	0x20000000
 8002dac:	053e2d63 	.word	0x053e2d63
 8002db0:	50000100 	.word	0x50000100
 8002db4:	50000300 	.word	0x50000300
 8002db8:	fff04007 	.word	0xfff04007

08002dbc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b0b6      	sub	sp, #216	; 0xd8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d101      	bne.n	8002dde <HAL_ADC_ConfigChannel+0x22>
 8002dda:	2302      	movs	r3, #2
 8002ddc:	e3c8      	b.n	8003570 <HAL_ADC_ConfigChannel+0x7b4>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7ff fe3b 	bl	8002a66 <LL_ADC_REG_IsConversionOngoing>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f040 83ad 	bne.w	8003552 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6818      	ldr	r0, [r3, #0]
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	6859      	ldr	r1, [r3, #4]
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	461a      	mov	r2, r3
 8002e06:	f7ff fd51 	bl	80028ac <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7ff fe29 	bl	8002a66 <LL_ADC_REG_IsConversionOngoing>
 8002e14:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7ff fe35 	bl	8002a8c <LL_ADC_INJ_IsConversionOngoing>
 8002e22:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e26:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	f040 81d9 	bne.w	80031e2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e30:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f040 81d4 	bne.w	80031e2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002e42:	d10f      	bne.n	8002e64 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6818      	ldr	r0, [r3, #0]
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	4619      	mov	r1, r3
 8002e50:	f7ff fd58 	bl	8002904 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7ff fd12 	bl	8002886 <LL_ADC_SetSamplingTimeCommonConfig>
 8002e62:	e00e      	b.n	8002e82 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6818      	ldr	r0, [r3, #0]
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	6819      	ldr	r1, [r3, #0]
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	461a      	mov	r2, r3
 8002e72:	f7ff fd47 	bl	8002904 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff fd02 	bl	8002886 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	695a      	ldr	r2, [r3, #20]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	08db      	lsrs	r3, r3, #3
 8002e8e:	f003 0303 	and.w	r3, r3, #3
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	691b      	ldr	r3, [r3, #16]
 8002ea0:	2b04      	cmp	r3, #4
 8002ea2:	d022      	beq.n	8002eea <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6818      	ldr	r0, [r3, #0]
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	6919      	ldr	r1, [r3, #16]
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002eb4:	f7ff fc5c 	bl	8002770 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6818      	ldr	r0, [r3, #0]
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	6919      	ldr	r1, [r3, #16]
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	f7ff fca8 	bl	800281a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6818      	ldr	r0, [r3, #0]
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d102      	bne.n	8002ee0 <HAL_ADC_ConfigChannel+0x124>
 8002eda:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ede:	e000      	b.n	8002ee2 <HAL_ADC_ConfigChannel+0x126>
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	f7ff fcb4 	bl	8002850 <LL_ADC_SetOffsetSaturation>
 8002ee8:	e17b      	b.n	80031e2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2100      	movs	r1, #0
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff fc61 	bl	80027b8 <LL_ADC_GetOffsetChannel>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d10a      	bne.n	8002f16 <HAL_ADC_ConfigChannel+0x15a>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2100      	movs	r1, #0
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7ff fc56 	bl	80027b8 <LL_ADC_GetOffsetChannel>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	0e9b      	lsrs	r3, r3, #26
 8002f10:	f003 021f 	and.w	r2, r3, #31
 8002f14:	e01e      	b.n	8002f54 <HAL_ADC_ConfigChannel+0x198>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff fc4b 	bl	80027b8 <LL_ADC_GetOffsetChannel>
 8002f22:	4603      	mov	r3, r0
 8002f24:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f28:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002f2c:	fa93 f3a3 	rbit	r3, r3
 8002f30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002f34:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002f38:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002f3c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002f44:	2320      	movs	r3, #32
 8002f46:	e004      	b.n	8002f52 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002f48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002f4c:	fab3 f383 	clz	r3, r3
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d105      	bne.n	8002f6c <HAL_ADC_ConfigChannel+0x1b0>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	0e9b      	lsrs	r3, r3, #26
 8002f66:	f003 031f 	and.w	r3, r3, #31
 8002f6a:	e018      	b.n	8002f9e <HAL_ADC_ConfigChannel+0x1e2>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f74:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002f78:	fa93 f3a3 	rbit	r3, r3
 8002f7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002f80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002f88:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002f90:	2320      	movs	r3, #32
 8002f92:	e004      	b.n	8002f9e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002f94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002f98:	fab3 f383 	clz	r3, r3
 8002f9c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d106      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	2100      	movs	r1, #0
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff fc1a 	bl	80027e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2101      	movs	r1, #1
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7ff fbfe 	bl	80027b8 <LL_ADC_GetOffsetChannel>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d10a      	bne.n	8002fdc <HAL_ADC_ConfigChannel+0x220>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2101      	movs	r1, #1
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7ff fbf3 	bl	80027b8 <LL_ADC_GetOffsetChannel>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	0e9b      	lsrs	r3, r3, #26
 8002fd6:	f003 021f 	and.w	r2, r3, #31
 8002fda:	e01e      	b.n	800301a <HAL_ADC_ConfigChannel+0x25e>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2101      	movs	r1, #1
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7ff fbe8 	bl	80027b8 <LL_ADC_GetOffsetChannel>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002ff2:	fa93 f3a3 	rbit	r3, r3
 8002ff6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002ffa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002ffe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003002:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800300a:	2320      	movs	r3, #32
 800300c:	e004      	b.n	8003018 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800300e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003012:	fab3 f383 	clz	r3, r3
 8003016:	b2db      	uxtb	r3, r3
 8003018:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003022:	2b00      	cmp	r3, #0
 8003024:	d105      	bne.n	8003032 <HAL_ADC_ConfigChannel+0x276>
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	0e9b      	lsrs	r3, r3, #26
 800302c:	f003 031f 	and.w	r3, r3, #31
 8003030:	e018      	b.n	8003064 <HAL_ADC_ConfigChannel+0x2a8>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800303e:	fa93 f3a3 	rbit	r3, r3
 8003042:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003046:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800304a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800304e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003056:	2320      	movs	r3, #32
 8003058:	e004      	b.n	8003064 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800305a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800305e:	fab3 f383 	clz	r3, r3
 8003062:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003064:	429a      	cmp	r2, r3
 8003066:	d106      	bne.n	8003076 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2200      	movs	r2, #0
 800306e:	2101      	movs	r1, #1
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff fbb7 	bl	80027e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2102      	movs	r1, #2
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff fb9b 	bl	80027b8 <LL_ADC_GetOffsetChannel>
 8003082:	4603      	mov	r3, r0
 8003084:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003088:	2b00      	cmp	r3, #0
 800308a:	d10a      	bne.n	80030a2 <HAL_ADC_ConfigChannel+0x2e6>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2102      	movs	r1, #2
 8003092:	4618      	mov	r0, r3
 8003094:	f7ff fb90 	bl	80027b8 <LL_ADC_GetOffsetChannel>
 8003098:	4603      	mov	r3, r0
 800309a:	0e9b      	lsrs	r3, r3, #26
 800309c:	f003 021f 	and.w	r2, r3, #31
 80030a0:	e01e      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x324>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2102      	movs	r1, #2
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7ff fb85 	bl	80027b8 <LL_ADC_GetOffsetChannel>
 80030ae:	4603      	mov	r3, r0
 80030b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80030b8:	fa93 f3a3 	rbit	r3, r3
 80030bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80030c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80030c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80030c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d101      	bne.n	80030d4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80030d0:	2320      	movs	r3, #32
 80030d2:	e004      	b.n	80030de <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80030d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80030d8:	fab3 f383 	clz	r3, r3
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d105      	bne.n	80030f8 <HAL_ADC_ConfigChannel+0x33c>
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	0e9b      	lsrs	r3, r3, #26
 80030f2:	f003 031f 	and.w	r3, r3, #31
 80030f6:	e016      	b.n	8003126 <HAL_ADC_ConfigChannel+0x36a>
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003100:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003104:	fa93 f3a3 	rbit	r3, r3
 8003108:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800310a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800310c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003110:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003114:	2b00      	cmp	r3, #0
 8003116:	d101      	bne.n	800311c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003118:	2320      	movs	r3, #32
 800311a:	e004      	b.n	8003126 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800311c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003120:	fab3 f383 	clz	r3, r3
 8003124:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003126:	429a      	cmp	r2, r3
 8003128:	d106      	bne.n	8003138 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2200      	movs	r2, #0
 8003130:	2102      	movs	r1, #2
 8003132:	4618      	mov	r0, r3
 8003134:	f7ff fb56 	bl	80027e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2103      	movs	r1, #3
 800313e:	4618      	mov	r0, r3
 8003140:	f7ff fb3a 	bl	80027b8 <LL_ADC_GetOffsetChannel>
 8003144:	4603      	mov	r3, r0
 8003146:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10a      	bne.n	8003164 <HAL_ADC_ConfigChannel+0x3a8>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2103      	movs	r1, #3
 8003154:	4618      	mov	r0, r3
 8003156:	f7ff fb2f 	bl	80027b8 <LL_ADC_GetOffsetChannel>
 800315a:	4603      	mov	r3, r0
 800315c:	0e9b      	lsrs	r3, r3, #26
 800315e:	f003 021f 	and.w	r2, r3, #31
 8003162:	e017      	b.n	8003194 <HAL_ADC_ConfigChannel+0x3d8>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2103      	movs	r1, #3
 800316a:	4618      	mov	r0, r3
 800316c:	f7ff fb24 	bl	80027b8 <LL_ADC_GetOffsetChannel>
 8003170:	4603      	mov	r3, r0
 8003172:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003174:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003176:	fa93 f3a3 	rbit	r3, r3
 800317a:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800317c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800317e:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003180:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003186:	2320      	movs	r3, #32
 8003188:	e003      	b.n	8003192 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800318a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800318c:	fab3 f383 	clz	r3, r3
 8003190:	b2db      	uxtb	r3, r3
 8003192:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800319c:	2b00      	cmp	r3, #0
 800319e:	d105      	bne.n	80031ac <HAL_ADC_ConfigChannel+0x3f0>
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	0e9b      	lsrs	r3, r3, #26
 80031a6:	f003 031f 	and.w	r3, r3, #31
 80031aa:	e011      	b.n	80031d0 <HAL_ADC_ConfigChannel+0x414>
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80031b4:	fa93 f3a3 	rbit	r3, r3
 80031b8:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80031ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80031bc:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80031be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80031c4:	2320      	movs	r3, #32
 80031c6:	e003      	b.n	80031d0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80031c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031ca:	fab3 f383 	clz	r3, r3
 80031ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d106      	bne.n	80031e2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2200      	movs	r2, #0
 80031da:	2103      	movs	r1, #3
 80031dc:	4618      	mov	r0, r3
 80031de:	f7ff fb01 	bl	80027e4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7ff fc2a 	bl	8002a40 <LL_ADC_IsEnabled>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	f040 8140 	bne.w	8003474 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6818      	ldr	r0, [r3, #0]
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	6819      	ldr	r1, [r3, #0]
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	461a      	mov	r2, r3
 8003202:	f7ff fbab 	bl	800295c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	4a8f      	ldr	r2, [pc, #572]	; (8003448 <HAL_ADC_ConfigChannel+0x68c>)
 800320c:	4293      	cmp	r3, r2
 800320e:	f040 8131 	bne.w	8003474 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800321e:	2b00      	cmp	r3, #0
 8003220:	d10b      	bne.n	800323a <HAL_ADC_ConfigChannel+0x47e>
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	0e9b      	lsrs	r3, r3, #26
 8003228:	3301      	adds	r3, #1
 800322a:	f003 031f 	and.w	r3, r3, #31
 800322e:	2b09      	cmp	r3, #9
 8003230:	bf94      	ite	ls
 8003232:	2301      	movls	r3, #1
 8003234:	2300      	movhi	r3, #0
 8003236:	b2db      	uxtb	r3, r3
 8003238:	e019      	b.n	800326e <HAL_ADC_ConfigChannel+0x4b2>
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003240:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003242:	fa93 f3a3 	rbit	r3, r3
 8003246:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003248:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800324a:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800324c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800324e:	2b00      	cmp	r3, #0
 8003250:	d101      	bne.n	8003256 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003252:	2320      	movs	r3, #32
 8003254:	e003      	b.n	800325e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003256:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003258:	fab3 f383 	clz	r3, r3
 800325c:	b2db      	uxtb	r3, r3
 800325e:	3301      	adds	r3, #1
 8003260:	f003 031f 	and.w	r3, r3, #31
 8003264:	2b09      	cmp	r3, #9
 8003266:	bf94      	ite	ls
 8003268:	2301      	movls	r3, #1
 800326a:	2300      	movhi	r3, #0
 800326c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800326e:	2b00      	cmp	r3, #0
 8003270:	d079      	beq.n	8003366 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800327a:	2b00      	cmp	r3, #0
 800327c:	d107      	bne.n	800328e <HAL_ADC_ConfigChannel+0x4d2>
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	0e9b      	lsrs	r3, r3, #26
 8003284:	3301      	adds	r3, #1
 8003286:	069b      	lsls	r3, r3, #26
 8003288:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800328c:	e015      	b.n	80032ba <HAL_ADC_ConfigChannel+0x4fe>
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003294:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003296:	fa93 f3a3 	rbit	r3, r3
 800329a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800329c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800329e:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80032a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80032a6:	2320      	movs	r3, #32
 80032a8:	e003      	b.n	80032b2 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80032aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80032ac:	fab3 f383 	clz	r3, r3
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	3301      	adds	r3, #1
 80032b4:	069b      	lsls	r3, r3, #26
 80032b6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d109      	bne.n	80032da <HAL_ADC_ConfigChannel+0x51e>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	0e9b      	lsrs	r3, r3, #26
 80032cc:	3301      	adds	r3, #1
 80032ce:	f003 031f 	and.w	r3, r3, #31
 80032d2:	2101      	movs	r1, #1
 80032d4:	fa01 f303 	lsl.w	r3, r1, r3
 80032d8:	e017      	b.n	800330a <HAL_ADC_ConfigChannel+0x54e>
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032e2:	fa93 f3a3 	rbit	r3, r3
 80032e6:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80032e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032ea:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80032ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80032f2:	2320      	movs	r3, #32
 80032f4:	e003      	b.n	80032fe <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80032f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032f8:	fab3 f383 	clz	r3, r3
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	3301      	adds	r3, #1
 8003300:	f003 031f 	and.w	r3, r3, #31
 8003304:	2101      	movs	r1, #1
 8003306:	fa01 f303 	lsl.w	r3, r1, r3
 800330a:	ea42 0103 	orr.w	r1, r2, r3
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003316:	2b00      	cmp	r3, #0
 8003318:	d10a      	bne.n	8003330 <HAL_ADC_ConfigChannel+0x574>
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	0e9b      	lsrs	r3, r3, #26
 8003320:	3301      	adds	r3, #1
 8003322:	f003 021f 	and.w	r2, r3, #31
 8003326:	4613      	mov	r3, r2
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	4413      	add	r3, r2
 800332c:	051b      	lsls	r3, r3, #20
 800332e:	e018      	b.n	8003362 <HAL_ADC_ConfigChannel+0x5a6>
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003338:	fa93 f3a3 	rbit	r3, r3
 800333c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800333e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003340:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003342:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003344:	2b00      	cmp	r3, #0
 8003346:	d101      	bne.n	800334c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003348:	2320      	movs	r3, #32
 800334a:	e003      	b.n	8003354 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 800334c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800334e:	fab3 f383 	clz	r3, r3
 8003352:	b2db      	uxtb	r3, r3
 8003354:	3301      	adds	r3, #1
 8003356:	f003 021f 	and.w	r2, r3, #31
 800335a:	4613      	mov	r3, r2
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	4413      	add	r3, r2
 8003360:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003362:	430b      	orrs	r3, r1
 8003364:	e081      	b.n	800346a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800336e:	2b00      	cmp	r3, #0
 8003370:	d107      	bne.n	8003382 <HAL_ADC_ConfigChannel+0x5c6>
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	0e9b      	lsrs	r3, r3, #26
 8003378:	3301      	adds	r3, #1
 800337a:	069b      	lsls	r3, r3, #26
 800337c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003380:	e015      	b.n	80033ae <HAL_ADC_ConfigChannel+0x5f2>
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800338a:	fa93 f3a3 	rbit	r3, r3
 800338e:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003392:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800339a:	2320      	movs	r3, #32
 800339c:	e003      	b.n	80033a6 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800339e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033a0:	fab3 f383 	clz	r3, r3
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	3301      	adds	r3, #1
 80033a8:	069b      	lsls	r3, r3, #26
 80033aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d109      	bne.n	80033ce <HAL_ADC_ConfigChannel+0x612>
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	0e9b      	lsrs	r3, r3, #26
 80033c0:	3301      	adds	r3, #1
 80033c2:	f003 031f 	and.w	r3, r3, #31
 80033c6:	2101      	movs	r1, #1
 80033c8:	fa01 f303 	lsl.w	r3, r1, r3
 80033cc:	e017      	b.n	80033fe <HAL_ADC_ConfigChannel+0x642>
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d4:	6a3b      	ldr	r3, [r7, #32]
 80033d6:	fa93 f3a3 	rbit	r3, r3
 80033da:	61fb      	str	r3, [r7, #28]
  return result;
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80033e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80033e6:	2320      	movs	r3, #32
 80033e8:	e003      	b.n	80033f2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80033ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ec:	fab3 f383 	clz	r3, r3
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	3301      	adds	r3, #1
 80033f4:	f003 031f 	and.w	r3, r3, #31
 80033f8:	2101      	movs	r1, #1
 80033fa:	fa01 f303 	lsl.w	r3, r1, r3
 80033fe:	ea42 0103 	orr.w	r1, r2, r3
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10d      	bne.n	800342a <HAL_ADC_ConfigChannel+0x66e>
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	0e9b      	lsrs	r3, r3, #26
 8003414:	3301      	adds	r3, #1
 8003416:	f003 021f 	and.w	r2, r3, #31
 800341a:	4613      	mov	r3, r2
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	4413      	add	r3, r2
 8003420:	3b1e      	subs	r3, #30
 8003422:	051b      	lsls	r3, r3, #20
 8003424:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003428:	e01e      	b.n	8003468 <HAL_ADC_ConfigChannel+0x6ac>
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	fa93 f3a3 	rbit	r3, r3
 8003436:	613b      	str	r3, [r7, #16]
  return result;
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d104      	bne.n	800344c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003442:	2320      	movs	r3, #32
 8003444:	e006      	b.n	8003454 <HAL_ADC_ConfigChannel+0x698>
 8003446:	bf00      	nop
 8003448:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	fab3 f383 	clz	r3, r3
 8003452:	b2db      	uxtb	r3, r3
 8003454:	3301      	adds	r3, #1
 8003456:	f003 021f 	and.w	r2, r3, #31
 800345a:	4613      	mov	r3, r2
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	4413      	add	r3, r2
 8003460:	3b1e      	subs	r3, #30
 8003462:	051b      	lsls	r3, r3, #20
 8003464:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003468:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800346e:	4619      	mov	r1, r3
 8003470:	f7ff fa48 	bl	8002904 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	4b3f      	ldr	r3, [pc, #252]	; (8003578 <HAL_ADC_ConfigChannel+0x7bc>)
 800347a:	4013      	ands	r3, r2
 800347c:	2b00      	cmp	r3, #0
 800347e:	d071      	beq.n	8003564 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003480:	483e      	ldr	r0, [pc, #248]	; (800357c <HAL_ADC_ConfigChannel+0x7c0>)
 8003482:	f7ff f967 	bl	8002754 <LL_ADC_GetCommonPathInternalCh>
 8003486:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a3c      	ldr	r2, [pc, #240]	; (8003580 <HAL_ADC_ConfigChannel+0x7c4>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d004      	beq.n	800349e <HAL_ADC_ConfigChannel+0x6e2>
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a3a      	ldr	r2, [pc, #232]	; (8003584 <HAL_ADC_ConfigChannel+0x7c8>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d127      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800349e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80034a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d121      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034b2:	d157      	bne.n	8003564 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80034b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80034bc:	4619      	mov	r1, r3
 80034be:	482f      	ldr	r0, [pc, #188]	; (800357c <HAL_ADC_ConfigChannel+0x7c0>)
 80034c0:	f7ff f935 	bl	800272e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034c4:	4b30      	ldr	r3, [pc, #192]	; (8003588 <HAL_ADC_ConfigChannel+0x7cc>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	099b      	lsrs	r3, r3, #6
 80034ca:	4a30      	ldr	r2, [pc, #192]	; (800358c <HAL_ADC_ConfigChannel+0x7d0>)
 80034cc:	fba2 2303 	umull	r2, r3, r2, r3
 80034d0:	099b      	lsrs	r3, r3, #6
 80034d2:	1c5a      	adds	r2, r3, #1
 80034d4:	4613      	mov	r3, r2
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	4413      	add	r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034de:	e002      	b.n	80034e6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	3b01      	subs	r3, #1
 80034e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1f9      	bne.n	80034e0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034ec:	e03a      	b.n	8003564 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a27      	ldr	r2, [pc, #156]	; (8003590 <HAL_ADC_ConfigChannel+0x7d4>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d113      	bne.n	8003520 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80034f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80034fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d10d      	bne.n	8003520 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a22      	ldr	r2, [pc, #136]	; (8003594 <HAL_ADC_ConfigChannel+0x7d8>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d02a      	beq.n	8003564 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800350e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003512:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003516:	4619      	mov	r1, r3
 8003518:	4818      	ldr	r0, [pc, #96]	; (800357c <HAL_ADC_ConfigChannel+0x7c0>)
 800351a:	f7ff f908 	bl	800272e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800351e:	e021      	b.n	8003564 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a1c      	ldr	r2, [pc, #112]	; (8003598 <HAL_ADC_ConfigChannel+0x7dc>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d11c      	bne.n	8003564 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800352a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800352e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d116      	bne.n	8003564 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a16      	ldr	r2, [pc, #88]	; (8003594 <HAL_ADC_ConfigChannel+0x7d8>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d011      	beq.n	8003564 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003540:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003544:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003548:	4619      	mov	r1, r3
 800354a:	480c      	ldr	r0, [pc, #48]	; (800357c <HAL_ADC_ConfigChannel+0x7c0>)
 800354c:	f7ff f8ef 	bl	800272e <LL_ADC_SetCommonPathInternalCh>
 8003550:	e008      	b.n	8003564 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003556:	f043 0220 	orr.w	r2, r3, #32
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800356c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003570:	4618      	mov	r0, r3
 8003572:	37d8      	adds	r7, #216	; 0xd8
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	80080000 	.word	0x80080000
 800357c:	50000300 	.word	0x50000300
 8003580:	c3210000 	.word	0xc3210000
 8003584:	90c00010 	.word	0x90c00010
 8003588:	20000000 	.word	0x20000000
 800358c:	053e2d63 	.word	0x053e2d63
 8003590:	c7520000 	.word	0xc7520000
 8003594:	50000100 	.word	0x50000100
 8003598:	cb840000 	.word	0xcb840000

0800359c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f003 0307 	and.w	r3, r3, #7
 80035aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035ac:	4b0c      	ldr	r3, [pc, #48]	; (80035e0 <__NVIC_SetPriorityGrouping+0x44>)
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035b2:	68ba      	ldr	r2, [r7, #8]
 80035b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035b8:	4013      	ands	r3, r2
 80035ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035ce:	4a04      	ldr	r2, [pc, #16]	; (80035e0 <__NVIC_SetPriorityGrouping+0x44>)
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	60d3      	str	r3, [r2, #12]
}
 80035d4:	bf00      	nop
 80035d6:	3714      	adds	r7, #20
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr
 80035e0:	e000ed00 	.word	0xe000ed00

080035e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035e8:	4b04      	ldr	r3, [pc, #16]	; (80035fc <__NVIC_GetPriorityGrouping+0x18>)
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	0a1b      	lsrs	r3, r3, #8
 80035ee:	f003 0307 	and.w	r3, r3, #7
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr
 80035fc:	e000ed00 	.word	0xe000ed00

08003600 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	4603      	mov	r3, r0
 8003608:	6039      	str	r1, [r7, #0]
 800360a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800360c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003610:	2b00      	cmp	r3, #0
 8003612:	db0a      	blt.n	800362a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	b2da      	uxtb	r2, r3
 8003618:	490c      	ldr	r1, [pc, #48]	; (800364c <__NVIC_SetPriority+0x4c>)
 800361a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800361e:	0112      	lsls	r2, r2, #4
 8003620:	b2d2      	uxtb	r2, r2
 8003622:	440b      	add	r3, r1
 8003624:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003628:	e00a      	b.n	8003640 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	b2da      	uxtb	r2, r3
 800362e:	4908      	ldr	r1, [pc, #32]	; (8003650 <__NVIC_SetPriority+0x50>)
 8003630:	79fb      	ldrb	r3, [r7, #7]
 8003632:	f003 030f 	and.w	r3, r3, #15
 8003636:	3b04      	subs	r3, #4
 8003638:	0112      	lsls	r2, r2, #4
 800363a:	b2d2      	uxtb	r2, r2
 800363c:	440b      	add	r3, r1
 800363e:	761a      	strb	r2, [r3, #24]
}
 8003640:	bf00      	nop
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr
 800364c:	e000e100 	.word	0xe000e100
 8003650:	e000ed00 	.word	0xe000ed00

08003654 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003654:	b480      	push	{r7}
 8003656:	b089      	sub	sp, #36	; 0x24
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f003 0307 	and.w	r3, r3, #7
 8003666:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	f1c3 0307 	rsb	r3, r3, #7
 800366e:	2b04      	cmp	r3, #4
 8003670:	bf28      	it	cs
 8003672:	2304      	movcs	r3, #4
 8003674:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	3304      	adds	r3, #4
 800367a:	2b06      	cmp	r3, #6
 800367c:	d902      	bls.n	8003684 <NVIC_EncodePriority+0x30>
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	3b03      	subs	r3, #3
 8003682:	e000      	b.n	8003686 <NVIC_EncodePriority+0x32>
 8003684:	2300      	movs	r3, #0
 8003686:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003688:	f04f 32ff 	mov.w	r2, #4294967295
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	fa02 f303 	lsl.w	r3, r2, r3
 8003692:	43da      	mvns	r2, r3
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	401a      	ands	r2, r3
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800369c:	f04f 31ff 	mov.w	r1, #4294967295
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	fa01 f303 	lsl.w	r3, r1, r3
 80036a6:	43d9      	mvns	r1, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036ac:	4313      	orrs	r3, r2
         );
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3724      	adds	r7, #36	; 0x24
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
	...

080036bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	3b01      	subs	r3, #1
 80036c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036cc:	d301      	bcc.n	80036d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036ce:	2301      	movs	r3, #1
 80036d0:	e00f      	b.n	80036f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036d2:	4a0a      	ldr	r2, [pc, #40]	; (80036fc <SysTick_Config+0x40>)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	3b01      	subs	r3, #1
 80036d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036da:	210f      	movs	r1, #15
 80036dc:	f04f 30ff 	mov.w	r0, #4294967295
 80036e0:	f7ff ff8e 	bl	8003600 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036e4:	4b05      	ldr	r3, [pc, #20]	; (80036fc <SysTick_Config+0x40>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036ea:	4b04      	ldr	r3, [pc, #16]	; (80036fc <SysTick_Config+0x40>)
 80036ec:	2207      	movs	r2, #7
 80036ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3708      	adds	r7, #8
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	e000e010 	.word	0xe000e010

08003700 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f7ff ff47 	bl	800359c <__NVIC_SetPriorityGrouping>
}
 800370e:	bf00      	nop
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}

08003716 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003716:	b580      	push	{r7, lr}
 8003718:	b086      	sub	sp, #24
 800371a:	af00      	add	r7, sp, #0
 800371c:	4603      	mov	r3, r0
 800371e:	60b9      	str	r1, [r7, #8]
 8003720:	607a      	str	r2, [r7, #4]
 8003722:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003724:	f7ff ff5e 	bl	80035e4 <__NVIC_GetPriorityGrouping>
 8003728:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	68b9      	ldr	r1, [r7, #8]
 800372e:	6978      	ldr	r0, [r7, #20]
 8003730:	f7ff ff90 	bl	8003654 <NVIC_EncodePriority>
 8003734:	4602      	mov	r2, r0
 8003736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800373a:	4611      	mov	r1, r2
 800373c:	4618      	mov	r0, r3
 800373e:	f7ff ff5f 	bl	8003600 <__NVIC_SetPriority>
}
 8003742:	bf00      	nop
 8003744:	3718      	adds	r7, #24
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}

0800374a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800374a:	b580      	push	{r7, lr}
 800374c:	b082      	sub	sp, #8
 800374e:	af00      	add	r7, sp, #0
 8003750:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f7ff ffb2 	bl	80036bc <SysTick_Config>
 8003758:	4603      	mov	r3, r0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3708      	adds	r7, #8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
	...

08003764 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003764:	b480      	push	{r7}
 8003766:	b087      	sub	sp, #28
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800376e:	2300      	movs	r3, #0
 8003770:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003772:	e15a      	b.n	8003a2a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	2101      	movs	r1, #1
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	fa01 f303 	lsl.w	r3, r1, r3
 8003780:	4013      	ands	r3, r2
 8003782:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2b00      	cmp	r3, #0
 8003788:	f000 814c 	beq.w	8003a24 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f003 0303 	and.w	r3, r3, #3
 8003794:	2b01      	cmp	r3, #1
 8003796:	d005      	beq.n	80037a4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d130      	bne.n	8003806 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	005b      	lsls	r3, r3, #1
 80037ae:	2203      	movs	r2, #3
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	43db      	mvns	r3, r3
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	4013      	ands	r3, r2
 80037ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	68da      	ldr	r2, [r3, #12]
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	693a      	ldr	r2, [r7, #16]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80037da:	2201      	movs	r2, #1
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	fa02 f303 	lsl.w	r3, r2, r3
 80037e2:	43db      	mvns	r3, r3
 80037e4:	693a      	ldr	r2, [r7, #16]
 80037e6:	4013      	ands	r3, r2
 80037e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	091b      	lsrs	r3, r3, #4
 80037f0:	f003 0201 	and.w	r2, r3, #1
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	693a      	ldr	r2, [r7, #16]
 8003804:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f003 0303 	and.w	r3, r3, #3
 800380e:	2b03      	cmp	r3, #3
 8003810:	d017      	beq.n	8003842 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	005b      	lsls	r3, r3, #1
 800381c:	2203      	movs	r2, #3
 800381e:	fa02 f303 	lsl.w	r3, r2, r3
 8003822:	43db      	mvns	r3, r3
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	4013      	ands	r3, r2
 8003828:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	689a      	ldr	r2, [r3, #8]
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	693a      	ldr	r2, [r7, #16]
 8003838:	4313      	orrs	r3, r2
 800383a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	693a      	ldr	r2, [r7, #16]
 8003840:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f003 0303 	and.w	r3, r3, #3
 800384a:	2b02      	cmp	r3, #2
 800384c:	d123      	bne.n	8003896 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	08da      	lsrs	r2, r3, #3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	3208      	adds	r2, #8
 8003856:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800385a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	f003 0307 	and.w	r3, r3, #7
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	220f      	movs	r2, #15
 8003866:	fa02 f303 	lsl.w	r3, r2, r3
 800386a:	43db      	mvns	r3, r3
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	4013      	ands	r3, r2
 8003870:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	691a      	ldr	r2, [r3, #16]
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f003 0307 	and.w	r3, r3, #7
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	693a      	ldr	r2, [r7, #16]
 8003884:	4313      	orrs	r3, r2
 8003886:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	08da      	lsrs	r2, r3, #3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	3208      	adds	r2, #8
 8003890:	6939      	ldr	r1, [r7, #16]
 8003892:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	005b      	lsls	r3, r3, #1
 80038a0:	2203      	movs	r2, #3
 80038a2:	fa02 f303 	lsl.w	r3, r2, r3
 80038a6:	43db      	mvns	r3, r3
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	4013      	ands	r3, r2
 80038ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f003 0203 	and.w	r2, r3, #3
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
 80038be:	693a      	ldr	r2, [r7, #16]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	693a      	ldr	r2, [r7, #16]
 80038c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 80a6 	beq.w	8003a24 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038d8:	4b5b      	ldr	r3, [pc, #364]	; (8003a48 <HAL_GPIO_Init+0x2e4>)
 80038da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038dc:	4a5a      	ldr	r2, [pc, #360]	; (8003a48 <HAL_GPIO_Init+0x2e4>)
 80038de:	f043 0301 	orr.w	r3, r3, #1
 80038e2:	6613      	str	r3, [r2, #96]	; 0x60
 80038e4:	4b58      	ldr	r3, [pc, #352]	; (8003a48 <HAL_GPIO_Init+0x2e4>)
 80038e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038e8:	f003 0301 	and.w	r3, r3, #1
 80038ec:	60bb      	str	r3, [r7, #8]
 80038ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038f0:	4a56      	ldr	r2, [pc, #344]	; (8003a4c <HAL_GPIO_Init+0x2e8>)
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	089b      	lsrs	r3, r3, #2
 80038f6:	3302      	adds	r3, #2
 80038f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	f003 0303 	and.w	r3, r3, #3
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	220f      	movs	r2, #15
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	43db      	mvns	r3, r3
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	4013      	ands	r3, r2
 8003912:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800391a:	d01f      	beq.n	800395c <HAL_GPIO_Init+0x1f8>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4a4c      	ldr	r2, [pc, #304]	; (8003a50 <HAL_GPIO_Init+0x2ec>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d019      	beq.n	8003958 <HAL_GPIO_Init+0x1f4>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a4b      	ldr	r2, [pc, #300]	; (8003a54 <HAL_GPIO_Init+0x2f0>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d013      	beq.n	8003954 <HAL_GPIO_Init+0x1f0>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a4a      	ldr	r2, [pc, #296]	; (8003a58 <HAL_GPIO_Init+0x2f4>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d00d      	beq.n	8003950 <HAL_GPIO_Init+0x1ec>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a49      	ldr	r2, [pc, #292]	; (8003a5c <HAL_GPIO_Init+0x2f8>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d007      	beq.n	800394c <HAL_GPIO_Init+0x1e8>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a48      	ldr	r2, [pc, #288]	; (8003a60 <HAL_GPIO_Init+0x2fc>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d101      	bne.n	8003948 <HAL_GPIO_Init+0x1e4>
 8003944:	2305      	movs	r3, #5
 8003946:	e00a      	b.n	800395e <HAL_GPIO_Init+0x1fa>
 8003948:	2306      	movs	r3, #6
 800394a:	e008      	b.n	800395e <HAL_GPIO_Init+0x1fa>
 800394c:	2304      	movs	r3, #4
 800394e:	e006      	b.n	800395e <HAL_GPIO_Init+0x1fa>
 8003950:	2303      	movs	r3, #3
 8003952:	e004      	b.n	800395e <HAL_GPIO_Init+0x1fa>
 8003954:	2302      	movs	r3, #2
 8003956:	e002      	b.n	800395e <HAL_GPIO_Init+0x1fa>
 8003958:	2301      	movs	r3, #1
 800395a:	e000      	b.n	800395e <HAL_GPIO_Init+0x1fa>
 800395c:	2300      	movs	r3, #0
 800395e:	697a      	ldr	r2, [r7, #20]
 8003960:	f002 0203 	and.w	r2, r2, #3
 8003964:	0092      	lsls	r2, r2, #2
 8003966:	4093      	lsls	r3, r2
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	4313      	orrs	r3, r2
 800396c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800396e:	4937      	ldr	r1, [pc, #220]	; (8003a4c <HAL_GPIO_Init+0x2e8>)
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	089b      	lsrs	r3, r3, #2
 8003974:	3302      	adds	r3, #2
 8003976:	693a      	ldr	r2, [r7, #16]
 8003978:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800397c:	4b39      	ldr	r3, [pc, #228]	; (8003a64 <HAL_GPIO_Init+0x300>)
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	43db      	mvns	r3, r3
 8003986:	693a      	ldr	r2, [r7, #16]
 8003988:	4013      	ands	r3, r2
 800398a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d003      	beq.n	80039a0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003998:	693a      	ldr	r2, [r7, #16]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	4313      	orrs	r3, r2
 800399e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80039a0:	4a30      	ldr	r2, [pc, #192]	; (8003a64 <HAL_GPIO_Init+0x300>)
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80039a6:	4b2f      	ldr	r3, [pc, #188]	; (8003a64 <HAL_GPIO_Init+0x300>)
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	43db      	mvns	r3, r3
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4013      	ands	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d003      	beq.n	80039ca <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80039c2:	693a      	ldr	r2, [r7, #16]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80039ca:	4a26      	ldr	r2, [pc, #152]	; (8003a64 <HAL_GPIO_Init+0x300>)
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80039d0:	4b24      	ldr	r3, [pc, #144]	; (8003a64 <HAL_GPIO_Init+0x300>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	43db      	mvns	r3, r3
 80039da:	693a      	ldr	r2, [r7, #16]
 80039dc:	4013      	ands	r3, r2
 80039de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d003      	beq.n	80039f4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039f4:	4a1b      	ldr	r2, [pc, #108]	; (8003a64 <HAL_GPIO_Init+0x300>)
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80039fa:	4b1a      	ldr	r3, [pc, #104]	; (8003a64 <HAL_GPIO_Init+0x300>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	43db      	mvns	r3, r3
 8003a04:	693a      	ldr	r2, [r7, #16]
 8003a06:	4013      	ands	r3, r2
 8003a08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d003      	beq.n	8003a1e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003a1e:	4a11      	ldr	r2, [pc, #68]	; (8003a64 <HAL_GPIO_Init+0x300>)
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	3301      	adds	r3, #1
 8003a28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	fa22 f303 	lsr.w	r3, r2, r3
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f47f ae9d 	bne.w	8003774 <HAL_GPIO_Init+0x10>
  }
}
 8003a3a:	bf00      	nop
 8003a3c:	bf00      	nop
 8003a3e:	371c      	adds	r7, #28
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr
 8003a48:	40021000 	.word	0x40021000
 8003a4c:	40010000 	.word	0x40010000
 8003a50:	48000400 	.word	0x48000400
 8003a54:	48000800 	.word	0x48000800
 8003a58:	48000c00 	.word	0x48000c00
 8003a5c:	48001000 	.word	0x48001000
 8003a60:	48001400 	.word	0x48001400
 8003a64:	40010400 	.word	0x40010400

08003a68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	460b      	mov	r3, r1
 8003a72:	807b      	strh	r3, [r7, #2]
 8003a74:	4613      	mov	r3, r2
 8003a76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a78:	787b      	ldrb	r3, [r7, #1]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d003      	beq.n	8003a86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a7e:	887a      	ldrh	r2, [r7, #2]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a84:	e002      	b.n	8003a8c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a86:	887a      	ldrh	r2, [r7, #2]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a8c:	bf00      	nop
 8003a8e:	370c      	adds	r7, #12
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr

08003a98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d101      	bne.n	8003aaa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e08d      	b.n	8003bc6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d106      	bne.n	8003ac4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f7fe fac4 	bl	800204c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2224      	movs	r2, #36	; 0x24
 8003ac8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f022 0201 	bic.w	r2, r2, #1
 8003ada:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	685a      	ldr	r2, [r3, #4]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ae8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	689a      	ldr	r2, [r3, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003af8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d107      	bne.n	8003b12 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	689a      	ldr	r2, [r3, #8]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b0e:	609a      	str	r2, [r3, #8]
 8003b10:	e006      	b.n	8003b20 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003b1e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d108      	bne.n	8003b3a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	685a      	ldr	r2, [r3, #4]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b36:	605a      	str	r2, [r3, #4]
 8003b38:	e007      	b.n	8003b4a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	685a      	ldr	r2, [r3, #4]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b48:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	6812      	ldr	r2, [r2, #0]
 8003b54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b5c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68da      	ldr	r2, [r3, #12]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b6c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	691a      	ldr	r2, [r3, #16]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	430a      	orrs	r2, r1
 8003b86:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	69d9      	ldr	r1, [r3, #28]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a1a      	ldr	r2, [r3, #32]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	430a      	orrs	r2, r1
 8003b96:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f042 0201 	orr.w	r2, r2, #1
 8003ba6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2220      	movs	r2, #32
 8003bb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
	...

08003bd0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b088      	sub	sp, #32
 8003bd4:	af02      	add	r7, sp, #8
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	607a      	str	r2, [r7, #4]
 8003bda:	461a      	mov	r2, r3
 8003bdc:	460b      	mov	r3, r1
 8003bde:	817b      	strh	r3, [r7, #10]
 8003be0:	4613      	mov	r3, r2
 8003be2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	2b20      	cmp	r3, #32
 8003bee:	f040 80fd 	bne.w	8003dec <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d101      	bne.n	8003c00 <HAL_I2C_Master_Transmit+0x30>
 8003bfc:	2302      	movs	r3, #2
 8003bfe:	e0f6      	b.n	8003dee <HAL_I2C_Master_Transmit+0x21e>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c08:	f7fe fd50 	bl	80026ac <HAL_GetTick>
 8003c0c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	9300      	str	r3, [sp, #0]
 8003c12:	2319      	movs	r3, #25
 8003c14:	2201      	movs	r2, #1
 8003c16:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c1a:	68f8      	ldr	r0, [r7, #12]
 8003c1c:	f000 fbea 	bl	80043f4 <I2C_WaitOnFlagUntilTimeout>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e0e1      	b.n	8003dee <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2221      	movs	r2, #33	; 0x21
 8003c2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2210      	movs	r2, #16
 8003c36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	893a      	ldrh	r2, [r7, #8]
 8003c4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	2bff      	cmp	r3, #255	; 0xff
 8003c5a:	d906      	bls.n	8003c6a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	22ff      	movs	r2, #255	; 0xff
 8003c60:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8003c62:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c66:	617b      	str	r3, [r7, #20]
 8003c68:	e007      	b.n	8003c7a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003c74:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c78:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d024      	beq.n	8003ccc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c86:	781a      	ldrb	r2, [r3, #0]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c92:	1c5a      	adds	r2, r3, #1
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	3b01      	subs	r3, #1
 8003ca0:	b29a      	uxth	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003caa:	3b01      	subs	r3, #1
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	3301      	adds	r3, #1
 8003cba:	b2da      	uxtb	r2, r3
 8003cbc:	8979      	ldrh	r1, [r7, #10]
 8003cbe:	4b4e      	ldr	r3, [pc, #312]	; (8003df8 <HAL_I2C_Master_Transmit+0x228>)
 8003cc0:	9300      	str	r3, [sp, #0]
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f000 fd59 	bl	800477c <I2C_TransferConfig>
 8003cca:	e066      	b.n	8003d9a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cd0:	b2da      	uxtb	r2, r3
 8003cd2:	8979      	ldrh	r1, [r7, #10]
 8003cd4:	4b48      	ldr	r3, [pc, #288]	; (8003df8 <HAL_I2C_Master_Transmit+0x228>)
 8003cd6:	9300      	str	r3, [sp, #0]
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	68f8      	ldr	r0, [r7, #12]
 8003cdc:	f000 fd4e 	bl	800477c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003ce0:	e05b      	b.n	8003d9a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	6a39      	ldr	r1, [r7, #32]
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f000 fbdd 	bl	80044a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d001      	beq.n	8003cf6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e07b      	b.n	8003dee <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfa:	781a      	ldrb	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d06:	1c5a      	adds	r2, r3, #1
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	3b01      	subs	r3, #1
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d034      	beq.n	8003d9a <HAL_I2C_Master_Transmit+0x1ca>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d130      	bne.n	8003d9a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	9300      	str	r3, [sp, #0]
 8003d3c:	6a3b      	ldr	r3, [r7, #32]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	2180      	movs	r1, #128	; 0x80
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f000 fb56 	bl	80043f4 <I2C_WaitOnFlagUntilTimeout>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e04d      	b.n	8003dee <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	2bff      	cmp	r3, #255	; 0xff
 8003d5a:	d90e      	bls.n	8003d7a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	22ff      	movs	r2, #255	; 0xff
 8003d60:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d66:	b2da      	uxtb	r2, r3
 8003d68:	8979      	ldrh	r1, [r7, #10]
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	9300      	str	r3, [sp, #0]
 8003d6e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d72:	68f8      	ldr	r0, [r7, #12]
 8003d74:	f000 fd02 	bl	800477c <I2C_TransferConfig>
 8003d78:	e00f      	b.n	8003d9a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d88:	b2da      	uxtb	r2, r3
 8003d8a:	8979      	ldrh	r1, [r7, #10]
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	9300      	str	r3, [sp, #0]
 8003d90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d94:	68f8      	ldr	r0, [r7, #12]
 8003d96:	f000 fcf1 	bl	800477c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d19e      	bne.n	8003ce2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	6a39      	ldr	r1, [r7, #32]
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 fbc3 	bl	8004534 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e01a      	b.n	8003dee <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2220      	movs	r2, #32
 8003dbe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6859      	ldr	r1, [r3, #4]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	4b0c      	ldr	r3, [pc, #48]	; (8003dfc <HAL_I2C_Master_Transmit+0x22c>)
 8003dcc:	400b      	ands	r3, r1
 8003dce:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2220      	movs	r2, #32
 8003dd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003de8:	2300      	movs	r3, #0
 8003dea:	e000      	b.n	8003dee <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003dec:	2302      	movs	r3, #2
  }
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3718      	adds	r7, #24
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	80002000 	.word	0x80002000
 8003dfc:	fe00e800 	.word	0xfe00e800

08003e00 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b088      	sub	sp, #32
 8003e04:	af02      	add	r7, sp, #8
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	4608      	mov	r0, r1
 8003e0a:	4611      	mov	r1, r2
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	4603      	mov	r3, r0
 8003e10:	817b      	strh	r3, [r7, #10]
 8003e12:	460b      	mov	r3, r1
 8003e14:	813b      	strh	r3, [r7, #8]
 8003e16:	4613      	mov	r3, r2
 8003e18:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	2b20      	cmp	r3, #32
 8003e24:	f040 80f9 	bne.w	800401a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e28:	6a3b      	ldr	r3, [r7, #32]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d002      	beq.n	8003e34 <HAL_I2C_Mem_Write+0x34>
 8003e2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d105      	bne.n	8003e40 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e3a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e0ed      	b.n	800401c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d101      	bne.n	8003e4e <HAL_I2C_Mem_Write+0x4e>
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	e0e6      	b.n	800401c <HAL_I2C_Mem_Write+0x21c>
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2201      	movs	r2, #1
 8003e52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e56:	f7fe fc29 	bl	80026ac <HAL_GetTick>
 8003e5a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	2319      	movs	r3, #25
 8003e62:	2201      	movs	r2, #1
 8003e64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003e68:	68f8      	ldr	r0, [r7, #12]
 8003e6a:	f000 fac3 	bl	80043f4 <I2C_WaitOnFlagUntilTimeout>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d001      	beq.n	8003e78 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e0d1      	b.n	800401c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2221      	movs	r2, #33	; 0x21
 8003e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2240      	movs	r2, #64	; 0x40
 8003e84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6a3a      	ldr	r2, [r7, #32]
 8003e92:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003e98:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ea0:	88f8      	ldrh	r0, [r7, #6]
 8003ea2:	893a      	ldrh	r2, [r7, #8]
 8003ea4:	8979      	ldrh	r1, [r7, #10]
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	9301      	str	r3, [sp, #4]
 8003eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eac:	9300      	str	r3, [sp, #0]
 8003eae:	4603      	mov	r3, r0
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	f000 f9d3 	bl	800425c <I2C_RequestMemoryWrite>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d005      	beq.n	8003ec8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e0a9      	b.n	800401c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	2bff      	cmp	r3, #255	; 0xff
 8003ed0:	d90e      	bls.n	8003ef0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	22ff      	movs	r2, #255	; 0xff
 8003ed6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003edc:	b2da      	uxtb	r2, r3
 8003ede:	8979      	ldrh	r1, [r7, #10]
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ee8:	68f8      	ldr	r0, [r7, #12]
 8003eea:	f000 fc47 	bl	800477c <I2C_TransferConfig>
 8003eee:	e00f      	b.n	8003f10 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ef4:	b29a      	uxth	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003efe:	b2da      	uxtb	r2, r3
 8003f00:	8979      	ldrh	r1, [r7, #10]
 8003f02:	2300      	movs	r3, #0
 8003f04:	9300      	str	r3, [sp, #0]
 8003f06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f0a:	68f8      	ldr	r0, [r7, #12]
 8003f0c:	f000 fc36 	bl	800477c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f10:	697a      	ldr	r2, [r7, #20]
 8003f12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f14:	68f8      	ldr	r0, [r7, #12]
 8003f16:	f000 fac6 	bl	80044a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d001      	beq.n	8003f24 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e07b      	b.n	800401c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f28:	781a      	ldrb	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	1c5a      	adds	r2, r3, #1
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	3b01      	subs	r3, #1
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	b29a      	uxth	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d034      	beq.n	8003fc8 <HAL_I2C_Mem_Write+0x1c8>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d130      	bne.n	8003fc8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	9300      	str	r3, [sp, #0]
 8003f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	2180      	movs	r1, #128	; 0x80
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f000 fa3f 	bl	80043f4 <I2C_WaitOnFlagUntilTimeout>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d001      	beq.n	8003f80 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e04d      	b.n	800401c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	2bff      	cmp	r3, #255	; 0xff
 8003f88:	d90e      	bls.n	8003fa8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	22ff      	movs	r2, #255	; 0xff
 8003f8e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f94:	b2da      	uxtb	r2, r3
 8003f96:	8979      	ldrh	r1, [r7, #10]
 8003f98:	2300      	movs	r3, #0
 8003f9a:	9300      	str	r3, [sp, #0]
 8003f9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f000 fbeb 	bl	800477c <I2C_TransferConfig>
 8003fa6:	e00f      	b.n	8003fc8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fac:	b29a      	uxth	r2, r3
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fb6:	b2da      	uxtb	r2, r3
 8003fb8:	8979      	ldrh	r1, [r7, #10]
 8003fba:	2300      	movs	r3, #0
 8003fbc:	9300      	str	r3, [sp, #0]
 8003fbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f000 fbda 	bl	800477c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d19e      	bne.n	8003f10 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f000 faac 	bl	8004534 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d001      	beq.n	8003fe6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e01a      	b.n	800401c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2220      	movs	r2, #32
 8003fec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	6859      	ldr	r1, [r3, #4]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	4b0a      	ldr	r3, [pc, #40]	; (8004024 <HAL_I2C_Mem_Write+0x224>)
 8003ffa:	400b      	ands	r3, r1
 8003ffc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2220      	movs	r2, #32
 8004002:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004016:	2300      	movs	r3, #0
 8004018:	e000      	b.n	800401c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800401a:	2302      	movs	r3, #2
  }
}
 800401c:	4618      	mov	r0, r3
 800401e:	3718      	adds	r7, #24
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	fe00e800 	.word	0xfe00e800

08004028 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b088      	sub	sp, #32
 800402c:	af02      	add	r7, sp, #8
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	4608      	mov	r0, r1
 8004032:	4611      	mov	r1, r2
 8004034:	461a      	mov	r2, r3
 8004036:	4603      	mov	r3, r0
 8004038:	817b      	strh	r3, [r7, #10]
 800403a:	460b      	mov	r3, r1
 800403c:	813b      	strh	r3, [r7, #8]
 800403e:	4613      	mov	r3, r2
 8004040:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2b20      	cmp	r3, #32
 800404c:	f040 80fd 	bne.w	800424a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004050:	6a3b      	ldr	r3, [r7, #32]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d002      	beq.n	800405c <HAL_I2C_Mem_Read+0x34>
 8004056:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004058:	2b00      	cmp	r3, #0
 800405a:	d105      	bne.n	8004068 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004062:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e0f1      	b.n	800424c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800406e:	2b01      	cmp	r3, #1
 8004070:	d101      	bne.n	8004076 <HAL_I2C_Mem_Read+0x4e>
 8004072:	2302      	movs	r3, #2
 8004074:	e0ea      	b.n	800424c <HAL_I2C_Mem_Read+0x224>
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2201      	movs	r2, #1
 800407a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800407e:	f7fe fb15 	bl	80026ac <HAL_GetTick>
 8004082:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	9300      	str	r3, [sp, #0]
 8004088:	2319      	movs	r3, #25
 800408a:	2201      	movs	r2, #1
 800408c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004090:	68f8      	ldr	r0, [r7, #12]
 8004092:	f000 f9af 	bl	80043f4 <I2C_WaitOnFlagUntilTimeout>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d001      	beq.n	80040a0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e0d5      	b.n	800424c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2222      	movs	r2, #34	; 0x22
 80040a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2240      	movs	r2, #64	; 0x40
 80040ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6a3a      	ldr	r2, [r7, #32]
 80040ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80040c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2200      	movs	r2, #0
 80040c6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80040c8:	88f8      	ldrh	r0, [r7, #6]
 80040ca:	893a      	ldrh	r2, [r7, #8]
 80040cc:	8979      	ldrh	r1, [r7, #10]
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	9301      	str	r3, [sp, #4]
 80040d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040d4:	9300      	str	r3, [sp, #0]
 80040d6:	4603      	mov	r3, r0
 80040d8:	68f8      	ldr	r0, [r7, #12]
 80040da:	f000 f913 	bl	8004304 <I2C_RequestMemoryRead>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d005      	beq.n	80040f0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e0ad      	b.n	800424c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	2bff      	cmp	r3, #255	; 0xff
 80040f8:	d90e      	bls.n	8004118 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	22ff      	movs	r2, #255	; 0xff
 80040fe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004104:	b2da      	uxtb	r2, r3
 8004106:	8979      	ldrh	r1, [r7, #10]
 8004108:	4b52      	ldr	r3, [pc, #328]	; (8004254 <HAL_I2C_Mem_Read+0x22c>)
 800410a:	9300      	str	r3, [sp, #0]
 800410c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f000 fb33 	bl	800477c <I2C_TransferConfig>
 8004116:	e00f      	b.n	8004138 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800411c:	b29a      	uxth	r2, r3
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004126:	b2da      	uxtb	r2, r3
 8004128:	8979      	ldrh	r1, [r7, #10]
 800412a:	4b4a      	ldr	r3, [pc, #296]	; (8004254 <HAL_I2C_Mem_Read+0x22c>)
 800412c:	9300      	str	r3, [sp, #0]
 800412e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004132:	68f8      	ldr	r0, [r7, #12]
 8004134:	f000 fb22 	bl	800477c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800413e:	2200      	movs	r2, #0
 8004140:	2104      	movs	r1, #4
 8004142:	68f8      	ldr	r0, [r7, #12]
 8004144:	f000 f956 	bl	80043f4 <I2C_WaitOnFlagUntilTimeout>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d001      	beq.n	8004152 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e07c      	b.n	800424c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415c:	b2d2      	uxtb	r2, r2
 800415e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004164:	1c5a      	adds	r2, r3, #1
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800416e:	3b01      	subs	r3, #1
 8004170:	b29a      	uxth	r2, r3
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800417a:	b29b      	uxth	r3, r3
 800417c:	3b01      	subs	r3, #1
 800417e:	b29a      	uxth	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004188:	b29b      	uxth	r3, r3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d034      	beq.n	80041f8 <HAL_I2C_Mem_Read+0x1d0>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004192:	2b00      	cmp	r3, #0
 8004194:	d130      	bne.n	80041f8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	9300      	str	r3, [sp, #0]
 800419a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800419c:	2200      	movs	r2, #0
 800419e:	2180      	movs	r1, #128	; 0x80
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f000 f927 	bl	80043f4 <I2C_WaitOnFlagUntilTimeout>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d001      	beq.n	80041b0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e04d      	b.n	800424c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	2bff      	cmp	r3, #255	; 0xff
 80041b8:	d90e      	bls.n	80041d8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	22ff      	movs	r2, #255	; 0xff
 80041be:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041c4:	b2da      	uxtb	r2, r3
 80041c6:	8979      	ldrh	r1, [r7, #10]
 80041c8:	2300      	movs	r3, #0
 80041ca:	9300      	str	r3, [sp, #0]
 80041cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041d0:	68f8      	ldr	r0, [r7, #12]
 80041d2:	f000 fad3 	bl	800477c <I2C_TransferConfig>
 80041d6:	e00f      	b.n	80041f8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041dc:	b29a      	uxth	r2, r3
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041e6:	b2da      	uxtb	r2, r3
 80041e8:	8979      	ldrh	r1, [r7, #10]
 80041ea:	2300      	movs	r3, #0
 80041ec:	9300      	str	r3, [sp, #0]
 80041ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80041f2:	68f8      	ldr	r0, [r7, #12]
 80041f4:	f000 fac2 	bl	800477c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d19a      	bne.n	8004138 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004202:	697a      	ldr	r2, [r7, #20]
 8004204:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004206:	68f8      	ldr	r0, [r7, #12]
 8004208:	f000 f994 	bl	8004534 <I2C_WaitOnSTOPFlagUntilTimeout>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d001      	beq.n	8004216 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e01a      	b.n	800424c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2220      	movs	r2, #32
 800421c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	6859      	ldr	r1, [r3, #4]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	4b0b      	ldr	r3, [pc, #44]	; (8004258 <HAL_I2C_Mem_Read+0x230>)
 800422a:	400b      	ands	r3, r1
 800422c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2220      	movs	r2, #32
 8004232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004246:	2300      	movs	r3, #0
 8004248:	e000      	b.n	800424c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800424a:	2302      	movs	r3, #2
  }
}
 800424c:	4618      	mov	r0, r3
 800424e:	3718      	adds	r7, #24
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	80002400 	.word	0x80002400
 8004258:	fe00e800 	.word	0xfe00e800

0800425c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b086      	sub	sp, #24
 8004260:	af02      	add	r7, sp, #8
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	4608      	mov	r0, r1
 8004266:	4611      	mov	r1, r2
 8004268:	461a      	mov	r2, r3
 800426a:	4603      	mov	r3, r0
 800426c:	817b      	strh	r3, [r7, #10]
 800426e:	460b      	mov	r3, r1
 8004270:	813b      	strh	r3, [r7, #8]
 8004272:	4613      	mov	r3, r2
 8004274:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004276:	88fb      	ldrh	r3, [r7, #6]
 8004278:	b2da      	uxtb	r2, r3
 800427a:	8979      	ldrh	r1, [r7, #10]
 800427c:	4b20      	ldr	r3, [pc, #128]	; (8004300 <I2C_RequestMemoryWrite+0xa4>)
 800427e:	9300      	str	r3, [sp, #0]
 8004280:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	f000 fa79 	bl	800477c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800428a:	69fa      	ldr	r2, [r7, #28]
 800428c:	69b9      	ldr	r1, [r7, #24]
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	f000 f909 	bl	80044a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d001      	beq.n	800429e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e02c      	b.n	80042f8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800429e:	88fb      	ldrh	r3, [r7, #6]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d105      	bne.n	80042b0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80042a4:	893b      	ldrh	r3, [r7, #8]
 80042a6:	b2da      	uxtb	r2, r3
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	629a      	str	r2, [r3, #40]	; 0x28
 80042ae:	e015      	b.n	80042dc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80042b0:	893b      	ldrh	r3, [r7, #8]
 80042b2:	0a1b      	lsrs	r3, r3, #8
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	b2da      	uxtb	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042be:	69fa      	ldr	r2, [r7, #28]
 80042c0:	69b9      	ldr	r1, [r7, #24]
 80042c2:	68f8      	ldr	r0, [r7, #12]
 80042c4:	f000 f8ef 	bl	80044a6 <I2C_WaitOnTXISFlagUntilTimeout>
 80042c8:	4603      	mov	r3, r0
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d001      	beq.n	80042d2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e012      	b.n	80042f8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80042d2:	893b      	ldrh	r3, [r7, #8]
 80042d4:	b2da      	uxtb	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	9300      	str	r3, [sp, #0]
 80042e0:	69bb      	ldr	r3, [r7, #24]
 80042e2:	2200      	movs	r2, #0
 80042e4:	2180      	movs	r1, #128	; 0x80
 80042e6:	68f8      	ldr	r0, [r7, #12]
 80042e8:	f000 f884 	bl	80043f4 <I2C_WaitOnFlagUntilTimeout>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d001      	beq.n	80042f6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e000      	b.n	80042f8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3710      	adds	r7, #16
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	80002000 	.word	0x80002000

08004304 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b086      	sub	sp, #24
 8004308:	af02      	add	r7, sp, #8
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	4608      	mov	r0, r1
 800430e:	4611      	mov	r1, r2
 8004310:	461a      	mov	r2, r3
 8004312:	4603      	mov	r3, r0
 8004314:	817b      	strh	r3, [r7, #10]
 8004316:	460b      	mov	r3, r1
 8004318:	813b      	strh	r3, [r7, #8]
 800431a:	4613      	mov	r3, r2
 800431c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800431e:	88fb      	ldrh	r3, [r7, #6]
 8004320:	b2da      	uxtb	r2, r3
 8004322:	8979      	ldrh	r1, [r7, #10]
 8004324:	4b20      	ldr	r3, [pc, #128]	; (80043a8 <I2C_RequestMemoryRead+0xa4>)
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	2300      	movs	r3, #0
 800432a:	68f8      	ldr	r0, [r7, #12]
 800432c:	f000 fa26 	bl	800477c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004330:	69fa      	ldr	r2, [r7, #28]
 8004332:	69b9      	ldr	r1, [r7, #24]
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 f8b6 	bl	80044a6 <I2C_WaitOnTXISFlagUntilTimeout>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d001      	beq.n	8004344 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e02c      	b.n	800439e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004344:	88fb      	ldrh	r3, [r7, #6]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d105      	bne.n	8004356 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800434a:	893b      	ldrh	r3, [r7, #8]
 800434c:	b2da      	uxtb	r2, r3
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	629a      	str	r2, [r3, #40]	; 0x28
 8004354:	e015      	b.n	8004382 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004356:	893b      	ldrh	r3, [r7, #8]
 8004358:	0a1b      	lsrs	r3, r3, #8
 800435a:	b29b      	uxth	r3, r3
 800435c:	b2da      	uxtb	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004364:	69fa      	ldr	r2, [r7, #28]
 8004366:	69b9      	ldr	r1, [r7, #24]
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 f89c 	bl	80044a6 <I2C_WaitOnTXISFlagUntilTimeout>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d001      	beq.n	8004378 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e012      	b.n	800439e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004378:	893b      	ldrh	r3, [r7, #8]
 800437a:	b2da      	uxtb	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	9300      	str	r3, [sp, #0]
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	2200      	movs	r2, #0
 800438a:	2140      	movs	r1, #64	; 0x40
 800438c:	68f8      	ldr	r0, [r7, #12]
 800438e:	f000 f831 	bl	80043f4 <I2C_WaitOnFlagUntilTimeout>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d001      	beq.n	800439c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e000      	b.n	800439e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3710      	adds	r7, #16
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	80002000 	.word	0x80002000

080043ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d103      	bne.n	80043ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2200      	movs	r2, #0
 80043c8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	699b      	ldr	r3, [r3, #24]
 80043d0:	f003 0301 	and.w	r3, r3, #1
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d007      	beq.n	80043e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	699a      	ldr	r2, [r3, #24]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f042 0201 	orr.w	r2, r2, #1
 80043e6:	619a      	str	r2, [r3, #24]
  }
}
 80043e8:	bf00      	nop
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	603b      	str	r3, [r7, #0]
 8004400:	4613      	mov	r3, r2
 8004402:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004404:	e03b      	b.n	800447e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004406:	69ba      	ldr	r2, [r7, #24]
 8004408:	6839      	ldr	r1, [r7, #0]
 800440a:	68f8      	ldr	r0, [r7, #12]
 800440c:	f000 f8d6 	bl	80045bc <I2C_IsErrorOccurred>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e041      	b.n	800449e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004420:	d02d      	beq.n	800447e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004422:	f7fe f943 	bl	80026ac <HAL_GetTick>
 8004426:	4602      	mov	r2, r0
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	429a      	cmp	r2, r3
 8004430:	d302      	bcc.n	8004438 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d122      	bne.n	800447e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	699a      	ldr	r2, [r3, #24]
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	4013      	ands	r3, r2
 8004442:	68ba      	ldr	r2, [r7, #8]
 8004444:	429a      	cmp	r2, r3
 8004446:	bf0c      	ite	eq
 8004448:	2301      	moveq	r3, #1
 800444a:	2300      	movne	r3, #0
 800444c:	b2db      	uxtb	r3, r3
 800444e:	461a      	mov	r2, r3
 8004450:	79fb      	ldrb	r3, [r7, #7]
 8004452:	429a      	cmp	r2, r3
 8004454:	d113      	bne.n	800447e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800445a:	f043 0220 	orr.w	r2, r3, #32
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2220      	movs	r2, #32
 8004466:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2200      	movs	r2, #0
 8004476:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e00f      	b.n	800449e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	699a      	ldr	r2, [r3, #24]
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	4013      	ands	r3, r2
 8004488:	68ba      	ldr	r2, [r7, #8]
 800448a:	429a      	cmp	r2, r3
 800448c:	bf0c      	ite	eq
 800448e:	2301      	moveq	r3, #1
 8004490:	2300      	movne	r3, #0
 8004492:	b2db      	uxtb	r3, r3
 8004494:	461a      	mov	r2, r3
 8004496:	79fb      	ldrb	r3, [r7, #7]
 8004498:	429a      	cmp	r2, r3
 800449a:	d0b4      	beq.n	8004406 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800449c:	2300      	movs	r3, #0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b084      	sub	sp, #16
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	60f8      	str	r0, [r7, #12]
 80044ae:	60b9      	str	r1, [r7, #8]
 80044b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80044b2:	e033      	b.n	800451c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	68b9      	ldr	r1, [r7, #8]
 80044b8:	68f8      	ldr	r0, [r7, #12]
 80044ba:	f000 f87f 	bl	80045bc <I2C_IsErrorOccurred>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d001      	beq.n	80044c8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e031      	b.n	800452c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ce:	d025      	beq.n	800451c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044d0:	f7fe f8ec 	bl	80026ac <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d302      	bcc.n	80044e6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d11a      	bne.n	800451c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	f003 0302 	and.w	r3, r3, #2
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d013      	beq.n	800451c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f8:	f043 0220 	orr.w	r2, r3, #32
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2220      	movs	r2, #32
 8004504:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2200      	movs	r2, #0
 800450c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e007      	b.n	800452c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b02      	cmp	r3, #2
 8004528:	d1c4      	bne.n	80044b4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800452a:	2300      	movs	r3, #0
}
 800452c:	4618      	mov	r0, r3
 800452e:	3710      	adds	r7, #16
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004540:	e02f      	b.n	80045a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004542:	687a      	ldr	r2, [r7, #4]
 8004544:	68b9      	ldr	r1, [r7, #8]
 8004546:	68f8      	ldr	r0, [r7, #12]
 8004548:	f000 f838 	bl	80045bc <I2C_IsErrorOccurred>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e02d      	b.n	80045b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004556:	f7fe f8a9 	bl	80026ac <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	68ba      	ldr	r2, [r7, #8]
 8004562:	429a      	cmp	r2, r3
 8004564:	d302      	bcc.n	800456c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d11a      	bne.n	80045a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	f003 0320 	and.w	r3, r3, #32
 8004576:	2b20      	cmp	r3, #32
 8004578:	d013      	beq.n	80045a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800457e:	f043 0220 	orr.w	r2, r3, #32
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2220      	movs	r2, #32
 800458a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e007      	b.n	80045b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	f003 0320 	and.w	r3, r3, #32
 80045ac:	2b20      	cmp	r3, #32
 80045ae:	d1c8      	bne.n	8004542 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3710      	adds	r7, #16
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
	...

080045bc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b08a      	sub	sp, #40	; 0x28
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045c8:	2300      	movs	r3, #0
 80045ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	699b      	ldr	r3, [r3, #24]
 80045d4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80045d6:	2300      	movs	r3, #0
 80045d8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	f003 0310 	and.w	r3, r3, #16
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d068      	beq.n	80046ba <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2210      	movs	r2, #16
 80045ee:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80045f0:	e049      	b.n	8004686 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f8:	d045      	beq.n	8004686 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80045fa:	f7fe f857 	bl	80026ac <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	429a      	cmp	r2, r3
 8004608:	d302      	bcc.n	8004610 <I2C_IsErrorOccurred+0x54>
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d13a      	bne.n	8004686 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800461a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004622:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800462e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004632:	d121      	bne.n	8004678 <I2C_IsErrorOccurred+0xbc>
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800463a:	d01d      	beq.n	8004678 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800463c:	7cfb      	ldrb	r3, [r7, #19]
 800463e:	2b20      	cmp	r3, #32
 8004640:	d01a      	beq.n	8004678 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	685a      	ldr	r2, [r3, #4]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004650:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004652:	f7fe f82b 	bl	80026ac <HAL_GetTick>
 8004656:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004658:	e00e      	b.n	8004678 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800465a:	f7fe f827 	bl	80026ac <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	2b19      	cmp	r3, #25
 8004666:	d907      	bls.n	8004678 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004668:	6a3b      	ldr	r3, [r7, #32]
 800466a:	f043 0320 	orr.w	r3, r3, #32
 800466e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004676:	e006      	b.n	8004686 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	f003 0320 	and.w	r3, r3, #32
 8004682:	2b20      	cmp	r3, #32
 8004684:	d1e9      	bne.n	800465a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	699b      	ldr	r3, [r3, #24]
 800468c:	f003 0320 	and.w	r3, r3, #32
 8004690:	2b20      	cmp	r3, #32
 8004692:	d003      	beq.n	800469c <I2C_IsErrorOccurred+0xe0>
 8004694:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004698:	2b00      	cmp	r3, #0
 800469a:	d0aa      	beq.n	80045f2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800469c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d103      	bne.n	80046ac <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2220      	movs	r2, #32
 80046aa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80046ac:	6a3b      	ldr	r3, [r7, #32]
 80046ae:	f043 0304 	orr.w	r3, r3, #4
 80046b2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	699b      	ldr	r3, [r3, #24]
 80046c0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d00b      	beq.n	80046e4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80046cc:	6a3b      	ldr	r3, [r7, #32]
 80046ce:	f043 0301 	orr.w	r3, r3, #1
 80046d2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80046dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80046e4:	69bb      	ldr	r3, [r7, #24]
 80046e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00b      	beq.n	8004706 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80046ee:	6a3b      	ldr	r3, [r7, #32]
 80046f0:	f043 0308 	orr.w	r3, r3, #8
 80046f4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046fe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800470c:	2b00      	cmp	r3, #0
 800470e:	d00b      	beq.n	8004728 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004710:	6a3b      	ldr	r3, [r7, #32]
 8004712:	f043 0302 	orr.w	r3, r3, #2
 8004716:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004720:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004728:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800472c:	2b00      	cmp	r3, #0
 800472e:	d01c      	beq.n	800476a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004730:	68f8      	ldr	r0, [r7, #12]
 8004732:	f7ff fe3b 	bl	80043ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	6859      	ldr	r1, [r3, #4]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	4b0d      	ldr	r3, [pc, #52]	; (8004778 <I2C_IsErrorOccurred+0x1bc>)
 8004742:	400b      	ands	r3, r1
 8004744:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800474a:	6a3b      	ldr	r3, [r7, #32]
 800474c:	431a      	orrs	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2220      	movs	r2, #32
 8004756:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800476a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800476e:	4618      	mov	r0, r3
 8004770:	3728      	adds	r7, #40	; 0x28
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	fe00e800 	.word	0xfe00e800

0800477c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800477c:	b480      	push	{r7}
 800477e:	b087      	sub	sp, #28
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	607b      	str	r3, [r7, #4]
 8004786:	460b      	mov	r3, r1
 8004788:	817b      	strh	r3, [r7, #10]
 800478a:	4613      	mov	r3, r2
 800478c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800478e:	897b      	ldrh	r3, [r7, #10]
 8004790:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004794:	7a7b      	ldrb	r3, [r7, #9]
 8004796:	041b      	lsls	r3, r3, #16
 8004798:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800479c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047a2:	6a3b      	ldr	r3, [r7, #32]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80047aa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	6a3b      	ldr	r3, [r7, #32]
 80047b4:	0d5b      	lsrs	r3, r3, #21
 80047b6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80047ba:	4b08      	ldr	r3, [pc, #32]	; (80047dc <I2C_TransferConfig+0x60>)
 80047bc:	430b      	orrs	r3, r1
 80047be:	43db      	mvns	r3, r3
 80047c0:	ea02 0103 	and.w	r1, r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	697a      	ldr	r2, [r7, #20]
 80047ca:	430a      	orrs	r2, r1
 80047cc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80047ce:	bf00      	nop
 80047d0:	371c      	adds	r7, #28
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr
 80047da:	bf00      	nop
 80047dc:	03ff63ff 	.word	0x03ff63ff

080047e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	2b20      	cmp	r3, #32
 80047f4:	d138      	bne.n	8004868 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d101      	bne.n	8004804 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004800:	2302      	movs	r3, #2
 8004802:	e032      	b.n	800486a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2224      	movs	r2, #36	; 0x24
 8004810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 0201 	bic.w	r2, r2, #1
 8004822:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004832:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6819      	ldr	r1, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	683a      	ldr	r2, [r7, #0]
 8004840:	430a      	orrs	r2, r1
 8004842:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f042 0201 	orr.w	r2, r2, #1
 8004852:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2220      	movs	r2, #32
 8004858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004864:	2300      	movs	r3, #0
 8004866:	e000      	b.n	800486a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004868:	2302      	movs	r3, #2
  }
}
 800486a:	4618      	mov	r0, r3
 800486c:	370c      	adds	r7, #12
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr

08004876 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004876:	b480      	push	{r7}
 8004878:	b085      	sub	sp, #20
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
 800487e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b20      	cmp	r3, #32
 800488a:	d139      	bne.n	8004900 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004892:	2b01      	cmp	r3, #1
 8004894:	d101      	bne.n	800489a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004896:	2302      	movs	r3, #2
 8004898:	e033      	b.n	8004902 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2224      	movs	r2, #36	; 0x24
 80048a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 0201 	bic.w	r2, r2, #1
 80048b8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80048c8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	021b      	lsls	r3, r3, #8
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f042 0201 	orr.w	r2, r2, #1
 80048ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2220      	movs	r2, #32
 80048f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80048fc:	2300      	movs	r3, #0
 80048fe:	e000      	b.n	8004902 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004900:	2302      	movs	r3, #2
  }
}
 8004902:	4618      	mov	r0, r3
 8004904:	3714      	adds	r7, #20
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
	...

08004910 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004910:	b480      	push	{r7}
 8004912:	b085      	sub	sp, #20
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d141      	bne.n	80049a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800491e:	4b4b      	ldr	r3, [pc, #300]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004926:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800492a:	d131      	bne.n	8004990 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800492c:	4b47      	ldr	r3, [pc, #284]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800492e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004932:	4a46      	ldr	r2, [pc, #280]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004934:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004938:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800493c:	4b43      	ldr	r3, [pc, #268]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004944:	4a41      	ldr	r2, [pc, #260]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004946:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800494a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800494c:	4b40      	ldr	r3, [pc, #256]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2232      	movs	r2, #50	; 0x32
 8004952:	fb02 f303 	mul.w	r3, r2, r3
 8004956:	4a3f      	ldr	r2, [pc, #252]	; (8004a54 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004958:	fba2 2303 	umull	r2, r3, r2, r3
 800495c:	0c9b      	lsrs	r3, r3, #18
 800495e:	3301      	adds	r3, #1
 8004960:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004962:	e002      	b.n	800496a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	3b01      	subs	r3, #1
 8004968:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800496a:	4b38      	ldr	r3, [pc, #224]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004972:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004976:	d102      	bne.n	800497e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d1f2      	bne.n	8004964 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800497e:	4b33      	ldr	r3, [pc, #204]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004980:	695b      	ldr	r3, [r3, #20]
 8004982:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004986:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800498a:	d158      	bne.n	8004a3e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800498c:	2303      	movs	r3, #3
 800498e:	e057      	b.n	8004a40 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004990:	4b2e      	ldr	r3, [pc, #184]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004992:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004996:	4a2d      	ldr	r2, [pc, #180]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004998:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800499c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80049a0:	e04d      	b.n	8004a3e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049a8:	d141      	bne.n	8004a2e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80049aa:	4b28      	ldr	r3, [pc, #160]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80049b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049b6:	d131      	bne.n	8004a1c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80049b8:	4b24      	ldr	r3, [pc, #144]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80049be:	4a23      	ldr	r2, [pc, #140]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049c4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80049c8:	4b20      	ldr	r3, [pc, #128]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80049d0:	4a1e      	ldr	r2, [pc, #120]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80049d8:	4b1d      	ldr	r3, [pc, #116]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2232      	movs	r2, #50	; 0x32
 80049de:	fb02 f303 	mul.w	r3, r2, r3
 80049e2:	4a1c      	ldr	r2, [pc, #112]	; (8004a54 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80049e4:	fba2 2303 	umull	r2, r3, r2, r3
 80049e8:	0c9b      	lsrs	r3, r3, #18
 80049ea:	3301      	adds	r3, #1
 80049ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80049ee:	e002      	b.n	80049f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	3b01      	subs	r3, #1
 80049f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80049f6:	4b15      	ldr	r3, [pc, #84]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a02:	d102      	bne.n	8004a0a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1f2      	bne.n	80049f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a0a:	4b10      	ldr	r3, [pc, #64]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a16:	d112      	bne.n	8004a3e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e011      	b.n	8004a40 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a1c:	4b0b      	ldr	r3, [pc, #44]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a22:	4a0a      	ldr	r2, [pc, #40]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a28:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004a2c:	e007      	b.n	8004a3e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004a2e:	4b07      	ldr	r3, [pc, #28]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004a36:	4a05      	ldr	r2, [pc, #20]	; (8004a4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a38:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a3c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3714      	adds	r7, #20
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr
 8004a4c:	40007000 	.word	0x40007000
 8004a50:	20000000 	.word	0x20000000
 8004a54:	431bde83 	.word	0x431bde83

08004a58 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004a5c:	4b05      	ldr	r3, [pc, #20]	; (8004a74 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	4a04      	ldr	r2, [pc, #16]	; (8004a74 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004a62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a66:	6093      	str	r3, [r2, #8]
}
 8004a68:	bf00      	nop
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	40007000 	.word	0x40007000

08004a78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b088      	sub	sp, #32
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d101      	bne.n	8004a8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e2fe      	b.n	8005088 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d075      	beq.n	8004b82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a96:	4b97      	ldr	r3, [pc, #604]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f003 030c 	and.w	r3, r3, #12
 8004a9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004aa0:	4b94      	ldr	r3, [pc, #592]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	f003 0303 	and.w	r3, r3, #3
 8004aa8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	2b0c      	cmp	r3, #12
 8004aae:	d102      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x3e>
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	2b03      	cmp	r3, #3
 8004ab4:	d002      	beq.n	8004abc <HAL_RCC_OscConfig+0x44>
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	2b08      	cmp	r3, #8
 8004aba:	d10b      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004abc:	4b8d      	ldr	r3, [pc, #564]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d05b      	beq.n	8004b80 <HAL_RCC_OscConfig+0x108>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d157      	bne.n	8004b80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e2d9      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004adc:	d106      	bne.n	8004aec <HAL_RCC_OscConfig+0x74>
 8004ade:	4b85      	ldr	r3, [pc, #532]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a84      	ldr	r2, [pc, #528]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004ae4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ae8:	6013      	str	r3, [r2, #0]
 8004aea:	e01d      	b.n	8004b28 <HAL_RCC_OscConfig+0xb0>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004af4:	d10c      	bne.n	8004b10 <HAL_RCC_OscConfig+0x98>
 8004af6:	4b7f      	ldr	r3, [pc, #508]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a7e      	ldr	r2, [pc, #504]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004afc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b00:	6013      	str	r3, [r2, #0]
 8004b02:	4b7c      	ldr	r3, [pc, #496]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a7b      	ldr	r2, [pc, #492]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004b08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b0c:	6013      	str	r3, [r2, #0]
 8004b0e:	e00b      	b.n	8004b28 <HAL_RCC_OscConfig+0xb0>
 8004b10:	4b78      	ldr	r3, [pc, #480]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a77      	ldr	r2, [pc, #476]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004b16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b1a:	6013      	str	r3, [r2, #0]
 8004b1c:	4b75      	ldr	r3, [pc, #468]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a74      	ldr	r2, [pc, #464]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004b22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d013      	beq.n	8004b58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b30:	f7fd fdbc 	bl	80026ac <HAL_GetTick>
 8004b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b36:	e008      	b.n	8004b4a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b38:	f7fd fdb8 	bl	80026ac <HAL_GetTick>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	2b64      	cmp	r3, #100	; 0x64
 8004b44:	d901      	bls.n	8004b4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e29e      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b4a:	4b6a      	ldr	r3, [pc, #424]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d0f0      	beq.n	8004b38 <HAL_RCC_OscConfig+0xc0>
 8004b56:	e014      	b.n	8004b82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b58:	f7fd fda8 	bl	80026ac <HAL_GetTick>
 8004b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b5e:	e008      	b.n	8004b72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b60:	f7fd fda4 	bl	80026ac <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	2b64      	cmp	r3, #100	; 0x64
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e28a      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b72:	4b60      	ldr	r3, [pc, #384]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1f0      	bne.n	8004b60 <HAL_RCC_OscConfig+0xe8>
 8004b7e:	e000      	b.n	8004b82 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d075      	beq.n	8004c7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b8e:	4b59      	ldr	r3, [pc, #356]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f003 030c 	and.w	r3, r3, #12
 8004b96:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b98:	4b56      	ldr	r3, [pc, #344]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	f003 0303 	and.w	r3, r3, #3
 8004ba0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004ba2:	69bb      	ldr	r3, [r7, #24]
 8004ba4:	2b0c      	cmp	r3, #12
 8004ba6:	d102      	bne.n	8004bae <HAL_RCC_OscConfig+0x136>
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d002      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x13c>
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	2b04      	cmp	r3, #4
 8004bb2:	d11f      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bb4:	4b4f      	ldr	r3, [pc, #316]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d005      	beq.n	8004bcc <HAL_RCC_OscConfig+0x154>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d101      	bne.n	8004bcc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e25d      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bcc:	4b49      	ldr	r3, [pc, #292]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	061b      	lsls	r3, r3, #24
 8004bda:	4946      	ldr	r1, [pc, #280]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004be0:	4b45      	ldr	r3, [pc, #276]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4618      	mov	r0, r3
 8004be6:	f7fd fd15 	bl	8002614 <HAL_InitTick>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d043      	beq.n	8004c78 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e249      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d023      	beq.n	8004c44 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bfc:	4b3d      	ldr	r3, [pc, #244]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a3c      	ldr	r2, [pc, #240]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004c02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c08:	f7fd fd50 	bl	80026ac <HAL_GetTick>
 8004c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c0e:	e008      	b.n	8004c22 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c10:	f7fd fd4c 	bl	80026ac <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d901      	bls.n	8004c22 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e232      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c22:	4b34      	ldr	r3, [pc, #208]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d0f0      	beq.n	8004c10 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c2e:	4b31      	ldr	r3, [pc, #196]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	691b      	ldr	r3, [r3, #16]
 8004c3a:	061b      	lsls	r3, r3, #24
 8004c3c:	492d      	ldr	r1, [pc, #180]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	604b      	str	r3, [r1, #4]
 8004c42:	e01a      	b.n	8004c7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c44:	4b2b      	ldr	r3, [pc, #172]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a2a      	ldr	r2, [pc, #168]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004c4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c50:	f7fd fd2c 	bl	80026ac <HAL_GetTick>
 8004c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c56:	e008      	b.n	8004c6a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c58:	f7fd fd28 	bl	80026ac <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d901      	bls.n	8004c6a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e20e      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c6a:	4b22      	ldr	r3, [pc, #136]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d1f0      	bne.n	8004c58 <HAL_RCC_OscConfig+0x1e0>
 8004c76:	e000      	b.n	8004c7a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c78:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0308 	and.w	r3, r3, #8
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d041      	beq.n	8004d0a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	695b      	ldr	r3, [r3, #20]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d01c      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c8e:	4b19      	ldr	r3, [pc, #100]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004c90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c94:	4a17      	ldr	r2, [pc, #92]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004c96:	f043 0301 	orr.w	r3, r3, #1
 8004c9a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c9e:	f7fd fd05 	bl	80026ac <HAL_GetTick>
 8004ca2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ca4:	e008      	b.n	8004cb8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ca6:	f7fd fd01 	bl	80026ac <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	d901      	bls.n	8004cb8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e1e7      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cb8:	4b0e      	ldr	r3, [pc, #56]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004cba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cbe:	f003 0302 	and.w	r3, r3, #2
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d0ef      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x22e>
 8004cc6:	e020      	b.n	8004d0a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cc8:	4b0a      	ldr	r3, [pc, #40]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004cca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cce:	4a09      	ldr	r2, [pc, #36]	; (8004cf4 <HAL_RCC_OscConfig+0x27c>)
 8004cd0:	f023 0301 	bic.w	r3, r3, #1
 8004cd4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cd8:	f7fd fce8 	bl	80026ac <HAL_GetTick>
 8004cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004cde:	e00d      	b.n	8004cfc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ce0:	f7fd fce4 	bl	80026ac <HAL_GetTick>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d906      	bls.n	8004cfc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e1ca      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
 8004cf2:	bf00      	nop
 8004cf4:	40021000 	.word	0x40021000
 8004cf8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004cfc:	4b8c      	ldr	r3, [pc, #560]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d02:	f003 0302 	and.w	r3, r3, #2
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1ea      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0304 	and.w	r3, r3, #4
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	f000 80a6 	beq.w	8004e64 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004d1c:	4b84      	ldr	r3, [pc, #528]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <HAL_RCC_OscConfig+0x2b4>
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e000      	b.n	8004d2e <HAL_RCC_OscConfig+0x2b6>
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00d      	beq.n	8004d4e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d32:	4b7f      	ldr	r3, [pc, #508]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004d34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d36:	4a7e      	ldr	r2, [pc, #504]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004d38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d3c:	6593      	str	r3, [r2, #88]	; 0x58
 8004d3e:	4b7c      	ldr	r3, [pc, #496]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d46:	60fb      	str	r3, [r7, #12]
 8004d48:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d4e:	4b79      	ldr	r3, [pc, #484]	; (8004f34 <HAL_RCC_OscConfig+0x4bc>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d118      	bne.n	8004d8c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d5a:	4b76      	ldr	r3, [pc, #472]	; (8004f34 <HAL_RCC_OscConfig+0x4bc>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a75      	ldr	r2, [pc, #468]	; (8004f34 <HAL_RCC_OscConfig+0x4bc>)
 8004d60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d66:	f7fd fca1 	bl	80026ac <HAL_GetTick>
 8004d6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d6c:	e008      	b.n	8004d80 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d6e:	f7fd fc9d 	bl	80026ac <HAL_GetTick>
 8004d72:	4602      	mov	r2, r0
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d901      	bls.n	8004d80 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	e183      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d80:	4b6c      	ldr	r3, [pc, #432]	; (8004f34 <HAL_RCC_OscConfig+0x4bc>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d0f0      	beq.n	8004d6e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d108      	bne.n	8004da6 <HAL_RCC_OscConfig+0x32e>
 8004d94:	4b66      	ldr	r3, [pc, #408]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d9a:	4a65      	ldr	r2, [pc, #404]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004d9c:	f043 0301 	orr.w	r3, r3, #1
 8004da0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004da4:	e024      	b.n	8004df0 <HAL_RCC_OscConfig+0x378>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	2b05      	cmp	r3, #5
 8004dac:	d110      	bne.n	8004dd0 <HAL_RCC_OscConfig+0x358>
 8004dae:	4b60      	ldr	r3, [pc, #384]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004db4:	4a5e      	ldr	r2, [pc, #376]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004db6:	f043 0304 	orr.w	r3, r3, #4
 8004dba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004dbe:	4b5c      	ldr	r3, [pc, #368]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dc4:	4a5a      	ldr	r2, [pc, #360]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004dc6:	f043 0301 	orr.w	r3, r3, #1
 8004dca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004dce:	e00f      	b.n	8004df0 <HAL_RCC_OscConfig+0x378>
 8004dd0:	4b57      	ldr	r3, [pc, #348]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dd6:	4a56      	ldr	r2, [pc, #344]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004dd8:	f023 0301 	bic.w	r3, r3, #1
 8004ddc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004de0:	4b53      	ldr	r3, [pc, #332]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004de6:	4a52      	ldr	r2, [pc, #328]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004de8:	f023 0304 	bic.w	r3, r3, #4
 8004dec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d016      	beq.n	8004e26 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004df8:	f7fd fc58 	bl	80026ac <HAL_GetTick>
 8004dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dfe:	e00a      	b.n	8004e16 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e00:	f7fd fc54 	bl	80026ac <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d901      	bls.n	8004e16 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e138      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e16:	4b46      	ldr	r3, [pc, #280]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e1c:	f003 0302 	and.w	r3, r3, #2
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d0ed      	beq.n	8004e00 <HAL_RCC_OscConfig+0x388>
 8004e24:	e015      	b.n	8004e52 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e26:	f7fd fc41 	bl	80026ac <HAL_GetTick>
 8004e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e2c:	e00a      	b.n	8004e44 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e2e:	f7fd fc3d 	bl	80026ac <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d901      	bls.n	8004e44 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	e121      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e44:	4b3a      	ldr	r3, [pc, #232]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1ed      	bne.n	8004e2e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e52:	7ffb      	ldrb	r3, [r7, #31]
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d105      	bne.n	8004e64 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e58:	4b35      	ldr	r3, [pc, #212]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004e5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e5c:	4a34      	ldr	r2, [pc, #208]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004e5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e62:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 0320 	and.w	r3, r3, #32
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d03c      	beq.n	8004eea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	699b      	ldr	r3, [r3, #24]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d01c      	beq.n	8004eb2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004e78:	4b2d      	ldr	r3, [pc, #180]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004e7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e7e:	4a2c      	ldr	r2, [pc, #176]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004e80:	f043 0301 	orr.w	r3, r3, #1
 8004e84:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e88:	f7fd fc10 	bl	80026ac <HAL_GetTick>
 8004e8c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004e8e:	e008      	b.n	8004ea2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e90:	f7fd fc0c 	bl	80026ac <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e0f2      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004ea2:	4b23      	ldr	r3, [pc, #140]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004ea4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ea8:	f003 0302 	and.w	r3, r3, #2
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d0ef      	beq.n	8004e90 <HAL_RCC_OscConfig+0x418>
 8004eb0:	e01b      	b.n	8004eea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004eb2:	4b1f      	ldr	r3, [pc, #124]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004eb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004eb8:	4a1d      	ldr	r2, [pc, #116]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004eba:	f023 0301 	bic.w	r3, r3, #1
 8004ebe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ec2:	f7fd fbf3 	bl	80026ac <HAL_GetTick>
 8004ec6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ec8:	e008      	b.n	8004edc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004eca:	f7fd fbef 	bl	80026ac <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	2b02      	cmp	r3, #2
 8004ed6:	d901      	bls.n	8004edc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	e0d5      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004edc:	4b14      	ldr	r3, [pc, #80]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004ede:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ee2:	f003 0302 	and.w	r3, r3, #2
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1ef      	bne.n	8004eca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	69db      	ldr	r3, [r3, #28]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	f000 80c9 	beq.w	8005086 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ef4:	4b0e      	ldr	r3, [pc, #56]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f003 030c 	and.w	r3, r3, #12
 8004efc:	2b0c      	cmp	r3, #12
 8004efe:	f000 8083 	beq.w	8005008 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	69db      	ldr	r3, [r3, #28]
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d15e      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f0a:	4b09      	ldr	r3, [pc, #36]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a08      	ldr	r2, [pc, #32]	; (8004f30 <HAL_RCC_OscConfig+0x4b8>)
 8004f10:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f16:	f7fd fbc9 	bl	80026ac <HAL_GetTick>
 8004f1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f1c:	e00c      	b.n	8004f38 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f1e:	f7fd fbc5 	bl	80026ac <HAL_GetTick>
 8004f22:	4602      	mov	r2, r0
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	2b02      	cmp	r3, #2
 8004f2a:	d905      	bls.n	8004f38 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e0ab      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
 8004f30:	40021000 	.word	0x40021000
 8004f34:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f38:	4b55      	ldr	r3, [pc, #340]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1ec      	bne.n	8004f1e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f44:	4b52      	ldr	r3, [pc, #328]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8004f46:	68da      	ldr	r2, [r3, #12]
 8004f48:	4b52      	ldr	r3, [pc, #328]	; (8005094 <HAL_RCC_OscConfig+0x61c>)
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	6a11      	ldr	r1, [r2, #32]
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f54:	3a01      	subs	r2, #1
 8004f56:	0112      	lsls	r2, r2, #4
 8004f58:	4311      	orrs	r1, r2
 8004f5a:	687a      	ldr	r2, [r7, #4]
 8004f5c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004f5e:	0212      	lsls	r2, r2, #8
 8004f60:	4311      	orrs	r1, r2
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004f66:	0852      	lsrs	r2, r2, #1
 8004f68:	3a01      	subs	r2, #1
 8004f6a:	0552      	lsls	r2, r2, #21
 8004f6c:	4311      	orrs	r1, r2
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004f72:	0852      	lsrs	r2, r2, #1
 8004f74:	3a01      	subs	r2, #1
 8004f76:	0652      	lsls	r2, r2, #25
 8004f78:	4311      	orrs	r1, r2
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004f7e:	06d2      	lsls	r2, r2, #27
 8004f80:	430a      	orrs	r2, r1
 8004f82:	4943      	ldr	r1, [pc, #268]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8004f84:	4313      	orrs	r3, r2
 8004f86:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f88:	4b41      	ldr	r3, [pc, #260]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a40      	ldr	r2, [pc, #256]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8004f8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f92:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f94:	4b3e      	ldr	r3, [pc, #248]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	4a3d      	ldr	r2, [pc, #244]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8004f9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f9e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fa0:	f7fd fb84 	bl	80026ac <HAL_GetTick>
 8004fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fa6:	e008      	b.n	8004fba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fa8:	f7fd fb80 	bl	80026ac <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	d901      	bls.n	8004fba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e066      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fba:	4b35      	ldr	r3, [pc, #212]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d0f0      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x530>
 8004fc6:	e05e      	b.n	8005086 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fc8:	4b31      	ldr	r3, [pc, #196]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a30      	ldr	r2, [pc, #192]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8004fce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd4:	f7fd fb6a 	bl	80026ac <HAL_GetTick>
 8004fd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fda:	e008      	b.n	8004fee <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fdc:	f7fd fb66 	bl	80026ac <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d901      	bls.n	8004fee <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e04c      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fee:	4b28      	ldr	r3, [pc, #160]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1f0      	bne.n	8004fdc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004ffa:	4b25      	ldr	r3, [pc, #148]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8004ffc:	68da      	ldr	r2, [r3, #12]
 8004ffe:	4924      	ldr	r1, [pc, #144]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8005000:	4b25      	ldr	r3, [pc, #148]	; (8005098 <HAL_RCC_OscConfig+0x620>)
 8005002:	4013      	ands	r3, r2
 8005004:	60cb      	str	r3, [r1, #12]
 8005006:	e03e      	b.n	8005086 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	69db      	ldr	r3, [r3, #28]
 800500c:	2b01      	cmp	r3, #1
 800500e:	d101      	bne.n	8005014 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	e039      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005014:	4b1e      	ldr	r3, [pc, #120]	; (8005090 <HAL_RCC_OscConfig+0x618>)
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	f003 0203 	and.w	r2, r3, #3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a1b      	ldr	r3, [r3, #32]
 8005024:	429a      	cmp	r2, r3
 8005026:	d12c      	bne.n	8005082 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005032:	3b01      	subs	r3, #1
 8005034:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005036:	429a      	cmp	r2, r3
 8005038:	d123      	bne.n	8005082 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005044:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005046:	429a      	cmp	r2, r3
 8005048:	d11b      	bne.n	8005082 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005054:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005056:	429a      	cmp	r2, r3
 8005058:	d113      	bne.n	8005082 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005064:	085b      	lsrs	r3, r3, #1
 8005066:	3b01      	subs	r3, #1
 8005068:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800506a:	429a      	cmp	r2, r3
 800506c:	d109      	bne.n	8005082 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005078:	085b      	lsrs	r3, r3, #1
 800507a:	3b01      	subs	r3, #1
 800507c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800507e:	429a      	cmp	r2, r3
 8005080:	d001      	beq.n	8005086 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e000      	b.n	8005088 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3720      	adds	r7, #32
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	40021000 	.word	0x40021000
 8005094:	019f800c 	.word	0x019f800c
 8005098:	feeefffc 	.word	0xfeeefffc

0800509c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b086      	sub	sp, #24
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80050a6:	2300      	movs	r3, #0
 80050a8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d101      	bne.n	80050b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e11e      	b.n	80052f2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050b4:	4b91      	ldr	r3, [pc, #580]	; (80052fc <HAL_RCC_ClockConfig+0x260>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 030f 	and.w	r3, r3, #15
 80050bc:	683a      	ldr	r2, [r7, #0]
 80050be:	429a      	cmp	r2, r3
 80050c0:	d910      	bls.n	80050e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050c2:	4b8e      	ldr	r3, [pc, #568]	; (80052fc <HAL_RCC_ClockConfig+0x260>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f023 020f 	bic.w	r2, r3, #15
 80050ca:	498c      	ldr	r1, [pc, #560]	; (80052fc <HAL_RCC_ClockConfig+0x260>)
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050d2:	4b8a      	ldr	r3, [pc, #552]	; (80052fc <HAL_RCC_ClockConfig+0x260>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f003 030f 	and.w	r3, r3, #15
 80050da:	683a      	ldr	r2, [r7, #0]
 80050dc:	429a      	cmp	r2, r3
 80050de:	d001      	beq.n	80050e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	e106      	b.n	80052f2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d073      	beq.n	80051d8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	2b03      	cmp	r3, #3
 80050f6:	d129      	bne.n	800514c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050f8:	4b81      	ldr	r3, [pc, #516]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d101      	bne.n	8005108 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e0f4      	b.n	80052f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005108:	f000 f99e 	bl	8005448 <RCC_GetSysClockFreqFromPLLSource>
 800510c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	4a7c      	ldr	r2, [pc, #496]	; (8005304 <HAL_RCC_ClockConfig+0x268>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d93f      	bls.n	8005196 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005116:	4b7a      	ldr	r3, [pc, #488]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d009      	beq.n	8005136 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800512a:	2b00      	cmp	r3, #0
 800512c:	d033      	beq.n	8005196 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005132:	2b00      	cmp	r3, #0
 8005134:	d12f      	bne.n	8005196 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005136:	4b72      	ldr	r3, [pc, #456]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800513e:	4a70      	ldr	r2, [pc, #448]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 8005140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005144:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005146:	2380      	movs	r3, #128	; 0x80
 8005148:	617b      	str	r3, [r7, #20]
 800514a:	e024      	b.n	8005196 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2b02      	cmp	r3, #2
 8005152:	d107      	bne.n	8005164 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005154:	4b6a      	ldr	r3, [pc, #424]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800515c:	2b00      	cmp	r3, #0
 800515e:	d109      	bne.n	8005174 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e0c6      	b.n	80052f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005164:	4b66      	ldr	r3, [pc, #408]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800516c:	2b00      	cmp	r3, #0
 800516e:	d101      	bne.n	8005174 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e0be      	b.n	80052f2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005174:	f000 f8ce 	bl	8005314 <HAL_RCC_GetSysClockFreq>
 8005178:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	4a61      	ldr	r2, [pc, #388]	; (8005304 <HAL_RCC_ClockConfig+0x268>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d909      	bls.n	8005196 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005182:	4b5f      	ldr	r3, [pc, #380]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800518a:	4a5d      	ldr	r2, [pc, #372]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 800518c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005190:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005192:	2380      	movs	r3, #128	; 0x80
 8005194:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005196:	4b5a      	ldr	r3, [pc, #360]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f023 0203 	bic.w	r2, r3, #3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	4957      	ldr	r1, [pc, #348]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051a8:	f7fd fa80 	bl	80026ac <HAL_GetTick>
 80051ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051ae:	e00a      	b.n	80051c6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051b0:	f7fd fa7c 	bl	80026ac <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80051be:	4293      	cmp	r3, r2
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e095      	b.n	80052f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051c6:	4b4e      	ldr	r3, [pc, #312]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	f003 020c 	and.w	r2, r3, #12
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d1eb      	bne.n	80051b0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0302 	and.w	r3, r3, #2
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d023      	beq.n	800522c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0304 	and.w	r3, r3, #4
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d005      	beq.n	80051fc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051f0:	4b43      	ldr	r3, [pc, #268]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	4a42      	ldr	r2, [pc, #264]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 80051f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80051fa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0308 	and.w	r3, r3, #8
 8005204:	2b00      	cmp	r3, #0
 8005206:	d007      	beq.n	8005218 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005208:	4b3d      	ldr	r3, [pc, #244]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005210:	4a3b      	ldr	r2, [pc, #236]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 8005212:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005216:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005218:	4b39      	ldr	r3, [pc, #228]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	4936      	ldr	r1, [pc, #216]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 8005226:	4313      	orrs	r3, r2
 8005228:	608b      	str	r3, [r1, #8]
 800522a:	e008      	b.n	800523e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	2b80      	cmp	r3, #128	; 0x80
 8005230:	d105      	bne.n	800523e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005232:	4b33      	ldr	r3, [pc, #204]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	4a32      	ldr	r2, [pc, #200]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 8005238:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800523c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800523e:	4b2f      	ldr	r3, [pc, #188]	; (80052fc <HAL_RCC_ClockConfig+0x260>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 030f 	and.w	r3, r3, #15
 8005246:	683a      	ldr	r2, [r7, #0]
 8005248:	429a      	cmp	r2, r3
 800524a:	d21d      	bcs.n	8005288 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800524c:	4b2b      	ldr	r3, [pc, #172]	; (80052fc <HAL_RCC_ClockConfig+0x260>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f023 020f 	bic.w	r2, r3, #15
 8005254:	4929      	ldr	r1, [pc, #164]	; (80052fc <HAL_RCC_ClockConfig+0x260>)
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	4313      	orrs	r3, r2
 800525a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800525c:	f7fd fa26 	bl	80026ac <HAL_GetTick>
 8005260:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005262:	e00a      	b.n	800527a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005264:	f7fd fa22 	bl	80026ac <HAL_GetTick>
 8005268:	4602      	mov	r2, r0
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005272:	4293      	cmp	r3, r2
 8005274:	d901      	bls.n	800527a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e03b      	b.n	80052f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800527a:	4b20      	ldr	r3, [pc, #128]	; (80052fc <HAL_RCC_ClockConfig+0x260>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 030f 	and.w	r3, r3, #15
 8005282:	683a      	ldr	r2, [r7, #0]
 8005284:	429a      	cmp	r2, r3
 8005286:	d1ed      	bne.n	8005264 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0304 	and.w	r3, r3, #4
 8005290:	2b00      	cmp	r3, #0
 8005292:	d008      	beq.n	80052a6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005294:	4b1a      	ldr	r3, [pc, #104]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	4917      	ldr	r1, [pc, #92]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 80052a2:	4313      	orrs	r3, r2
 80052a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 0308 	and.w	r3, r3, #8
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d009      	beq.n	80052c6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052b2:	4b13      	ldr	r3, [pc, #76]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	691b      	ldr	r3, [r3, #16]
 80052be:	00db      	lsls	r3, r3, #3
 80052c0:	490f      	ldr	r1, [pc, #60]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 80052c2:	4313      	orrs	r3, r2
 80052c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80052c6:	f000 f825 	bl	8005314 <HAL_RCC_GetSysClockFreq>
 80052ca:	4602      	mov	r2, r0
 80052cc:	4b0c      	ldr	r3, [pc, #48]	; (8005300 <HAL_RCC_ClockConfig+0x264>)
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	091b      	lsrs	r3, r3, #4
 80052d2:	f003 030f 	and.w	r3, r3, #15
 80052d6:	490c      	ldr	r1, [pc, #48]	; (8005308 <HAL_RCC_ClockConfig+0x26c>)
 80052d8:	5ccb      	ldrb	r3, [r1, r3]
 80052da:	f003 031f 	and.w	r3, r3, #31
 80052de:	fa22 f303 	lsr.w	r3, r2, r3
 80052e2:	4a0a      	ldr	r2, [pc, #40]	; (800530c <HAL_RCC_ClockConfig+0x270>)
 80052e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80052e6:	4b0a      	ldr	r3, [pc, #40]	; (8005310 <HAL_RCC_ClockConfig+0x274>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7fd f992 	bl	8002614 <HAL_InitTick>
 80052f0:	4603      	mov	r3, r0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3718      	adds	r7, #24
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	40022000 	.word	0x40022000
 8005300:	40021000 	.word	0x40021000
 8005304:	04c4b400 	.word	0x04c4b400
 8005308:	0800b040 	.word	0x0800b040
 800530c:	20000000 	.word	0x20000000
 8005310:	20000004 	.word	0x20000004

08005314 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005314:	b480      	push	{r7}
 8005316:	b087      	sub	sp, #28
 8005318:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800531a:	4b2c      	ldr	r3, [pc, #176]	; (80053cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f003 030c 	and.w	r3, r3, #12
 8005322:	2b04      	cmp	r3, #4
 8005324:	d102      	bne.n	800532c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005326:	4b2a      	ldr	r3, [pc, #168]	; (80053d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005328:	613b      	str	r3, [r7, #16]
 800532a:	e047      	b.n	80053bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800532c:	4b27      	ldr	r3, [pc, #156]	; (80053cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f003 030c 	and.w	r3, r3, #12
 8005334:	2b08      	cmp	r3, #8
 8005336:	d102      	bne.n	800533e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005338:	4b26      	ldr	r3, [pc, #152]	; (80053d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800533a:	613b      	str	r3, [r7, #16]
 800533c:	e03e      	b.n	80053bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800533e:	4b23      	ldr	r3, [pc, #140]	; (80053cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f003 030c 	and.w	r3, r3, #12
 8005346:	2b0c      	cmp	r3, #12
 8005348:	d136      	bne.n	80053b8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800534a:	4b20      	ldr	r3, [pc, #128]	; (80053cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	f003 0303 	and.w	r3, r3, #3
 8005352:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005354:	4b1d      	ldr	r3, [pc, #116]	; (80053cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	091b      	lsrs	r3, r3, #4
 800535a:	f003 030f 	and.w	r3, r3, #15
 800535e:	3301      	adds	r3, #1
 8005360:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2b03      	cmp	r3, #3
 8005366:	d10c      	bne.n	8005382 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005368:	4a1a      	ldr	r2, [pc, #104]	; (80053d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005370:	4a16      	ldr	r2, [pc, #88]	; (80053cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005372:	68d2      	ldr	r2, [r2, #12]
 8005374:	0a12      	lsrs	r2, r2, #8
 8005376:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800537a:	fb02 f303 	mul.w	r3, r2, r3
 800537e:	617b      	str	r3, [r7, #20]
      break;
 8005380:	e00c      	b.n	800539c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005382:	4a13      	ldr	r2, [pc, #76]	; (80053d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	fbb2 f3f3 	udiv	r3, r2, r3
 800538a:	4a10      	ldr	r2, [pc, #64]	; (80053cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800538c:	68d2      	ldr	r2, [r2, #12]
 800538e:	0a12      	lsrs	r2, r2, #8
 8005390:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005394:	fb02 f303 	mul.w	r3, r2, r3
 8005398:	617b      	str	r3, [r7, #20]
      break;
 800539a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800539c:	4b0b      	ldr	r3, [pc, #44]	; (80053cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	0e5b      	lsrs	r3, r3, #25
 80053a2:	f003 0303 	and.w	r3, r3, #3
 80053a6:	3301      	adds	r3, #1
 80053a8:	005b      	lsls	r3, r3, #1
 80053aa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053b4:	613b      	str	r3, [r7, #16]
 80053b6:	e001      	b.n	80053bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80053b8:	2300      	movs	r3, #0
 80053ba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80053bc:	693b      	ldr	r3, [r7, #16]
}
 80053be:	4618      	mov	r0, r3
 80053c0:	371c      	adds	r7, #28
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	40021000 	.word	0x40021000
 80053d0:	00f42400 	.word	0x00f42400
 80053d4:	007a1200 	.word	0x007a1200

080053d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053d8:	b480      	push	{r7}
 80053da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053dc:	4b03      	ldr	r3, [pc, #12]	; (80053ec <HAL_RCC_GetHCLKFreq+0x14>)
 80053de:	681b      	ldr	r3, [r3, #0]
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr
 80053ea:	bf00      	nop
 80053ec:	20000000 	.word	0x20000000

080053f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80053f4:	f7ff fff0 	bl	80053d8 <HAL_RCC_GetHCLKFreq>
 80053f8:	4602      	mov	r2, r0
 80053fa:	4b06      	ldr	r3, [pc, #24]	; (8005414 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	0a1b      	lsrs	r3, r3, #8
 8005400:	f003 0307 	and.w	r3, r3, #7
 8005404:	4904      	ldr	r1, [pc, #16]	; (8005418 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005406:	5ccb      	ldrb	r3, [r1, r3]
 8005408:	f003 031f 	and.w	r3, r3, #31
 800540c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005410:	4618      	mov	r0, r3
 8005412:	bd80      	pop	{r7, pc}
 8005414:	40021000 	.word	0x40021000
 8005418:	0800b050 	.word	0x0800b050

0800541c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005420:	f7ff ffda 	bl	80053d8 <HAL_RCC_GetHCLKFreq>
 8005424:	4602      	mov	r2, r0
 8005426:	4b06      	ldr	r3, [pc, #24]	; (8005440 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	0adb      	lsrs	r3, r3, #11
 800542c:	f003 0307 	and.w	r3, r3, #7
 8005430:	4904      	ldr	r1, [pc, #16]	; (8005444 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005432:	5ccb      	ldrb	r3, [r1, r3]
 8005434:	f003 031f 	and.w	r3, r3, #31
 8005438:	fa22 f303 	lsr.w	r3, r2, r3
}
 800543c:	4618      	mov	r0, r3
 800543e:	bd80      	pop	{r7, pc}
 8005440:	40021000 	.word	0x40021000
 8005444:	0800b050 	.word	0x0800b050

08005448 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005448:	b480      	push	{r7}
 800544a:	b087      	sub	sp, #28
 800544c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800544e:	4b1e      	ldr	r3, [pc, #120]	; (80054c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	f003 0303 	and.w	r3, r3, #3
 8005456:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005458:	4b1b      	ldr	r3, [pc, #108]	; (80054c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	091b      	lsrs	r3, r3, #4
 800545e:	f003 030f 	and.w	r3, r3, #15
 8005462:	3301      	adds	r3, #1
 8005464:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	2b03      	cmp	r3, #3
 800546a:	d10c      	bne.n	8005486 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800546c:	4a17      	ldr	r2, [pc, #92]	; (80054cc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	fbb2 f3f3 	udiv	r3, r2, r3
 8005474:	4a14      	ldr	r2, [pc, #80]	; (80054c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005476:	68d2      	ldr	r2, [r2, #12]
 8005478:	0a12      	lsrs	r2, r2, #8
 800547a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800547e:	fb02 f303 	mul.w	r3, r2, r3
 8005482:	617b      	str	r3, [r7, #20]
    break;
 8005484:	e00c      	b.n	80054a0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005486:	4a12      	ldr	r2, [pc, #72]	; (80054d0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	fbb2 f3f3 	udiv	r3, r2, r3
 800548e:	4a0e      	ldr	r2, [pc, #56]	; (80054c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005490:	68d2      	ldr	r2, [r2, #12]
 8005492:	0a12      	lsrs	r2, r2, #8
 8005494:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005498:	fb02 f303 	mul.w	r3, r2, r3
 800549c:	617b      	str	r3, [r7, #20]
    break;
 800549e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80054a0:	4b09      	ldr	r3, [pc, #36]	; (80054c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80054a2:	68db      	ldr	r3, [r3, #12]
 80054a4:	0e5b      	lsrs	r3, r3, #25
 80054a6:	f003 0303 	and.w	r3, r3, #3
 80054aa:	3301      	adds	r3, #1
 80054ac:	005b      	lsls	r3, r3, #1
 80054ae:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80054b0:	697a      	ldr	r2, [r7, #20]
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054b8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80054ba:	687b      	ldr	r3, [r7, #4]
}
 80054bc:	4618      	mov	r0, r3
 80054be:	371c      	adds	r7, #28
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr
 80054c8:	40021000 	.word	0x40021000
 80054cc:	007a1200 	.word	0x007a1200
 80054d0:	00f42400 	.word	0x00f42400

080054d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80054dc:	2300      	movs	r3, #0
 80054de:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80054e0:	2300      	movs	r3, #0
 80054e2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f000 8098 	beq.w	8005622 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054f2:	2300      	movs	r3, #0
 80054f4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054f6:	4b43      	ldr	r3, [pc, #268]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d10d      	bne.n	800551e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005502:	4b40      	ldr	r3, [pc, #256]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005506:	4a3f      	ldr	r2, [pc, #252]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005508:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800550c:	6593      	str	r3, [r2, #88]	; 0x58
 800550e:	4b3d      	ldr	r3, [pc, #244]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005516:	60bb      	str	r3, [r7, #8]
 8005518:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800551a:	2301      	movs	r3, #1
 800551c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800551e:	4b3a      	ldr	r3, [pc, #232]	; (8005608 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a39      	ldr	r2, [pc, #228]	; (8005608 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005524:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005528:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800552a:	f7fd f8bf 	bl	80026ac <HAL_GetTick>
 800552e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005530:	e009      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005532:	f7fd f8bb 	bl	80026ac <HAL_GetTick>
 8005536:	4602      	mov	r2, r0
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	1ad3      	subs	r3, r2, r3
 800553c:	2b02      	cmp	r3, #2
 800553e:	d902      	bls.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	74fb      	strb	r3, [r7, #19]
        break;
 8005544:	e005      	b.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005546:	4b30      	ldr	r3, [pc, #192]	; (8005608 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800554e:	2b00      	cmp	r3, #0
 8005550:	d0ef      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005552:	7cfb      	ldrb	r3, [r7, #19]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d159      	bne.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005558:	4b2a      	ldr	r3, [pc, #168]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800555a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800555e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005562:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d01e      	beq.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800556e:	697a      	ldr	r2, [r7, #20]
 8005570:	429a      	cmp	r2, r3
 8005572:	d019      	beq.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005574:	4b23      	ldr	r3, [pc, #140]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005576:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800557a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800557e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005580:	4b20      	ldr	r3, [pc, #128]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005582:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005586:	4a1f      	ldr	r2, [pc, #124]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800558c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005590:	4b1c      	ldr	r3, [pc, #112]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005592:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005596:	4a1b      	ldr	r2, [pc, #108]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005598:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800559c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80055a0:	4a18      	ldr	r2, [pc, #96]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d016      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055b2:	f7fd f87b 	bl	80026ac <HAL_GetTick>
 80055b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055b8:	e00b      	b.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055ba:	f7fd f877 	bl	80026ac <HAL_GetTick>
 80055be:	4602      	mov	r2, r0
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d902      	bls.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80055cc:	2303      	movs	r3, #3
 80055ce:	74fb      	strb	r3, [r7, #19]
            break;
 80055d0:	e006      	b.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055d2:	4b0c      	ldr	r3, [pc, #48]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055d8:	f003 0302 	and.w	r3, r3, #2
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d0ec      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80055e0:	7cfb      	ldrb	r3, [r7, #19]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d10b      	bne.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055e6:	4b07      	ldr	r3, [pc, #28]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f4:	4903      	ldr	r1, [pc, #12]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80055fc:	e008      	b.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80055fe:	7cfb      	ldrb	r3, [r7, #19]
 8005600:	74bb      	strb	r3, [r7, #18]
 8005602:	e005      	b.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005604:	40021000 	.word	0x40021000
 8005608:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800560c:	7cfb      	ldrb	r3, [r7, #19]
 800560e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005610:	7c7b      	ldrb	r3, [r7, #17]
 8005612:	2b01      	cmp	r3, #1
 8005614:	d105      	bne.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005616:	4ba6      	ldr	r3, [pc, #664]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800561a:	4aa5      	ldr	r2, [pc, #660]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800561c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005620:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 0301 	and.w	r3, r3, #1
 800562a:	2b00      	cmp	r3, #0
 800562c:	d00a      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800562e:	4ba0      	ldr	r3, [pc, #640]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005630:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005634:	f023 0203 	bic.w	r2, r3, #3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	499c      	ldr	r1, [pc, #624]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800563e:	4313      	orrs	r3, r2
 8005640:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 0302 	and.w	r3, r3, #2
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00a      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005650:	4b97      	ldr	r3, [pc, #604]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005652:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005656:	f023 020c 	bic.w	r2, r3, #12
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	4994      	ldr	r1, [pc, #592]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005660:	4313      	orrs	r3, r2
 8005662:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0304 	and.w	r3, r3, #4
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00a      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005672:	4b8f      	ldr	r3, [pc, #572]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005674:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005678:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	498b      	ldr	r1, [pc, #556]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005682:	4313      	orrs	r3, r2
 8005684:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 0308 	and.w	r3, r3, #8
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00a      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005694:	4b86      	ldr	r3, [pc, #536]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800569a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	4983      	ldr	r1, [pc, #524]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0320 	and.w	r3, r3, #32
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00a      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80056b6:	4b7e      	ldr	r3, [pc, #504]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056bc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	695b      	ldr	r3, [r3, #20]
 80056c4:	497a      	ldr	r1, [pc, #488]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00a      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056d8:	4b75      	ldr	r3, [pc, #468]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056de:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	4972      	ldr	r1, [pc, #456]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00a      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80056fa:	4b6d      	ldr	r3, [pc, #436]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005700:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	69db      	ldr	r3, [r3, #28]
 8005708:	4969      	ldr	r1, [pc, #420]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800570a:	4313      	orrs	r3, r2
 800570c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00a      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800571c:	4b64      	ldr	r3, [pc, #400]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800571e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005722:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a1b      	ldr	r3, [r3, #32]
 800572a:	4961      	ldr	r1, [pc, #388]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800572c:	4313      	orrs	r3, r2
 800572e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00a      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800573e:	4b5c      	ldr	r3, [pc, #368]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005744:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574c:	4958      	ldr	r1, [pc, #352]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800574e:	4313      	orrs	r3, r2
 8005750:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800575c:	2b00      	cmp	r3, #0
 800575e:	d015      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005760:	4b53      	ldr	r3, [pc, #332]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005766:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800576e:	4950      	ldr	r1, [pc, #320]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005770:	4313      	orrs	r3, r2
 8005772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800577a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800577e:	d105      	bne.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005780:	4b4b      	ldr	r3, [pc, #300]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	4a4a      	ldr	r2, [pc, #296]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005786:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800578a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005794:	2b00      	cmp	r3, #0
 8005796:	d015      	beq.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005798:	4b45      	ldr	r3, [pc, #276]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800579a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800579e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057a6:	4942      	ldr	r1, [pc, #264]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057a8:	4313      	orrs	r3, r2
 80057aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80057b6:	d105      	bne.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057b8:	4b3d      	ldr	r3, [pc, #244]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	4a3c      	ldr	r2, [pc, #240]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80057c2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d015      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80057d0:	4b37      	ldr	r3, [pc, #220]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057d6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057de:	4934      	ldr	r1, [pc, #208]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057e0:	4313      	orrs	r3, r2
 80057e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80057ee:	d105      	bne.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057f0:	4b2f      	ldr	r3, [pc, #188]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057f2:	68db      	ldr	r3, [r3, #12]
 80057f4:	4a2e      	ldr	r2, [pc, #184]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80057fa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d015      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005808:	4b29      	ldr	r3, [pc, #164]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800580a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800580e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005816:	4926      	ldr	r1, [pc, #152]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005818:	4313      	orrs	r3, r2
 800581a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005822:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005826:	d105      	bne.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005828:	4b21      	ldr	r3, [pc, #132]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	4a20      	ldr	r2, [pc, #128]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800582e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005832:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d015      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005840:	4b1b      	ldr	r3, [pc, #108]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005846:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800584e:	4918      	ldr	r1, [pc, #96]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005850:	4313      	orrs	r3, r2
 8005852:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800585a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800585e:	d105      	bne.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005860:	4b13      	ldr	r3, [pc, #76]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	4a12      	ldr	r2, [pc, #72]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005866:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800586a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005874:	2b00      	cmp	r3, #0
 8005876:	d015      	beq.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005878:	4b0d      	ldr	r3, [pc, #52]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800587a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800587e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005886:	490a      	ldr	r1, [pc, #40]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005888:	4313      	orrs	r3, r2
 800588a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005892:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005896:	d105      	bne.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005898:	4b05      	ldr	r3, [pc, #20]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	4a04      	ldr	r2, [pc, #16]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800589e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80058a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3718      	adds	r7, #24
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	40021000 	.word	0x40021000

080058b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b082      	sub	sp, #8
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d101      	bne.n	80058c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e049      	b.n	800595a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d106      	bne.n	80058e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f7fc fc2c 	bl	8002138 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2202      	movs	r2, #2
 80058e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	3304      	adds	r3, #4
 80058f0:	4619      	mov	r1, r3
 80058f2:	4610      	mov	r0, r2
 80058f4:	f000 fc98 	bl	8006228 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3708      	adds	r7, #8
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}

08005962 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005962:	b580      	push	{r7, lr}
 8005964:	b082      	sub	sp, #8
 8005966:	af00      	add	r7, sp, #0
 8005968:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d101      	bne.n	8005974 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e049      	b.n	8005a08 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800597a:	b2db      	uxtb	r3, r3
 800597c:	2b00      	cmp	r3, #0
 800597e:	d106      	bne.n	800598e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f000 f841 	bl	8005a10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2202      	movs	r2, #2
 8005992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	3304      	adds	r3, #4
 800599e:	4619      	mov	r1, r3
 80059a0:	4610      	mov	r0, r2
 80059a2:	f000 fc41 	bl	8006228 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2201      	movs	r2, #1
 80059aa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2201      	movs	r2, #1
 80059b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2201      	movs	r2, #1
 80059c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2201      	movs	r2, #1
 80059ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2201      	movs	r2, #1
 80059da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2201      	movs	r2, #1
 80059f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2201      	movs	r2, #1
 80059fa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2201      	movs	r2, #1
 8005a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a06:	2300      	movs	r3, #0
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3708      	adds	r7, #8
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005a18:	bf00      	nop
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d109      	bne.n	8005a48 <HAL_TIM_PWM_Start+0x24>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	bf14      	ite	ne
 8005a40:	2301      	movne	r3, #1
 8005a42:	2300      	moveq	r3, #0
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	e03c      	b.n	8005ac2 <HAL_TIM_PWM_Start+0x9e>
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	2b04      	cmp	r3, #4
 8005a4c:	d109      	bne.n	8005a62 <HAL_TIM_PWM_Start+0x3e>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	bf14      	ite	ne
 8005a5a:	2301      	movne	r3, #1
 8005a5c:	2300      	moveq	r3, #0
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	e02f      	b.n	8005ac2 <HAL_TIM_PWM_Start+0x9e>
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	2b08      	cmp	r3, #8
 8005a66:	d109      	bne.n	8005a7c <HAL_TIM_PWM_Start+0x58>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	bf14      	ite	ne
 8005a74:	2301      	movne	r3, #1
 8005a76:	2300      	moveq	r3, #0
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	e022      	b.n	8005ac2 <HAL_TIM_PWM_Start+0x9e>
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	2b0c      	cmp	r3, #12
 8005a80:	d109      	bne.n	8005a96 <HAL_TIM_PWM_Start+0x72>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	bf14      	ite	ne
 8005a8e:	2301      	movne	r3, #1
 8005a90:	2300      	moveq	r3, #0
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	e015      	b.n	8005ac2 <HAL_TIM_PWM_Start+0x9e>
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	2b10      	cmp	r3, #16
 8005a9a:	d109      	bne.n	8005ab0 <HAL_TIM_PWM_Start+0x8c>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	bf14      	ite	ne
 8005aa8:	2301      	movne	r3, #1
 8005aaa:	2300      	moveq	r3, #0
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	e008      	b.n	8005ac2 <HAL_TIM_PWM_Start+0x9e>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	bf14      	ite	ne
 8005abc:	2301      	movne	r3, #1
 8005abe:	2300      	moveq	r3, #0
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d001      	beq.n	8005aca <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e097      	b.n	8005bfa <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d104      	bne.n	8005ada <HAL_TIM_PWM_Start+0xb6>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2202      	movs	r2, #2
 8005ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ad8:	e023      	b.n	8005b22 <HAL_TIM_PWM_Start+0xfe>
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	2b04      	cmp	r3, #4
 8005ade:	d104      	bne.n	8005aea <HAL_TIM_PWM_Start+0xc6>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2202      	movs	r2, #2
 8005ae4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ae8:	e01b      	b.n	8005b22 <HAL_TIM_PWM_Start+0xfe>
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	2b08      	cmp	r3, #8
 8005aee:	d104      	bne.n	8005afa <HAL_TIM_PWM_Start+0xd6>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2202      	movs	r2, #2
 8005af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005af8:	e013      	b.n	8005b22 <HAL_TIM_PWM_Start+0xfe>
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	2b0c      	cmp	r3, #12
 8005afe:	d104      	bne.n	8005b0a <HAL_TIM_PWM_Start+0xe6>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2202      	movs	r2, #2
 8005b04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b08:	e00b      	b.n	8005b22 <HAL_TIM_PWM_Start+0xfe>
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	2b10      	cmp	r3, #16
 8005b0e:	d104      	bne.n	8005b1a <HAL_TIM_PWM_Start+0xf6>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2202      	movs	r2, #2
 8005b14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b18:	e003      	b.n	8005b22 <HAL_TIM_PWM_Start+0xfe>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2202      	movs	r2, #2
 8005b1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2201      	movs	r2, #1
 8005b28:	6839      	ldr	r1, [r7, #0]
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f001 f8c8 	bl	8006cc0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a33      	ldr	r2, [pc, #204]	; (8005c04 <HAL_TIM_PWM_Start+0x1e0>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d013      	beq.n	8005b62 <HAL_TIM_PWM_Start+0x13e>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a32      	ldr	r2, [pc, #200]	; (8005c08 <HAL_TIM_PWM_Start+0x1e4>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d00e      	beq.n	8005b62 <HAL_TIM_PWM_Start+0x13e>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a30      	ldr	r2, [pc, #192]	; (8005c0c <HAL_TIM_PWM_Start+0x1e8>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d009      	beq.n	8005b62 <HAL_TIM_PWM_Start+0x13e>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a2f      	ldr	r2, [pc, #188]	; (8005c10 <HAL_TIM_PWM_Start+0x1ec>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d004      	beq.n	8005b62 <HAL_TIM_PWM_Start+0x13e>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a2d      	ldr	r2, [pc, #180]	; (8005c14 <HAL_TIM_PWM_Start+0x1f0>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d101      	bne.n	8005b66 <HAL_TIM_PWM_Start+0x142>
 8005b62:	2301      	movs	r3, #1
 8005b64:	e000      	b.n	8005b68 <HAL_TIM_PWM_Start+0x144>
 8005b66:	2300      	movs	r3, #0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d007      	beq.n	8005b7c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005b7a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a20      	ldr	r2, [pc, #128]	; (8005c04 <HAL_TIM_PWM_Start+0x1e0>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d018      	beq.n	8005bb8 <HAL_TIM_PWM_Start+0x194>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b8e:	d013      	beq.n	8005bb8 <HAL_TIM_PWM_Start+0x194>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a20      	ldr	r2, [pc, #128]	; (8005c18 <HAL_TIM_PWM_Start+0x1f4>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d00e      	beq.n	8005bb8 <HAL_TIM_PWM_Start+0x194>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a1f      	ldr	r2, [pc, #124]	; (8005c1c <HAL_TIM_PWM_Start+0x1f8>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d009      	beq.n	8005bb8 <HAL_TIM_PWM_Start+0x194>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a17      	ldr	r2, [pc, #92]	; (8005c08 <HAL_TIM_PWM_Start+0x1e4>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d004      	beq.n	8005bb8 <HAL_TIM_PWM_Start+0x194>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a16      	ldr	r2, [pc, #88]	; (8005c0c <HAL_TIM_PWM_Start+0x1e8>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d115      	bne.n	8005be4 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	689a      	ldr	r2, [r3, #8]
 8005bbe:	4b18      	ldr	r3, [pc, #96]	; (8005c20 <HAL_TIM_PWM_Start+0x1fc>)
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2b06      	cmp	r3, #6
 8005bc8:	d015      	beq.n	8005bf6 <HAL_TIM_PWM_Start+0x1d2>
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bd0:	d011      	beq.n	8005bf6 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f042 0201 	orr.w	r2, r2, #1
 8005be0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005be2:	e008      	b.n	8005bf6 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f042 0201 	orr.w	r2, r2, #1
 8005bf2:	601a      	str	r2, [r3, #0]
 8005bf4:	e000      	b.n	8005bf8 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bf6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3710      	adds	r7, #16
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop
 8005c04:	40012c00 	.word	0x40012c00
 8005c08:	40013400 	.word	0x40013400
 8005c0c:	40014000 	.word	0x40014000
 8005c10:	40014400 	.word	0x40014400
 8005c14:	40014800 	.word	0x40014800
 8005c18:	40000400 	.word	0x40000400
 8005c1c:	40000800 	.word	0x40000800
 8005c20:	00010007 	.word	0x00010007

08005c24 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b082      	sub	sp, #8
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d101      	bne.n	8005c36 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e049      	b.n	8005cca <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d106      	bne.n	8005c50 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f7fc fa94 	bl	8002178 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2202      	movs	r2, #2
 8005c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	3304      	adds	r3, #4
 8005c60:	4619      	mov	r1, r3
 8005c62:	4610      	mov	r0, r2
 8005c64:	f000 fae0 	bl	8006228 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3708      	adds	r7, #8
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b086      	sub	sp, #24
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	60f8      	str	r0, [r7, #12]
 8005cda:	60b9      	str	r1, [r7, #8]
 8005cdc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d101      	bne.n	8005cf0 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005cec:	2302      	movs	r3, #2
 8005cee:	e088      	b.n	8005e02 <HAL_TIM_IC_ConfigChannel+0x130>
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d11b      	bne.n	8005d36 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005d0e:	f000 fe1d 	bl	800694c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	699a      	ldr	r2, [r3, #24]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f022 020c 	bic.w	r2, r2, #12
 8005d20:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	6999      	ldr	r1, [r3, #24]
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	689a      	ldr	r2, [r3, #8]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	430a      	orrs	r2, r1
 8005d32:	619a      	str	r2, [r3, #24]
 8005d34:	e060      	b.n	8005df8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2b04      	cmp	r3, #4
 8005d3a:	d11c      	bne.n	8005d76 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005d4c:	f000 fe95 	bl	8006a7a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	699a      	ldr	r2, [r3, #24]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005d5e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6999      	ldr	r1, [r3, #24]
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	021a      	lsls	r2, r3, #8
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	430a      	orrs	r2, r1
 8005d72:	619a      	str	r2, [r3, #24]
 8005d74:	e040      	b.n	8005df8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2b08      	cmp	r3, #8
 8005d7a:	d11b      	bne.n	8005db4 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005d8c:	f000 fee2 	bl	8006b54 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	69da      	ldr	r2, [r3, #28]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f022 020c 	bic.w	r2, r2, #12
 8005d9e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	69d9      	ldr	r1, [r3, #28]
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	689a      	ldr	r2, [r3, #8]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	430a      	orrs	r2, r1
 8005db0:	61da      	str	r2, [r3, #28]
 8005db2:	e021      	b.n	8005df8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b0c      	cmp	r3, #12
 8005db8:	d11c      	bne.n	8005df4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005dca:	f000 feff 	bl	8006bcc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	69da      	ldr	r2, [r3, #28]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005ddc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	69d9      	ldr	r1, [r3, #28]
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	021a      	lsls	r2, r3, #8
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	430a      	orrs	r2, r1
 8005df0:	61da      	str	r2, [r3, #28]
 8005df2:	e001      	b.n	8005df8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e00:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3718      	adds	r7, #24
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
	...

08005e0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b086      	sub	sp, #24
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d101      	bne.n	8005e2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005e26:	2302      	movs	r3, #2
 8005e28:	e0ff      	b.n	800602a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2b14      	cmp	r3, #20
 8005e36:	f200 80f0 	bhi.w	800601a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005e3a:	a201      	add	r2, pc, #4	; (adr r2, 8005e40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e40:	08005e95 	.word	0x08005e95
 8005e44:	0800601b 	.word	0x0800601b
 8005e48:	0800601b 	.word	0x0800601b
 8005e4c:	0800601b 	.word	0x0800601b
 8005e50:	08005ed5 	.word	0x08005ed5
 8005e54:	0800601b 	.word	0x0800601b
 8005e58:	0800601b 	.word	0x0800601b
 8005e5c:	0800601b 	.word	0x0800601b
 8005e60:	08005f17 	.word	0x08005f17
 8005e64:	0800601b 	.word	0x0800601b
 8005e68:	0800601b 	.word	0x0800601b
 8005e6c:	0800601b 	.word	0x0800601b
 8005e70:	08005f57 	.word	0x08005f57
 8005e74:	0800601b 	.word	0x0800601b
 8005e78:	0800601b 	.word	0x0800601b
 8005e7c:	0800601b 	.word	0x0800601b
 8005e80:	08005f99 	.word	0x08005f99
 8005e84:	0800601b 	.word	0x0800601b
 8005e88:	0800601b 	.word	0x0800601b
 8005e8c:	0800601b 	.word	0x0800601b
 8005e90:	08005fd9 	.word	0x08005fd9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68b9      	ldr	r1, [r7, #8]
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f000 fa60 	bl	8006360 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	699a      	ldr	r2, [r3, #24]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f042 0208 	orr.w	r2, r2, #8
 8005eae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	699a      	ldr	r2, [r3, #24]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f022 0204 	bic.w	r2, r2, #4
 8005ebe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	6999      	ldr	r1, [r3, #24]
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	691a      	ldr	r2, [r3, #16]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	619a      	str	r2, [r3, #24]
      break;
 8005ed2:	e0a5      	b.n	8006020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68b9      	ldr	r1, [r7, #8]
 8005eda:	4618      	mov	r0, r3
 8005edc:	f000 fad0 	bl	8006480 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	699a      	ldr	r2, [r3, #24]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005eee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	699a      	ldr	r2, [r3, #24]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005efe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	6999      	ldr	r1, [r3, #24]
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	691b      	ldr	r3, [r3, #16]
 8005f0a:	021a      	lsls	r2, r3, #8
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	430a      	orrs	r2, r1
 8005f12:	619a      	str	r2, [r3, #24]
      break;
 8005f14:	e084      	b.n	8006020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	68b9      	ldr	r1, [r7, #8]
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f000 fb39 	bl	8006594 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	69da      	ldr	r2, [r3, #28]
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f042 0208 	orr.w	r2, r2, #8
 8005f30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	69da      	ldr	r2, [r3, #28]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f022 0204 	bic.w	r2, r2, #4
 8005f40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	69d9      	ldr	r1, [r3, #28]
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	691a      	ldr	r2, [r3, #16]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	430a      	orrs	r2, r1
 8005f52:	61da      	str	r2, [r3, #28]
      break;
 8005f54:	e064      	b.n	8006020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68b9      	ldr	r1, [r7, #8]
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f000 fba1 	bl	80066a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	69da      	ldr	r2, [r3, #28]
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	69da      	ldr	r2, [r3, #28]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	69d9      	ldr	r1, [r3, #28]
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	691b      	ldr	r3, [r3, #16]
 8005f8c:	021a      	lsls	r2, r3, #8
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	430a      	orrs	r2, r1
 8005f94:	61da      	str	r2, [r3, #28]
      break;
 8005f96:	e043      	b.n	8006020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68b9      	ldr	r1, [r7, #8]
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f000 fc0a 	bl	80067b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f042 0208 	orr.w	r2, r2, #8
 8005fb2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f022 0204 	bic.w	r2, r2, #4
 8005fc2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	691a      	ldr	r2, [r3, #16]
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	430a      	orrs	r2, r1
 8005fd4:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8005fd6:	e023      	b.n	8006020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	68b9      	ldr	r1, [r7, #8]
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f000 fc4e 	bl	8006880 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ff2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006002:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	021a      	lsls	r2, r3, #8
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	430a      	orrs	r2, r1
 8006016:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006018:	e002      	b.n	8006020 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	75fb      	strb	r3, [r7, #23]
      break;
 800601e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2200      	movs	r2, #0
 8006024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006028:	7dfb      	ldrb	r3, [r7, #23]
}
 800602a:	4618      	mov	r0, r3
 800602c:	3718      	adds	r7, #24
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop

08006034 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b084      	sub	sp, #16
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800603e:	2300      	movs	r3, #0
 8006040:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006048:	2b01      	cmp	r3, #1
 800604a:	d101      	bne.n	8006050 <HAL_TIM_ConfigClockSource+0x1c>
 800604c:	2302      	movs	r3, #2
 800604e:	e0de      	b.n	800620e <HAL_TIM_ConfigClockSource+0x1da>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2202      	movs	r2, #2
 800605c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800606e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006072:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800607a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68ba      	ldr	r2, [r7, #8]
 8006082:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a63      	ldr	r2, [pc, #396]	; (8006218 <HAL_TIM_ConfigClockSource+0x1e4>)
 800608a:	4293      	cmp	r3, r2
 800608c:	f000 80a9 	beq.w	80061e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8006090:	4a61      	ldr	r2, [pc, #388]	; (8006218 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006092:	4293      	cmp	r3, r2
 8006094:	f200 80ae 	bhi.w	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8006098:	4a60      	ldr	r2, [pc, #384]	; (800621c <HAL_TIM_ConfigClockSource+0x1e8>)
 800609a:	4293      	cmp	r3, r2
 800609c:	f000 80a1 	beq.w	80061e2 <HAL_TIM_ConfigClockSource+0x1ae>
 80060a0:	4a5e      	ldr	r2, [pc, #376]	; (800621c <HAL_TIM_ConfigClockSource+0x1e8>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	f200 80a6 	bhi.w	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80060a8:	4a5d      	ldr	r2, [pc, #372]	; (8006220 <HAL_TIM_ConfigClockSource+0x1ec>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	f000 8099 	beq.w	80061e2 <HAL_TIM_ConfigClockSource+0x1ae>
 80060b0:	4a5b      	ldr	r2, [pc, #364]	; (8006220 <HAL_TIM_ConfigClockSource+0x1ec>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	f200 809e 	bhi.w	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80060b8:	4a5a      	ldr	r2, [pc, #360]	; (8006224 <HAL_TIM_ConfigClockSource+0x1f0>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	f000 8091 	beq.w	80061e2 <HAL_TIM_ConfigClockSource+0x1ae>
 80060c0:	4a58      	ldr	r2, [pc, #352]	; (8006224 <HAL_TIM_ConfigClockSource+0x1f0>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	f200 8096 	bhi.w	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80060c8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80060cc:	f000 8089 	beq.w	80061e2 <HAL_TIM_ConfigClockSource+0x1ae>
 80060d0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80060d4:	f200 808e 	bhi.w	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80060d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060dc:	d03e      	beq.n	800615c <HAL_TIM_ConfigClockSource+0x128>
 80060de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060e2:	f200 8087 	bhi.w	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80060e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060ea:	f000 8086 	beq.w	80061fa <HAL_TIM_ConfigClockSource+0x1c6>
 80060ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060f2:	d87f      	bhi.n	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80060f4:	2b70      	cmp	r3, #112	; 0x70
 80060f6:	d01a      	beq.n	800612e <HAL_TIM_ConfigClockSource+0xfa>
 80060f8:	2b70      	cmp	r3, #112	; 0x70
 80060fa:	d87b      	bhi.n	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80060fc:	2b60      	cmp	r3, #96	; 0x60
 80060fe:	d050      	beq.n	80061a2 <HAL_TIM_ConfigClockSource+0x16e>
 8006100:	2b60      	cmp	r3, #96	; 0x60
 8006102:	d877      	bhi.n	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8006104:	2b50      	cmp	r3, #80	; 0x50
 8006106:	d03c      	beq.n	8006182 <HAL_TIM_ConfigClockSource+0x14e>
 8006108:	2b50      	cmp	r3, #80	; 0x50
 800610a:	d873      	bhi.n	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
 800610c:	2b40      	cmp	r3, #64	; 0x40
 800610e:	d058      	beq.n	80061c2 <HAL_TIM_ConfigClockSource+0x18e>
 8006110:	2b40      	cmp	r3, #64	; 0x40
 8006112:	d86f      	bhi.n	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8006114:	2b30      	cmp	r3, #48	; 0x30
 8006116:	d064      	beq.n	80061e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8006118:	2b30      	cmp	r3, #48	; 0x30
 800611a:	d86b      	bhi.n	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
 800611c:	2b20      	cmp	r3, #32
 800611e:	d060      	beq.n	80061e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8006120:	2b20      	cmp	r3, #32
 8006122:	d867      	bhi.n	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8006124:	2b00      	cmp	r3, #0
 8006126:	d05c      	beq.n	80061e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8006128:	2b10      	cmp	r3, #16
 800612a:	d05a      	beq.n	80061e2 <HAL_TIM_ConfigClockSource+0x1ae>
 800612c:	e062      	b.n	80061f4 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800613e:	f000 fd9f 	bl	8006c80 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006150:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	68ba      	ldr	r2, [r7, #8]
 8006158:	609a      	str	r2, [r3, #8]
      break;
 800615a:	e04f      	b.n	80061fc <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800616c:	f000 fd88 	bl	8006c80 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	689a      	ldr	r2, [r3, #8]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800617e:	609a      	str	r2, [r3, #8]
      break;
 8006180:	e03c      	b.n	80061fc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800618e:	461a      	mov	r2, r3
 8006190:	f000 fc44 	bl	8006a1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2150      	movs	r1, #80	; 0x50
 800619a:	4618      	mov	r0, r3
 800619c:	f000 fd53 	bl	8006c46 <TIM_ITRx_SetConfig>
      break;
 80061a0:	e02c      	b.n	80061fc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80061ae:	461a      	mov	r2, r3
 80061b0:	f000 fca0 	bl	8006af4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	2160      	movs	r1, #96	; 0x60
 80061ba:	4618      	mov	r0, r3
 80061bc:	f000 fd43 	bl	8006c46 <TIM_ITRx_SetConfig>
      break;
 80061c0:	e01c      	b.n	80061fc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061ce:	461a      	mov	r2, r3
 80061d0:	f000 fc24 	bl	8006a1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2140      	movs	r1, #64	; 0x40
 80061da:	4618      	mov	r0, r3
 80061dc:	f000 fd33 	bl	8006c46 <TIM_ITRx_SetConfig>
      break;
 80061e0:	e00c      	b.n	80061fc <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4619      	mov	r1, r3
 80061ec:	4610      	mov	r0, r2
 80061ee:	f000 fd2a 	bl	8006c46 <TIM_ITRx_SetConfig>
      break;
 80061f2:	e003      	b.n	80061fc <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	73fb      	strb	r3, [r7, #15]
      break;
 80061f8:	e000      	b.n	80061fc <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 80061fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800620c:	7bfb      	ldrb	r3, [r7, #15]
}
 800620e:	4618      	mov	r0, r3
 8006210:	3710      	adds	r7, #16
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	00100070 	.word	0x00100070
 800621c:	00100040 	.word	0x00100040
 8006220:	00100030 	.word	0x00100030
 8006224:	00100020 	.word	0x00100020

08006228 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a42      	ldr	r2, [pc, #264]	; (8006344 <TIM_Base_SetConfig+0x11c>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d00f      	beq.n	8006260 <TIM_Base_SetConfig+0x38>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006246:	d00b      	beq.n	8006260 <TIM_Base_SetConfig+0x38>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a3f      	ldr	r2, [pc, #252]	; (8006348 <TIM_Base_SetConfig+0x120>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d007      	beq.n	8006260 <TIM_Base_SetConfig+0x38>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a3e      	ldr	r2, [pc, #248]	; (800634c <TIM_Base_SetConfig+0x124>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d003      	beq.n	8006260 <TIM_Base_SetConfig+0x38>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a3d      	ldr	r2, [pc, #244]	; (8006350 <TIM_Base_SetConfig+0x128>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d108      	bne.n	8006272 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006266:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	68fa      	ldr	r2, [r7, #12]
 800626e:	4313      	orrs	r3, r2
 8006270:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a33      	ldr	r2, [pc, #204]	; (8006344 <TIM_Base_SetConfig+0x11c>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d01b      	beq.n	80062b2 <TIM_Base_SetConfig+0x8a>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006280:	d017      	beq.n	80062b2 <TIM_Base_SetConfig+0x8a>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a30      	ldr	r2, [pc, #192]	; (8006348 <TIM_Base_SetConfig+0x120>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d013      	beq.n	80062b2 <TIM_Base_SetConfig+0x8a>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a2f      	ldr	r2, [pc, #188]	; (800634c <TIM_Base_SetConfig+0x124>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d00f      	beq.n	80062b2 <TIM_Base_SetConfig+0x8a>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a2e      	ldr	r2, [pc, #184]	; (8006350 <TIM_Base_SetConfig+0x128>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d00b      	beq.n	80062b2 <TIM_Base_SetConfig+0x8a>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a2d      	ldr	r2, [pc, #180]	; (8006354 <TIM_Base_SetConfig+0x12c>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d007      	beq.n	80062b2 <TIM_Base_SetConfig+0x8a>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a2c      	ldr	r2, [pc, #176]	; (8006358 <TIM_Base_SetConfig+0x130>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d003      	beq.n	80062b2 <TIM_Base_SetConfig+0x8a>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a2b      	ldr	r2, [pc, #172]	; (800635c <TIM_Base_SetConfig+0x134>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d108      	bne.n	80062c4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	695b      	ldr	r3, [r3, #20]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	689a      	ldr	r2, [r3, #8]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a16      	ldr	r2, [pc, #88]	; (8006344 <TIM_Base_SetConfig+0x11c>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d00f      	beq.n	8006310 <TIM_Base_SetConfig+0xe8>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4a17      	ldr	r2, [pc, #92]	; (8006350 <TIM_Base_SetConfig+0x128>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d00b      	beq.n	8006310 <TIM_Base_SetConfig+0xe8>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	4a16      	ldr	r2, [pc, #88]	; (8006354 <TIM_Base_SetConfig+0x12c>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d007      	beq.n	8006310 <TIM_Base_SetConfig+0xe8>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a15      	ldr	r2, [pc, #84]	; (8006358 <TIM_Base_SetConfig+0x130>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d003      	beq.n	8006310 <TIM_Base_SetConfig+0xe8>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4a14      	ldr	r2, [pc, #80]	; (800635c <TIM_Base_SetConfig+0x134>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d103      	bne.n	8006318 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	691a      	ldr	r2, [r3, #16]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	2b01      	cmp	r3, #1
 8006328:	d105      	bne.n	8006336 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	f023 0201 	bic.w	r2, r3, #1
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	611a      	str	r2, [r3, #16]
  }
}
 8006336:	bf00      	nop
 8006338:	3714      	adds	r7, #20
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
 8006342:	bf00      	nop
 8006344:	40012c00 	.word	0x40012c00
 8006348:	40000400 	.word	0x40000400
 800634c:	40000800 	.word	0x40000800
 8006350:	40013400 	.word	0x40013400
 8006354:	40014000 	.word	0x40014000
 8006358:	40014400 	.word	0x40014400
 800635c:	40014800 	.word	0x40014800

08006360 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006360:	b480      	push	{r7}
 8006362:	b087      	sub	sp, #28
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a1b      	ldr	r3, [r3, #32]
 8006374:	f023 0201 	bic.w	r2, r3, #1
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	699b      	ldr	r3, [r3, #24]
 8006386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800638e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f023 0303 	bic.w	r3, r3, #3
 800639a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68fa      	ldr	r2, [r7, #12]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	f023 0302 	bic.w	r3, r3, #2
 80063ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	697a      	ldr	r2, [r7, #20]
 80063b4:	4313      	orrs	r3, r2
 80063b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a2c      	ldr	r2, [pc, #176]	; (800646c <TIM_OC1_SetConfig+0x10c>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d00f      	beq.n	80063e0 <TIM_OC1_SetConfig+0x80>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	4a2b      	ldr	r2, [pc, #172]	; (8006470 <TIM_OC1_SetConfig+0x110>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d00b      	beq.n	80063e0 <TIM_OC1_SetConfig+0x80>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	4a2a      	ldr	r2, [pc, #168]	; (8006474 <TIM_OC1_SetConfig+0x114>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d007      	beq.n	80063e0 <TIM_OC1_SetConfig+0x80>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	4a29      	ldr	r2, [pc, #164]	; (8006478 <TIM_OC1_SetConfig+0x118>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d003      	beq.n	80063e0 <TIM_OC1_SetConfig+0x80>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	4a28      	ldr	r2, [pc, #160]	; (800647c <TIM_OC1_SetConfig+0x11c>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d10c      	bne.n	80063fa <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	f023 0308 	bic.w	r3, r3, #8
 80063e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	697a      	ldr	r2, [r7, #20]
 80063ee:	4313      	orrs	r3, r2
 80063f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	f023 0304 	bic.w	r3, r3, #4
 80063f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	4a1b      	ldr	r2, [pc, #108]	; (800646c <TIM_OC1_SetConfig+0x10c>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d00f      	beq.n	8006422 <TIM_OC1_SetConfig+0xc2>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a1a      	ldr	r2, [pc, #104]	; (8006470 <TIM_OC1_SetConfig+0x110>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d00b      	beq.n	8006422 <TIM_OC1_SetConfig+0xc2>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	4a19      	ldr	r2, [pc, #100]	; (8006474 <TIM_OC1_SetConfig+0x114>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d007      	beq.n	8006422 <TIM_OC1_SetConfig+0xc2>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	4a18      	ldr	r2, [pc, #96]	; (8006478 <TIM_OC1_SetConfig+0x118>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d003      	beq.n	8006422 <TIM_OC1_SetConfig+0xc2>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	4a17      	ldr	r2, [pc, #92]	; (800647c <TIM_OC1_SetConfig+0x11c>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d111      	bne.n	8006446 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006428:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006430:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	695b      	ldr	r3, [r3, #20]
 8006436:	693a      	ldr	r2, [r7, #16]
 8006438:	4313      	orrs	r3, r2
 800643a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	699b      	ldr	r3, [r3, #24]
 8006440:	693a      	ldr	r2, [r7, #16]
 8006442:	4313      	orrs	r3, r2
 8006444:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	693a      	ldr	r2, [r7, #16]
 800644a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	685a      	ldr	r2, [r3, #4]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	697a      	ldr	r2, [r7, #20]
 800645e:	621a      	str	r2, [r3, #32]
}
 8006460:	bf00      	nop
 8006462:	371c      	adds	r7, #28
 8006464:	46bd      	mov	sp, r7
 8006466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646a:	4770      	bx	lr
 800646c:	40012c00 	.word	0x40012c00
 8006470:	40013400 	.word	0x40013400
 8006474:	40014000 	.word	0x40014000
 8006478:	40014400 	.word	0x40014400
 800647c:	40014800 	.word	0x40014800

08006480 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006480:	b480      	push	{r7}
 8006482:	b087      	sub	sp, #28
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6a1b      	ldr	r3, [r3, #32]
 800648e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a1b      	ldr	r3, [r3, #32]
 8006494:	f023 0210 	bic.w	r2, r3, #16
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	699b      	ldr	r3, [r3, #24]
 80064a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80064ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	021b      	lsls	r3, r3, #8
 80064c2:	68fa      	ldr	r2, [r7, #12]
 80064c4:	4313      	orrs	r3, r2
 80064c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	f023 0320 	bic.w	r3, r3, #32
 80064ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	011b      	lsls	r3, r3, #4
 80064d6:	697a      	ldr	r2, [r7, #20]
 80064d8:	4313      	orrs	r3, r2
 80064da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4a28      	ldr	r2, [pc, #160]	; (8006580 <TIM_OC2_SetConfig+0x100>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d003      	beq.n	80064ec <TIM_OC2_SetConfig+0x6c>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a27      	ldr	r2, [pc, #156]	; (8006584 <TIM_OC2_SetConfig+0x104>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d10d      	bne.n	8006508 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	68db      	ldr	r3, [r3, #12]
 80064f8:	011b      	lsls	r3, r3, #4
 80064fa:	697a      	ldr	r2, [r7, #20]
 80064fc:	4313      	orrs	r3, r2
 80064fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006506:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a1d      	ldr	r2, [pc, #116]	; (8006580 <TIM_OC2_SetConfig+0x100>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d00f      	beq.n	8006530 <TIM_OC2_SetConfig+0xb0>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a1c      	ldr	r2, [pc, #112]	; (8006584 <TIM_OC2_SetConfig+0x104>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d00b      	beq.n	8006530 <TIM_OC2_SetConfig+0xb0>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a1b      	ldr	r2, [pc, #108]	; (8006588 <TIM_OC2_SetConfig+0x108>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d007      	beq.n	8006530 <TIM_OC2_SetConfig+0xb0>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a1a      	ldr	r2, [pc, #104]	; (800658c <TIM_OC2_SetConfig+0x10c>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d003      	beq.n	8006530 <TIM_OC2_SetConfig+0xb0>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a19      	ldr	r2, [pc, #100]	; (8006590 <TIM_OC2_SetConfig+0x110>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d113      	bne.n	8006558 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006536:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800653e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	695b      	ldr	r3, [r3, #20]
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	4313      	orrs	r3, r2
 800654a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	699b      	ldr	r3, [r3, #24]
 8006550:	009b      	lsls	r3, r3, #2
 8006552:	693a      	ldr	r2, [r7, #16]
 8006554:	4313      	orrs	r3, r2
 8006556:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	685a      	ldr	r2, [r3, #4]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	697a      	ldr	r2, [r7, #20]
 8006570:	621a      	str	r2, [r3, #32]
}
 8006572:	bf00      	nop
 8006574:	371c      	adds	r7, #28
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	40012c00 	.word	0x40012c00
 8006584:	40013400 	.word	0x40013400
 8006588:	40014000 	.word	0x40014000
 800658c:	40014400 	.word	0x40014400
 8006590:	40014800 	.word	0x40014800

08006594 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006594:	b480      	push	{r7}
 8006596:	b087      	sub	sp, #28
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a1b      	ldr	r3, [r3, #32]
 80065a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6a1b      	ldr	r3, [r3, #32]
 80065a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	69db      	ldr	r3, [r3, #28]
 80065ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f023 0303 	bic.w	r3, r3, #3
 80065ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80065e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	021b      	lsls	r3, r3, #8
 80065e8:	697a      	ldr	r2, [r7, #20]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a27      	ldr	r2, [pc, #156]	; (8006690 <TIM_OC3_SetConfig+0xfc>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d003      	beq.n	80065fe <TIM_OC3_SetConfig+0x6a>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4a26      	ldr	r2, [pc, #152]	; (8006694 <TIM_OC3_SetConfig+0x100>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d10d      	bne.n	800661a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006604:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	021b      	lsls	r3, r3, #8
 800660c:	697a      	ldr	r2, [r7, #20]
 800660e:	4313      	orrs	r3, r2
 8006610:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006618:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a1c      	ldr	r2, [pc, #112]	; (8006690 <TIM_OC3_SetConfig+0xfc>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d00f      	beq.n	8006642 <TIM_OC3_SetConfig+0xae>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a1b      	ldr	r2, [pc, #108]	; (8006694 <TIM_OC3_SetConfig+0x100>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d00b      	beq.n	8006642 <TIM_OC3_SetConfig+0xae>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a1a      	ldr	r2, [pc, #104]	; (8006698 <TIM_OC3_SetConfig+0x104>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d007      	beq.n	8006642 <TIM_OC3_SetConfig+0xae>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a19      	ldr	r2, [pc, #100]	; (800669c <TIM_OC3_SetConfig+0x108>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d003      	beq.n	8006642 <TIM_OC3_SetConfig+0xae>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a18      	ldr	r2, [pc, #96]	; (80066a0 <TIM_OC3_SetConfig+0x10c>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d113      	bne.n	800666a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006648:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006650:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	695b      	ldr	r3, [r3, #20]
 8006656:	011b      	lsls	r3, r3, #4
 8006658:	693a      	ldr	r2, [r7, #16]
 800665a:	4313      	orrs	r3, r2
 800665c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	011b      	lsls	r3, r3, #4
 8006664:	693a      	ldr	r2, [r7, #16]
 8006666:	4313      	orrs	r3, r2
 8006668:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	68fa      	ldr	r2, [r7, #12]
 8006674:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	685a      	ldr	r2, [r3, #4]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	697a      	ldr	r2, [r7, #20]
 8006682:	621a      	str	r2, [r3, #32]
}
 8006684:	bf00      	nop
 8006686:	371c      	adds	r7, #28
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr
 8006690:	40012c00 	.word	0x40012c00
 8006694:	40013400 	.word	0x40013400
 8006698:	40014000 	.word	0x40014000
 800669c:	40014400 	.word	0x40014400
 80066a0:	40014800 	.word	0x40014800

080066a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a1b      	ldr	r3, [r3, #32]
 80066b8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	69db      	ldr	r3, [r3, #28]
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80066d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	021b      	lsls	r3, r3, #8
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80066f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	031b      	lsls	r3, r3, #12
 80066fa:	697a      	ldr	r2, [r7, #20]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a28      	ldr	r2, [pc, #160]	; (80067a4 <TIM_OC4_SetConfig+0x100>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d003      	beq.n	8006710 <TIM_OC4_SetConfig+0x6c>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a27      	ldr	r2, [pc, #156]	; (80067a8 <TIM_OC4_SetConfig+0x104>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d10d      	bne.n	800672c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006716:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	68db      	ldr	r3, [r3, #12]
 800671c:	031b      	lsls	r3, r3, #12
 800671e:	697a      	ldr	r2, [r7, #20]
 8006720:	4313      	orrs	r3, r2
 8006722:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800672a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a1d      	ldr	r2, [pc, #116]	; (80067a4 <TIM_OC4_SetConfig+0x100>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d00f      	beq.n	8006754 <TIM_OC4_SetConfig+0xb0>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a1c      	ldr	r2, [pc, #112]	; (80067a8 <TIM_OC4_SetConfig+0x104>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d00b      	beq.n	8006754 <TIM_OC4_SetConfig+0xb0>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a1b      	ldr	r2, [pc, #108]	; (80067ac <TIM_OC4_SetConfig+0x108>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d007      	beq.n	8006754 <TIM_OC4_SetConfig+0xb0>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	4a1a      	ldr	r2, [pc, #104]	; (80067b0 <TIM_OC4_SetConfig+0x10c>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d003      	beq.n	8006754 <TIM_OC4_SetConfig+0xb0>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	4a19      	ldr	r2, [pc, #100]	; (80067b4 <TIM_OC4_SetConfig+0x110>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d113      	bne.n	800677c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800675a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006762:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	695b      	ldr	r3, [r3, #20]
 8006768:	019b      	lsls	r3, r3, #6
 800676a:	693a      	ldr	r2, [r7, #16]
 800676c:	4313      	orrs	r3, r2
 800676e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	699b      	ldr	r3, [r3, #24]
 8006774:	019b      	lsls	r3, r3, #6
 8006776:	693a      	ldr	r2, [r7, #16]
 8006778:	4313      	orrs	r3, r2
 800677a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	693a      	ldr	r2, [r7, #16]
 8006780:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	685a      	ldr	r2, [r3, #4]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	697a      	ldr	r2, [r7, #20]
 8006794:	621a      	str	r2, [r3, #32]
}
 8006796:	bf00      	nop
 8006798:	371c      	adds	r7, #28
 800679a:	46bd      	mov	sp, r7
 800679c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a0:	4770      	bx	lr
 80067a2:	bf00      	nop
 80067a4:	40012c00 	.word	0x40012c00
 80067a8:	40013400 	.word	0x40013400
 80067ac:	40014000 	.word	0x40014000
 80067b0:	40014400 	.word	0x40014400
 80067b4:	40014800 	.word	0x40014800

080067b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b087      	sub	sp, #28
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a1b      	ldr	r3, [r3, #32]
 80067c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6a1b      	ldr	r3, [r3, #32]
 80067cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	4313      	orrs	r3, r2
 80067f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80067fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	041b      	lsls	r3, r3, #16
 8006804:	693a      	ldr	r2, [r7, #16]
 8006806:	4313      	orrs	r3, r2
 8006808:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a17      	ldr	r2, [pc, #92]	; (800686c <TIM_OC5_SetConfig+0xb4>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d00f      	beq.n	8006832 <TIM_OC5_SetConfig+0x7a>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a16      	ldr	r2, [pc, #88]	; (8006870 <TIM_OC5_SetConfig+0xb8>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d00b      	beq.n	8006832 <TIM_OC5_SetConfig+0x7a>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a15      	ldr	r2, [pc, #84]	; (8006874 <TIM_OC5_SetConfig+0xbc>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d007      	beq.n	8006832 <TIM_OC5_SetConfig+0x7a>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a14      	ldr	r2, [pc, #80]	; (8006878 <TIM_OC5_SetConfig+0xc0>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d003      	beq.n	8006832 <TIM_OC5_SetConfig+0x7a>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a13      	ldr	r2, [pc, #76]	; (800687c <TIM_OC5_SetConfig+0xc4>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d109      	bne.n	8006846 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006838:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	695b      	ldr	r3, [r3, #20]
 800683e:	021b      	lsls	r3, r3, #8
 8006840:	697a      	ldr	r2, [r7, #20]
 8006842:	4313      	orrs	r3, r2
 8006844:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	68fa      	ldr	r2, [r7, #12]
 8006850:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	685a      	ldr	r2, [r3, #4]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	693a      	ldr	r2, [r7, #16]
 800685e:	621a      	str	r2, [r3, #32]
}
 8006860:	bf00      	nop
 8006862:	371c      	adds	r7, #28
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr
 800686c:	40012c00 	.word	0x40012c00
 8006870:	40013400 	.word	0x40013400
 8006874:	40014000 	.word	0x40014000
 8006878:	40014400 	.word	0x40014400
 800687c:	40014800 	.word	0x40014800

08006880 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006880:	b480      	push	{r7}
 8006882:	b087      	sub	sp, #28
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
 8006888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6a1b      	ldr	r3, [r3, #32]
 800688e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a1b      	ldr	r3, [r3, #32]
 8006894:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	021b      	lsls	r3, r3, #8
 80068ba:	68fa      	ldr	r2, [r7, #12]
 80068bc:	4313      	orrs	r3, r2
 80068be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80068c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	051b      	lsls	r3, r3, #20
 80068ce:	693a      	ldr	r2, [r7, #16]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a18      	ldr	r2, [pc, #96]	; (8006938 <TIM_OC6_SetConfig+0xb8>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d00f      	beq.n	80068fc <TIM_OC6_SetConfig+0x7c>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4a17      	ldr	r2, [pc, #92]	; (800693c <TIM_OC6_SetConfig+0xbc>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d00b      	beq.n	80068fc <TIM_OC6_SetConfig+0x7c>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a16      	ldr	r2, [pc, #88]	; (8006940 <TIM_OC6_SetConfig+0xc0>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d007      	beq.n	80068fc <TIM_OC6_SetConfig+0x7c>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a15      	ldr	r2, [pc, #84]	; (8006944 <TIM_OC6_SetConfig+0xc4>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d003      	beq.n	80068fc <TIM_OC6_SetConfig+0x7c>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a14      	ldr	r2, [pc, #80]	; (8006948 <TIM_OC6_SetConfig+0xc8>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d109      	bne.n	8006910 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006902:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	695b      	ldr	r3, [r3, #20]
 8006908:	029b      	lsls	r3, r3, #10
 800690a:	697a      	ldr	r2, [r7, #20]
 800690c:	4313      	orrs	r3, r2
 800690e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	697a      	ldr	r2, [r7, #20]
 8006914:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	68fa      	ldr	r2, [r7, #12]
 800691a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	685a      	ldr	r2, [r3, #4]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	693a      	ldr	r2, [r7, #16]
 8006928:	621a      	str	r2, [r3, #32]
}
 800692a:	bf00      	nop
 800692c:	371c      	adds	r7, #28
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr
 8006936:	bf00      	nop
 8006938:	40012c00 	.word	0x40012c00
 800693c:	40013400 	.word	0x40013400
 8006940:	40014000 	.word	0x40014000
 8006944:	40014400 	.word	0x40014400
 8006948:	40014800 	.word	0x40014800

0800694c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800694c:	b480      	push	{r7}
 800694e:	b087      	sub	sp, #28
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	607a      	str	r2, [r7, #4]
 8006958:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6a1b      	ldr	r3, [r3, #32]
 800695e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6a1b      	ldr	r3, [r3, #32]
 8006964:	f023 0201 	bic.w	r2, r3, #1
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	699b      	ldr	r3, [r3, #24]
 8006970:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	4a24      	ldr	r2, [pc, #144]	; (8006a08 <TIM_TI1_SetConfig+0xbc>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d013      	beq.n	80069a2 <TIM_TI1_SetConfig+0x56>
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006980:	d00f      	beq.n	80069a2 <TIM_TI1_SetConfig+0x56>
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	4a21      	ldr	r2, [pc, #132]	; (8006a0c <TIM_TI1_SetConfig+0xc0>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d00b      	beq.n	80069a2 <TIM_TI1_SetConfig+0x56>
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	4a20      	ldr	r2, [pc, #128]	; (8006a10 <TIM_TI1_SetConfig+0xc4>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d007      	beq.n	80069a2 <TIM_TI1_SetConfig+0x56>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	4a1f      	ldr	r2, [pc, #124]	; (8006a14 <TIM_TI1_SetConfig+0xc8>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d003      	beq.n	80069a2 <TIM_TI1_SetConfig+0x56>
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	4a1e      	ldr	r2, [pc, #120]	; (8006a18 <TIM_TI1_SetConfig+0xcc>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d101      	bne.n	80069a6 <TIM_TI1_SetConfig+0x5a>
 80069a2:	2301      	movs	r3, #1
 80069a4:	e000      	b.n	80069a8 <TIM_TI1_SetConfig+0x5c>
 80069a6:	2300      	movs	r3, #0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d008      	beq.n	80069be <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	f023 0303 	bic.w	r3, r3, #3
 80069b2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80069b4:	697a      	ldr	r2, [r7, #20]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	617b      	str	r3, [r7, #20]
 80069bc:	e003      	b.n	80069c6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	f043 0301 	orr.w	r3, r3, #1
 80069c4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80069cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	011b      	lsls	r3, r3, #4
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	f023 030a 	bic.w	r3, r3, #10
 80069e0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	f003 030a 	and.w	r3, r3, #10
 80069e8:	693a      	ldr	r2, [r7, #16]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	697a      	ldr	r2, [r7, #20]
 80069f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	621a      	str	r2, [r3, #32]
}
 80069fa:	bf00      	nop
 80069fc:	371c      	adds	r7, #28
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr
 8006a06:	bf00      	nop
 8006a08:	40012c00 	.word	0x40012c00
 8006a0c:	40000400 	.word	0x40000400
 8006a10:	40000800 	.word	0x40000800
 8006a14:	40013400 	.word	0x40013400
 8006a18:	40014000 	.word	0x40014000

08006a1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b087      	sub	sp, #28
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	60f8      	str	r0, [r7, #12]
 8006a24:	60b9      	str	r1, [r7, #8]
 8006a26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6a1b      	ldr	r3, [r3, #32]
 8006a2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6a1b      	ldr	r3, [r3, #32]
 8006a32:	f023 0201 	bic.w	r2, r3, #1
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	699b      	ldr	r3, [r3, #24]
 8006a3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	011b      	lsls	r3, r3, #4
 8006a4c:	693a      	ldr	r2, [r7, #16]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	f023 030a 	bic.w	r3, r3, #10
 8006a58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a5a:	697a      	ldr	r2, [r7, #20]
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	693a      	ldr	r2, [r7, #16]
 8006a66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	697a      	ldr	r2, [r7, #20]
 8006a6c:	621a      	str	r2, [r3, #32]
}
 8006a6e:	bf00      	nop
 8006a70:	371c      	adds	r7, #28
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr

08006a7a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006a7a:	b480      	push	{r7}
 8006a7c:	b087      	sub	sp, #28
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	60f8      	str	r0, [r7, #12]
 8006a82:	60b9      	str	r1, [r7, #8]
 8006a84:	607a      	str	r2, [r7, #4]
 8006a86:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6a1b      	ldr	r3, [r3, #32]
 8006a8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	f023 0210 	bic.w	r2, r3, #16
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006aa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	021b      	lsls	r3, r3, #8
 8006aac:	693a      	ldr	r2, [r7, #16]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ab8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	031b      	lsls	r3, r3, #12
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	693a      	ldr	r2, [r7, #16]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006acc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	011b      	lsls	r3, r3, #4
 8006ad2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006ad6:	697a      	ldr	r2, [r7, #20]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	693a      	ldr	r2, [r7, #16]
 8006ae0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	697a      	ldr	r2, [r7, #20]
 8006ae6:	621a      	str	r2, [r3, #32]
}
 8006ae8:	bf00      	nop
 8006aea:	371c      	adds	r7, #28
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b087      	sub	sp, #28
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	60f8      	str	r0, [r7, #12]
 8006afc:	60b9      	str	r1, [r7, #8]
 8006afe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6a1b      	ldr	r3, [r3, #32]
 8006b04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6a1b      	ldr	r3, [r3, #32]
 8006b0a:	f023 0210 	bic.w	r2, r3, #16
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	699b      	ldr	r3, [r3, #24]
 8006b16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	031b      	lsls	r3, r3, #12
 8006b24:	693a      	ldr	r2, [r7, #16]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b30:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	011b      	lsls	r3, r3, #4
 8006b36:	697a      	ldr	r2, [r7, #20]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	697a      	ldr	r2, [r7, #20]
 8006b46:	621a      	str	r2, [r3, #32]
}
 8006b48:	bf00      	nop
 8006b4a:	371c      	adds	r7, #28
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr

08006b54 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b087      	sub	sp, #28
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	60b9      	str	r1, [r7, #8]
 8006b5e:	607a      	str	r2, [r7, #4]
 8006b60:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6a1b      	ldr	r3, [r3, #32]
 8006b66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6a1b      	ldr	r3, [r3, #32]
 8006b6c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	69db      	ldr	r3, [r3, #28]
 8006b78:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	f023 0303 	bic.w	r3, r3, #3
 8006b80:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006b82:	693a      	ldr	r2, [r7, #16]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4313      	orrs	r3, r2
 8006b88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b90:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	011b      	lsls	r3, r3, #4
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	693a      	ldr	r2, [r7, #16]
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006ba4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	021b      	lsls	r3, r3, #8
 8006baa:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006bae:	697a      	ldr	r2, [r7, #20]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	693a      	ldr	r2, [r7, #16]
 8006bb8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	697a      	ldr	r2, [r7, #20]
 8006bbe:	621a      	str	r2, [r3, #32]
}
 8006bc0:	bf00      	nop
 8006bc2:	371c      	adds	r7, #28
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr

08006bcc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b087      	sub	sp, #28
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	60f8      	str	r0, [r7, #12]
 8006bd4:	60b9      	str	r1, [r7, #8]
 8006bd6:	607a      	str	r2, [r7, #4]
 8006bd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	6a1b      	ldr	r3, [r3, #32]
 8006bde:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6a1b      	ldr	r3, [r3, #32]
 8006be4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	69db      	ldr	r3, [r3, #28]
 8006bf0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bf8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	021b      	lsls	r3, r3, #8
 8006bfe:	693a      	ldr	r2, [r7, #16]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c0a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	031b      	lsls	r3, r3, #12
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	693a      	ldr	r2, [r7, #16]
 8006c14:	4313      	orrs	r3, r2
 8006c16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006c1e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	031b      	lsls	r3, r3, #12
 8006c24:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006c28:	697a      	ldr	r2, [r7, #20]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	693a      	ldr	r2, [r7, #16]
 8006c32:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	697a      	ldr	r2, [r7, #20]
 8006c38:	621a      	str	r2, [r3, #32]
}
 8006c3a:	bf00      	nop
 8006c3c:	371c      	adds	r7, #28
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr

08006c46 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c46:	b480      	push	{r7}
 8006c48:	b085      	sub	sp, #20
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
 8006c4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006c5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c62:	683a      	ldr	r2, [r7, #0]
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	f043 0307 	orr.w	r3, r3, #7
 8006c6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	68fa      	ldr	r2, [r7, #12]
 8006c72:	609a      	str	r2, [r3, #8]
}
 8006c74:	bf00      	nop
 8006c76:	3714      	adds	r7, #20
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b087      	sub	sp, #28
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	60f8      	str	r0, [r7, #12]
 8006c88:	60b9      	str	r1, [r7, #8]
 8006c8a:	607a      	str	r2, [r7, #4]
 8006c8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	021a      	lsls	r2, r3, #8
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	431a      	orrs	r2, r3
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	697a      	ldr	r2, [r7, #20]
 8006cb2:	609a      	str	r2, [r3, #8]
}
 8006cb4:	bf00      	nop
 8006cb6:	371c      	adds	r7, #28
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b087      	sub	sp, #28
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	f003 031f 	and.w	r3, r3, #31
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8006cd8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6a1a      	ldr	r2, [r3, #32]
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	43db      	mvns	r3, r3
 8006ce2:	401a      	ands	r2, r3
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6a1a      	ldr	r2, [r3, #32]
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	f003 031f 	and.w	r3, r3, #31
 8006cf2:	6879      	ldr	r1, [r7, #4]
 8006cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8006cf8:	431a      	orrs	r2, r3
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	621a      	str	r2, [r3, #32]
}
 8006cfe:	bf00      	nop
 8006d00:	371c      	adds	r7, #28
 8006d02:	46bd      	mov	sp, r7
 8006d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d08:	4770      	bx	lr
	...

08006d0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b085      	sub	sp, #20
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d101      	bne.n	8006d24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d20:	2302      	movs	r3, #2
 8006d22:	e065      	b.n	8006df0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2201      	movs	r2, #1
 8006d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2202      	movs	r2, #2
 8006d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a2c      	ldr	r2, [pc, #176]	; (8006dfc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d004      	beq.n	8006d58 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a2b      	ldr	r2, [pc, #172]	; (8006e00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d108      	bne.n	8006d6a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006d5e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	68fa      	ldr	r2, [r7, #12]
 8006d66:	4313      	orrs	r3, r2
 8006d68:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006d70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d74:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	68fa      	ldr	r2, [r7, #12]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	68fa      	ldr	r2, [r7, #12]
 8006d86:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a1b      	ldr	r2, [pc, #108]	; (8006dfc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d018      	beq.n	8006dc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d9a:	d013      	beq.n	8006dc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a18      	ldr	r2, [pc, #96]	; (8006e04 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d00e      	beq.n	8006dc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a17      	ldr	r2, [pc, #92]	; (8006e08 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d009      	beq.n	8006dc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a12      	ldr	r2, [pc, #72]	; (8006e00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d004      	beq.n	8006dc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a13      	ldr	r2, [pc, #76]	; (8006e0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d10c      	bne.n	8006dde <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	689b      	ldr	r3, [r3, #8]
 8006dd0:	68ba      	ldr	r2, [r7, #8]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68ba      	ldr	r2, [r7, #8]
 8006ddc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2201      	movs	r2, #1
 8006de2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2200      	movs	r2, #0
 8006dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006dee:	2300      	movs	r3, #0
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3714      	adds	r7, #20
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr
 8006dfc:	40012c00 	.word	0x40012c00
 8006e00:	40013400 	.word	0x40013400
 8006e04:	40000400 	.word	0x40000400
 8006e08:	40000800 	.word	0x40000800
 8006e0c:	40014000 	.word	0x40014000

08006e10 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b085      	sub	sp, #20
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	d101      	bne.n	8006e2c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006e28:	2302      	movs	r3, #2
 8006e2a:	e073      	b.n	8006f14 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	68db      	ldr	r3, [r3, #12]
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	695b      	ldr	r3, [r3, #20]
 8006e84:	4313      	orrs	r3, r2
 8006e86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e92:	4313      	orrs	r3, r2
 8006e94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	041b      	lsls	r3, r3, #16
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	69db      	ldr	r3, [r3, #28]
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a19      	ldr	r2, [pc, #100]	; (8006f20 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d004      	beq.n	8006ec8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a18      	ldr	r2, [pc, #96]	; (8006f24 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d11c      	bne.n	8006f02 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ed2:	051b      	lsls	r3, r3, #20
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006efe:	4313      	orrs	r3, r2
 8006f00:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	68fa      	ldr	r2, [r7, #12]
 8006f08:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f12:	2300      	movs	r3, #0
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3714      	adds	r7, #20
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1e:	4770      	bx	lr
 8006f20:	40012c00 	.word	0x40012c00
 8006f24:	40013400 	.word	0x40013400

08006f28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d101      	bne.n	8006f3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	e042      	b.n	8006fc0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d106      	bne.n	8006f52 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f7fb f9c5 	bl	80022dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2224      	movs	r2, #36	; 0x24
 8006f56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f022 0201 	bic.w	r2, r2, #1
 8006f68:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d002      	beq.n	8006f78 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 fb82 	bl	800767c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 f8b3 	bl	80070e4 <UART_SetConfig>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d101      	bne.n	8006f88 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	e01b      	b.n	8006fc0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	685a      	ldr	r2, [r3, #4]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006f96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	689a      	ldr	r2, [r3, #8]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006fa6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f042 0201 	orr.w	r2, r2, #1
 8006fb6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f000 fc01 	bl	80077c0 <UART_CheckIdleState>
 8006fbe:	4603      	mov	r3, r0
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3708      	adds	r7, #8
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b08a      	sub	sp, #40	; 0x28
 8006fcc:	af02      	add	r7, sp, #8
 8006fce:	60f8      	str	r0, [r7, #12]
 8006fd0:	60b9      	str	r1, [r7, #8]
 8006fd2:	603b      	str	r3, [r7, #0]
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fde:	2b20      	cmp	r3, #32
 8006fe0:	d17b      	bne.n	80070da <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d002      	beq.n	8006fee <HAL_UART_Transmit+0x26>
 8006fe8:	88fb      	ldrh	r3, [r7, #6]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e074      	b.n	80070dc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2221      	movs	r2, #33	; 0x21
 8006ffe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007002:	f7fb fb53 	bl	80026ac <HAL_GetTick>
 8007006:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	88fa      	ldrh	r2, [r7, #6]
 800700c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	88fa      	ldrh	r2, [r7, #6]
 8007014:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	689b      	ldr	r3, [r3, #8]
 800701c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007020:	d108      	bne.n	8007034 <HAL_UART_Transmit+0x6c>
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d104      	bne.n	8007034 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800702a:	2300      	movs	r3, #0
 800702c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	61bb      	str	r3, [r7, #24]
 8007032:	e003      	b.n	800703c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007038:	2300      	movs	r3, #0
 800703a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800703c:	e030      	b.n	80070a0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	9300      	str	r3, [sp, #0]
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	2200      	movs	r2, #0
 8007046:	2180      	movs	r1, #128	; 0x80
 8007048:	68f8      	ldr	r0, [r7, #12]
 800704a:	f000 fc63 	bl	8007914 <UART_WaitOnFlagUntilTimeout>
 800704e:	4603      	mov	r3, r0
 8007050:	2b00      	cmp	r3, #0
 8007052:	d005      	beq.n	8007060 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2220      	movs	r2, #32
 8007058:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800705c:	2303      	movs	r3, #3
 800705e:	e03d      	b.n	80070dc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007060:	69fb      	ldr	r3, [r7, #28]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10b      	bne.n	800707e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007066:	69bb      	ldr	r3, [r7, #24]
 8007068:	881b      	ldrh	r3, [r3, #0]
 800706a:	461a      	mov	r2, r3
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007074:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	3302      	adds	r3, #2
 800707a:	61bb      	str	r3, [r7, #24]
 800707c:	e007      	b.n	800708e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	781a      	ldrb	r2, [r3, #0]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	3301      	adds	r3, #1
 800708c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007094:	b29b      	uxth	r3, r3
 8007096:	3b01      	subs	r3, #1
 8007098:	b29a      	uxth	r2, r3
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d1c8      	bne.n	800703e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	9300      	str	r3, [sp, #0]
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	2200      	movs	r2, #0
 80070b4:	2140      	movs	r1, #64	; 0x40
 80070b6:	68f8      	ldr	r0, [r7, #12]
 80070b8:	f000 fc2c 	bl	8007914 <UART_WaitOnFlagUntilTimeout>
 80070bc:	4603      	mov	r3, r0
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d005      	beq.n	80070ce <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2220      	movs	r2, #32
 80070c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80070ca:	2303      	movs	r3, #3
 80070cc:	e006      	b.n	80070dc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2220      	movs	r2, #32
 80070d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80070d6:	2300      	movs	r3, #0
 80070d8:	e000      	b.n	80070dc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80070da:	2302      	movs	r3, #2
  }
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3720      	adds	r7, #32
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80070e8:	b08c      	sub	sp, #48	; 0x30
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80070ee:	2300      	movs	r3, #0
 80070f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	689a      	ldr	r2, [r3, #8]
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	691b      	ldr	r3, [r3, #16]
 80070fc:	431a      	orrs	r2, r3
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	695b      	ldr	r3, [r3, #20]
 8007102:	431a      	orrs	r2, r3
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	69db      	ldr	r3, [r3, #28]
 8007108:	4313      	orrs	r3, r2
 800710a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	4bab      	ldr	r3, [pc, #684]	; (80073c0 <UART_SetConfig+0x2dc>)
 8007114:	4013      	ands	r3, r2
 8007116:	697a      	ldr	r2, [r7, #20]
 8007118:	6812      	ldr	r2, [r2, #0]
 800711a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800711c:	430b      	orrs	r3, r1
 800711e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	68da      	ldr	r2, [r3, #12]
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	430a      	orrs	r2, r1
 8007134:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	699b      	ldr	r3, [r3, #24]
 800713a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4aa0      	ldr	r2, [pc, #640]	; (80073c4 <UART_SetConfig+0x2e0>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d004      	beq.n	8007150 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	6a1b      	ldr	r3, [r3, #32]
 800714a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800714c:	4313      	orrs	r3, r2
 800714e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800715a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800715e:	697a      	ldr	r2, [r7, #20]
 8007160:	6812      	ldr	r2, [r2, #0]
 8007162:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007164:	430b      	orrs	r3, r1
 8007166:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800716e:	f023 010f 	bic.w	r1, r3, #15
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	430a      	orrs	r2, r1
 800717c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a91      	ldr	r2, [pc, #580]	; (80073c8 <UART_SetConfig+0x2e4>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d125      	bne.n	80071d4 <UART_SetConfig+0xf0>
 8007188:	4b90      	ldr	r3, [pc, #576]	; (80073cc <UART_SetConfig+0x2e8>)
 800718a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800718e:	f003 0303 	and.w	r3, r3, #3
 8007192:	2b03      	cmp	r3, #3
 8007194:	d81a      	bhi.n	80071cc <UART_SetConfig+0xe8>
 8007196:	a201      	add	r2, pc, #4	; (adr r2, 800719c <UART_SetConfig+0xb8>)
 8007198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800719c:	080071ad 	.word	0x080071ad
 80071a0:	080071bd 	.word	0x080071bd
 80071a4:	080071b5 	.word	0x080071b5
 80071a8:	080071c5 	.word	0x080071c5
 80071ac:	2301      	movs	r3, #1
 80071ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071b2:	e0d6      	b.n	8007362 <UART_SetConfig+0x27e>
 80071b4:	2302      	movs	r3, #2
 80071b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071ba:	e0d2      	b.n	8007362 <UART_SetConfig+0x27e>
 80071bc:	2304      	movs	r3, #4
 80071be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071c2:	e0ce      	b.n	8007362 <UART_SetConfig+0x27e>
 80071c4:	2308      	movs	r3, #8
 80071c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071ca:	e0ca      	b.n	8007362 <UART_SetConfig+0x27e>
 80071cc:	2310      	movs	r3, #16
 80071ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071d2:	e0c6      	b.n	8007362 <UART_SetConfig+0x27e>
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a7d      	ldr	r2, [pc, #500]	; (80073d0 <UART_SetConfig+0x2ec>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d138      	bne.n	8007250 <UART_SetConfig+0x16c>
 80071de:	4b7b      	ldr	r3, [pc, #492]	; (80073cc <UART_SetConfig+0x2e8>)
 80071e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071e4:	f003 030c 	and.w	r3, r3, #12
 80071e8:	2b0c      	cmp	r3, #12
 80071ea:	d82d      	bhi.n	8007248 <UART_SetConfig+0x164>
 80071ec:	a201      	add	r2, pc, #4	; (adr r2, 80071f4 <UART_SetConfig+0x110>)
 80071ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071f2:	bf00      	nop
 80071f4:	08007229 	.word	0x08007229
 80071f8:	08007249 	.word	0x08007249
 80071fc:	08007249 	.word	0x08007249
 8007200:	08007249 	.word	0x08007249
 8007204:	08007239 	.word	0x08007239
 8007208:	08007249 	.word	0x08007249
 800720c:	08007249 	.word	0x08007249
 8007210:	08007249 	.word	0x08007249
 8007214:	08007231 	.word	0x08007231
 8007218:	08007249 	.word	0x08007249
 800721c:	08007249 	.word	0x08007249
 8007220:	08007249 	.word	0x08007249
 8007224:	08007241 	.word	0x08007241
 8007228:	2300      	movs	r3, #0
 800722a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800722e:	e098      	b.n	8007362 <UART_SetConfig+0x27e>
 8007230:	2302      	movs	r3, #2
 8007232:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007236:	e094      	b.n	8007362 <UART_SetConfig+0x27e>
 8007238:	2304      	movs	r3, #4
 800723a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800723e:	e090      	b.n	8007362 <UART_SetConfig+0x27e>
 8007240:	2308      	movs	r3, #8
 8007242:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007246:	e08c      	b.n	8007362 <UART_SetConfig+0x27e>
 8007248:	2310      	movs	r3, #16
 800724a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800724e:	e088      	b.n	8007362 <UART_SetConfig+0x27e>
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a5f      	ldr	r2, [pc, #380]	; (80073d4 <UART_SetConfig+0x2f0>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d125      	bne.n	80072a6 <UART_SetConfig+0x1c2>
 800725a:	4b5c      	ldr	r3, [pc, #368]	; (80073cc <UART_SetConfig+0x2e8>)
 800725c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007260:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007264:	2b30      	cmp	r3, #48	; 0x30
 8007266:	d016      	beq.n	8007296 <UART_SetConfig+0x1b2>
 8007268:	2b30      	cmp	r3, #48	; 0x30
 800726a:	d818      	bhi.n	800729e <UART_SetConfig+0x1ba>
 800726c:	2b20      	cmp	r3, #32
 800726e:	d00a      	beq.n	8007286 <UART_SetConfig+0x1a2>
 8007270:	2b20      	cmp	r3, #32
 8007272:	d814      	bhi.n	800729e <UART_SetConfig+0x1ba>
 8007274:	2b00      	cmp	r3, #0
 8007276:	d002      	beq.n	800727e <UART_SetConfig+0x19a>
 8007278:	2b10      	cmp	r3, #16
 800727a:	d008      	beq.n	800728e <UART_SetConfig+0x1aa>
 800727c:	e00f      	b.n	800729e <UART_SetConfig+0x1ba>
 800727e:	2300      	movs	r3, #0
 8007280:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007284:	e06d      	b.n	8007362 <UART_SetConfig+0x27e>
 8007286:	2302      	movs	r3, #2
 8007288:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800728c:	e069      	b.n	8007362 <UART_SetConfig+0x27e>
 800728e:	2304      	movs	r3, #4
 8007290:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007294:	e065      	b.n	8007362 <UART_SetConfig+0x27e>
 8007296:	2308      	movs	r3, #8
 8007298:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800729c:	e061      	b.n	8007362 <UART_SetConfig+0x27e>
 800729e:	2310      	movs	r3, #16
 80072a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072a4:	e05d      	b.n	8007362 <UART_SetConfig+0x27e>
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a4b      	ldr	r2, [pc, #300]	; (80073d8 <UART_SetConfig+0x2f4>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d125      	bne.n	80072fc <UART_SetConfig+0x218>
 80072b0:	4b46      	ldr	r3, [pc, #280]	; (80073cc <UART_SetConfig+0x2e8>)
 80072b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80072ba:	2bc0      	cmp	r3, #192	; 0xc0
 80072bc:	d016      	beq.n	80072ec <UART_SetConfig+0x208>
 80072be:	2bc0      	cmp	r3, #192	; 0xc0
 80072c0:	d818      	bhi.n	80072f4 <UART_SetConfig+0x210>
 80072c2:	2b80      	cmp	r3, #128	; 0x80
 80072c4:	d00a      	beq.n	80072dc <UART_SetConfig+0x1f8>
 80072c6:	2b80      	cmp	r3, #128	; 0x80
 80072c8:	d814      	bhi.n	80072f4 <UART_SetConfig+0x210>
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d002      	beq.n	80072d4 <UART_SetConfig+0x1f0>
 80072ce:	2b40      	cmp	r3, #64	; 0x40
 80072d0:	d008      	beq.n	80072e4 <UART_SetConfig+0x200>
 80072d2:	e00f      	b.n	80072f4 <UART_SetConfig+0x210>
 80072d4:	2300      	movs	r3, #0
 80072d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072da:	e042      	b.n	8007362 <UART_SetConfig+0x27e>
 80072dc:	2302      	movs	r3, #2
 80072de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072e2:	e03e      	b.n	8007362 <UART_SetConfig+0x27e>
 80072e4:	2304      	movs	r3, #4
 80072e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072ea:	e03a      	b.n	8007362 <UART_SetConfig+0x27e>
 80072ec:	2308      	movs	r3, #8
 80072ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072f2:	e036      	b.n	8007362 <UART_SetConfig+0x27e>
 80072f4:	2310      	movs	r3, #16
 80072f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072fa:	e032      	b.n	8007362 <UART_SetConfig+0x27e>
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a30      	ldr	r2, [pc, #192]	; (80073c4 <UART_SetConfig+0x2e0>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d12a      	bne.n	800735c <UART_SetConfig+0x278>
 8007306:	4b31      	ldr	r3, [pc, #196]	; (80073cc <UART_SetConfig+0x2e8>)
 8007308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800730c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007310:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007314:	d01a      	beq.n	800734c <UART_SetConfig+0x268>
 8007316:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800731a:	d81b      	bhi.n	8007354 <UART_SetConfig+0x270>
 800731c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007320:	d00c      	beq.n	800733c <UART_SetConfig+0x258>
 8007322:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007326:	d815      	bhi.n	8007354 <UART_SetConfig+0x270>
 8007328:	2b00      	cmp	r3, #0
 800732a:	d003      	beq.n	8007334 <UART_SetConfig+0x250>
 800732c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007330:	d008      	beq.n	8007344 <UART_SetConfig+0x260>
 8007332:	e00f      	b.n	8007354 <UART_SetConfig+0x270>
 8007334:	2300      	movs	r3, #0
 8007336:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800733a:	e012      	b.n	8007362 <UART_SetConfig+0x27e>
 800733c:	2302      	movs	r3, #2
 800733e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007342:	e00e      	b.n	8007362 <UART_SetConfig+0x27e>
 8007344:	2304      	movs	r3, #4
 8007346:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800734a:	e00a      	b.n	8007362 <UART_SetConfig+0x27e>
 800734c:	2308      	movs	r3, #8
 800734e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007352:	e006      	b.n	8007362 <UART_SetConfig+0x27e>
 8007354:	2310      	movs	r3, #16
 8007356:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800735a:	e002      	b.n	8007362 <UART_SetConfig+0x27e>
 800735c:	2310      	movs	r3, #16
 800735e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a17      	ldr	r2, [pc, #92]	; (80073c4 <UART_SetConfig+0x2e0>)
 8007368:	4293      	cmp	r3, r2
 800736a:	f040 80a8 	bne.w	80074be <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800736e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007372:	2b08      	cmp	r3, #8
 8007374:	d834      	bhi.n	80073e0 <UART_SetConfig+0x2fc>
 8007376:	a201      	add	r2, pc, #4	; (adr r2, 800737c <UART_SetConfig+0x298>)
 8007378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800737c:	080073a1 	.word	0x080073a1
 8007380:	080073e1 	.word	0x080073e1
 8007384:	080073a9 	.word	0x080073a9
 8007388:	080073e1 	.word	0x080073e1
 800738c:	080073af 	.word	0x080073af
 8007390:	080073e1 	.word	0x080073e1
 8007394:	080073e1 	.word	0x080073e1
 8007398:	080073e1 	.word	0x080073e1
 800739c:	080073b7 	.word	0x080073b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073a0:	f7fe f826 	bl	80053f0 <HAL_RCC_GetPCLK1Freq>
 80073a4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80073a6:	e021      	b.n	80073ec <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073a8:	4b0c      	ldr	r3, [pc, #48]	; (80073dc <UART_SetConfig+0x2f8>)
 80073aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80073ac:	e01e      	b.n	80073ec <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073ae:	f7fd ffb1 	bl	8005314 <HAL_RCC_GetSysClockFreq>
 80073b2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80073b4:	e01a      	b.n	80073ec <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80073bc:	e016      	b.n	80073ec <UART_SetConfig+0x308>
 80073be:	bf00      	nop
 80073c0:	cfff69f3 	.word	0xcfff69f3
 80073c4:	40008000 	.word	0x40008000
 80073c8:	40013800 	.word	0x40013800
 80073cc:	40021000 	.word	0x40021000
 80073d0:	40004400 	.word	0x40004400
 80073d4:	40004800 	.word	0x40004800
 80073d8:	40004c00 	.word	0x40004c00
 80073dc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80073e0:	2300      	movs	r3, #0
 80073e2:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80073e4:	2301      	movs	r3, #1
 80073e6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80073ea:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80073ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	f000 812a 	beq.w	8007648 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f8:	4a9e      	ldr	r2, [pc, #632]	; (8007674 <UART_SetConfig+0x590>)
 80073fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80073fe:	461a      	mov	r2, r3
 8007400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007402:	fbb3 f3f2 	udiv	r3, r3, r2
 8007406:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	685a      	ldr	r2, [r3, #4]
 800740c:	4613      	mov	r3, r2
 800740e:	005b      	lsls	r3, r3, #1
 8007410:	4413      	add	r3, r2
 8007412:	69ba      	ldr	r2, [r7, #24]
 8007414:	429a      	cmp	r2, r3
 8007416:	d305      	bcc.n	8007424 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800741e:	69ba      	ldr	r2, [r7, #24]
 8007420:	429a      	cmp	r2, r3
 8007422:	d903      	bls.n	800742c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800742a:	e10d      	b.n	8007648 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800742c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800742e:	2200      	movs	r2, #0
 8007430:	60bb      	str	r3, [r7, #8]
 8007432:	60fa      	str	r2, [r7, #12]
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007438:	4a8e      	ldr	r2, [pc, #568]	; (8007674 <UART_SetConfig+0x590>)
 800743a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800743e:	b29b      	uxth	r3, r3
 8007440:	2200      	movs	r2, #0
 8007442:	603b      	str	r3, [r7, #0]
 8007444:	607a      	str	r2, [r7, #4]
 8007446:	e9d7 2300 	ldrd	r2, r3, [r7]
 800744a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800744e:	f7f9 fbf3 	bl	8000c38 <__aeabi_uldivmod>
 8007452:	4602      	mov	r2, r0
 8007454:	460b      	mov	r3, r1
 8007456:	4610      	mov	r0, r2
 8007458:	4619      	mov	r1, r3
 800745a:	f04f 0200 	mov.w	r2, #0
 800745e:	f04f 0300 	mov.w	r3, #0
 8007462:	020b      	lsls	r3, r1, #8
 8007464:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007468:	0202      	lsls	r2, r0, #8
 800746a:	6979      	ldr	r1, [r7, #20]
 800746c:	6849      	ldr	r1, [r1, #4]
 800746e:	0849      	lsrs	r1, r1, #1
 8007470:	2000      	movs	r0, #0
 8007472:	460c      	mov	r4, r1
 8007474:	4605      	mov	r5, r0
 8007476:	eb12 0804 	adds.w	r8, r2, r4
 800747a:	eb43 0905 	adc.w	r9, r3, r5
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	469a      	mov	sl, r3
 8007486:	4693      	mov	fp, r2
 8007488:	4652      	mov	r2, sl
 800748a:	465b      	mov	r3, fp
 800748c:	4640      	mov	r0, r8
 800748e:	4649      	mov	r1, r9
 8007490:	f7f9 fbd2 	bl	8000c38 <__aeabi_uldivmod>
 8007494:	4602      	mov	r2, r0
 8007496:	460b      	mov	r3, r1
 8007498:	4613      	mov	r3, r2
 800749a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800749c:	6a3b      	ldr	r3, [r7, #32]
 800749e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074a2:	d308      	bcc.n	80074b6 <UART_SetConfig+0x3d2>
 80074a4:	6a3b      	ldr	r3, [r7, #32]
 80074a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80074aa:	d204      	bcs.n	80074b6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	6a3a      	ldr	r2, [r7, #32]
 80074b2:	60da      	str	r2, [r3, #12]
 80074b4:	e0c8      	b.n	8007648 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80074bc:	e0c4      	b.n	8007648 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	69db      	ldr	r3, [r3, #28]
 80074c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074c6:	d167      	bne.n	8007598 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80074c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80074cc:	2b08      	cmp	r3, #8
 80074ce:	d828      	bhi.n	8007522 <UART_SetConfig+0x43e>
 80074d0:	a201      	add	r2, pc, #4	; (adr r2, 80074d8 <UART_SetConfig+0x3f4>)
 80074d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074d6:	bf00      	nop
 80074d8:	080074fd 	.word	0x080074fd
 80074dc:	08007505 	.word	0x08007505
 80074e0:	0800750d 	.word	0x0800750d
 80074e4:	08007523 	.word	0x08007523
 80074e8:	08007513 	.word	0x08007513
 80074ec:	08007523 	.word	0x08007523
 80074f0:	08007523 	.word	0x08007523
 80074f4:	08007523 	.word	0x08007523
 80074f8:	0800751b 	.word	0x0800751b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074fc:	f7fd ff78 	bl	80053f0 <HAL_RCC_GetPCLK1Freq>
 8007500:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007502:	e014      	b.n	800752e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007504:	f7fd ff8a 	bl	800541c <HAL_RCC_GetPCLK2Freq>
 8007508:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800750a:	e010      	b.n	800752e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800750c:	4b5a      	ldr	r3, [pc, #360]	; (8007678 <UART_SetConfig+0x594>)
 800750e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007510:	e00d      	b.n	800752e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007512:	f7fd feff 	bl	8005314 <HAL_RCC_GetSysClockFreq>
 8007516:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007518:	e009      	b.n	800752e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800751a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800751e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007520:	e005      	b.n	800752e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8007522:	2300      	movs	r3, #0
 8007524:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007526:	2301      	movs	r3, #1
 8007528:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800752c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800752e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007530:	2b00      	cmp	r3, #0
 8007532:	f000 8089 	beq.w	8007648 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753a:	4a4e      	ldr	r2, [pc, #312]	; (8007674 <UART_SetConfig+0x590>)
 800753c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007540:	461a      	mov	r2, r3
 8007542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007544:	fbb3 f3f2 	udiv	r3, r3, r2
 8007548:	005a      	lsls	r2, r3, #1
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	085b      	lsrs	r3, r3, #1
 8007550:	441a      	add	r2, r3
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	fbb2 f3f3 	udiv	r3, r2, r3
 800755a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800755c:	6a3b      	ldr	r3, [r7, #32]
 800755e:	2b0f      	cmp	r3, #15
 8007560:	d916      	bls.n	8007590 <UART_SetConfig+0x4ac>
 8007562:	6a3b      	ldr	r3, [r7, #32]
 8007564:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007568:	d212      	bcs.n	8007590 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800756a:	6a3b      	ldr	r3, [r7, #32]
 800756c:	b29b      	uxth	r3, r3
 800756e:	f023 030f 	bic.w	r3, r3, #15
 8007572:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007574:	6a3b      	ldr	r3, [r7, #32]
 8007576:	085b      	lsrs	r3, r3, #1
 8007578:	b29b      	uxth	r3, r3
 800757a:	f003 0307 	and.w	r3, r3, #7
 800757e:	b29a      	uxth	r2, r3
 8007580:	8bfb      	ldrh	r3, [r7, #30]
 8007582:	4313      	orrs	r3, r2
 8007584:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	8bfa      	ldrh	r2, [r7, #30]
 800758c:	60da      	str	r2, [r3, #12]
 800758e:	e05b      	b.n	8007648 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007596:	e057      	b.n	8007648 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007598:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800759c:	2b08      	cmp	r3, #8
 800759e:	d828      	bhi.n	80075f2 <UART_SetConfig+0x50e>
 80075a0:	a201      	add	r2, pc, #4	; (adr r2, 80075a8 <UART_SetConfig+0x4c4>)
 80075a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a6:	bf00      	nop
 80075a8:	080075cd 	.word	0x080075cd
 80075ac:	080075d5 	.word	0x080075d5
 80075b0:	080075dd 	.word	0x080075dd
 80075b4:	080075f3 	.word	0x080075f3
 80075b8:	080075e3 	.word	0x080075e3
 80075bc:	080075f3 	.word	0x080075f3
 80075c0:	080075f3 	.word	0x080075f3
 80075c4:	080075f3 	.word	0x080075f3
 80075c8:	080075eb 	.word	0x080075eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075cc:	f7fd ff10 	bl	80053f0 <HAL_RCC_GetPCLK1Freq>
 80075d0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80075d2:	e014      	b.n	80075fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075d4:	f7fd ff22 	bl	800541c <HAL_RCC_GetPCLK2Freq>
 80075d8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80075da:	e010      	b.n	80075fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075dc:	4b26      	ldr	r3, [pc, #152]	; (8007678 <UART_SetConfig+0x594>)
 80075de:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80075e0:	e00d      	b.n	80075fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075e2:	f7fd fe97 	bl	8005314 <HAL_RCC_GetSysClockFreq>
 80075e6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80075e8:	e009      	b.n	80075fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80075ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80075f0:	e005      	b.n	80075fe <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80075f2:	2300      	movs	r3, #0
 80075f4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80075fc:	bf00      	nop
    }

    if (pclk != 0U)
 80075fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007600:	2b00      	cmp	r3, #0
 8007602:	d021      	beq.n	8007648 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007608:	4a1a      	ldr	r2, [pc, #104]	; (8007674 <UART_SetConfig+0x590>)
 800760a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800760e:	461a      	mov	r2, r3
 8007610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007612:	fbb3 f2f2 	udiv	r2, r3, r2
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	085b      	lsrs	r3, r3, #1
 800761c:	441a      	add	r2, r3
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	fbb2 f3f3 	udiv	r3, r2, r3
 8007626:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007628:	6a3b      	ldr	r3, [r7, #32]
 800762a:	2b0f      	cmp	r3, #15
 800762c:	d909      	bls.n	8007642 <UART_SetConfig+0x55e>
 800762e:	6a3b      	ldr	r3, [r7, #32]
 8007630:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007634:	d205      	bcs.n	8007642 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007636:	6a3b      	ldr	r3, [r7, #32]
 8007638:	b29a      	uxth	r2, r3
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	60da      	str	r2, [r3, #12]
 8007640:	e002      	b.n	8007648 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007642:	2301      	movs	r3, #1
 8007644:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	2201      	movs	r2, #1
 800764c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	2201      	movs	r2, #1
 8007654:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	2200      	movs	r2, #0
 800765c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	2200      	movs	r2, #0
 8007662:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007664:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8007668:	4618      	mov	r0, r3
 800766a:	3730      	adds	r7, #48	; 0x30
 800766c:	46bd      	mov	sp, r7
 800766e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007672:	bf00      	nop
 8007674:	0800b058 	.word	0x0800b058
 8007678:	00f42400 	.word	0x00f42400

0800767c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007688:	f003 0308 	and.w	r3, r3, #8
 800768c:	2b00      	cmp	r3, #0
 800768e:	d00a      	beq.n	80076a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	430a      	orrs	r2, r1
 80076a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076aa:	f003 0301 	and.w	r3, r3, #1
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d00a      	beq.n	80076c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	430a      	orrs	r2, r1
 80076c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076cc:	f003 0302 	and.w	r3, r3, #2
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d00a      	beq.n	80076ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	430a      	orrs	r2, r1
 80076e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ee:	f003 0304 	and.w	r3, r3, #4
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d00a      	beq.n	800770c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	430a      	orrs	r2, r1
 800770a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007710:	f003 0310 	and.w	r3, r3, #16
 8007714:	2b00      	cmp	r3, #0
 8007716:	d00a      	beq.n	800772e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	430a      	orrs	r2, r1
 800772c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007732:	f003 0320 	and.w	r3, r3, #32
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00a      	beq.n	8007750 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	430a      	orrs	r2, r1
 800774e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007758:	2b00      	cmp	r3, #0
 800775a:	d01a      	beq.n	8007792 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	430a      	orrs	r2, r1
 8007770:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007776:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800777a:	d10a      	bne.n	8007792 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	430a      	orrs	r2, r1
 8007790:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800779a:	2b00      	cmp	r3, #0
 800779c:	d00a      	beq.n	80077b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	430a      	orrs	r2, r1
 80077b2:	605a      	str	r2, [r3, #4]
  }
}
 80077b4:	bf00      	nop
 80077b6:	370c      	adds	r7, #12
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr

080077c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b098      	sub	sp, #96	; 0x60
 80077c4:	af02      	add	r7, sp, #8
 80077c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2200      	movs	r2, #0
 80077cc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80077d0:	f7fa ff6c 	bl	80026ac <HAL_GetTick>
 80077d4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f003 0308 	and.w	r3, r3, #8
 80077e0:	2b08      	cmp	r3, #8
 80077e2:	d12f      	bne.n	8007844 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80077e8:	9300      	str	r3, [sp, #0]
 80077ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077ec:	2200      	movs	r2, #0
 80077ee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f000 f88e 	bl	8007914 <UART_WaitOnFlagUntilTimeout>
 80077f8:	4603      	mov	r3, r0
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d022      	beq.n	8007844 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007806:	e853 3f00 	ldrex	r3, [r3]
 800780a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800780c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800780e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007812:	653b      	str	r3, [r7, #80]	; 0x50
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	461a      	mov	r2, r3
 800781a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800781c:	647b      	str	r3, [r7, #68]	; 0x44
 800781e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007820:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007822:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007824:	e841 2300 	strex	r3, r2, [r1]
 8007828:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800782a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800782c:	2b00      	cmp	r3, #0
 800782e:	d1e6      	bne.n	80077fe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2220      	movs	r2, #32
 8007834:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2200      	movs	r2, #0
 800783c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007840:	2303      	movs	r3, #3
 8007842:	e063      	b.n	800790c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f003 0304 	and.w	r3, r3, #4
 800784e:	2b04      	cmp	r3, #4
 8007850:	d149      	bne.n	80078e6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007852:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007856:	9300      	str	r3, [sp, #0]
 8007858:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800785a:	2200      	movs	r2, #0
 800785c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f000 f857 	bl	8007914 <UART_WaitOnFlagUntilTimeout>
 8007866:	4603      	mov	r3, r0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d03c      	beq.n	80078e6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007874:	e853 3f00 	ldrex	r3, [r3]
 8007878:	623b      	str	r3, [r7, #32]
   return(result);
 800787a:	6a3b      	ldr	r3, [r7, #32]
 800787c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007880:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	461a      	mov	r2, r3
 8007888:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800788a:	633b      	str	r3, [r7, #48]	; 0x30
 800788c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800788e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007890:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007892:	e841 2300 	strex	r3, r2, [r1]
 8007896:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800789a:	2b00      	cmp	r3, #0
 800789c:	d1e6      	bne.n	800786c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	3308      	adds	r3, #8
 80078a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	e853 3f00 	ldrex	r3, [r3]
 80078ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	f023 0301 	bic.w	r3, r3, #1
 80078b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	3308      	adds	r3, #8
 80078bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80078be:	61fa      	str	r2, [r7, #28]
 80078c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c2:	69b9      	ldr	r1, [r7, #24]
 80078c4:	69fa      	ldr	r2, [r7, #28]
 80078c6:	e841 2300 	strex	r3, r2, [r1]
 80078ca:	617b      	str	r3, [r7, #20]
   return(result);
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d1e5      	bne.n	800789e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2220      	movs	r2, #32
 80078d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2200      	movs	r2, #0
 80078de:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078e2:	2303      	movs	r3, #3
 80078e4:	e012      	b.n	800790c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2220      	movs	r2, #32
 80078ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2220      	movs	r2, #32
 80078f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2200      	movs	r2, #0
 80078fa:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2200      	movs	r2, #0
 8007900:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800790a:	2300      	movs	r3, #0
}
 800790c:	4618      	mov	r0, r3
 800790e:	3758      	adds	r7, #88	; 0x58
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	603b      	str	r3, [r7, #0]
 8007920:	4613      	mov	r3, r2
 8007922:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007924:	e04f      	b.n	80079c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007926:	69bb      	ldr	r3, [r7, #24]
 8007928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800792c:	d04b      	beq.n	80079c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800792e:	f7fa febd 	bl	80026ac <HAL_GetTick>
 8007932:	4602      	mov	r2, r0
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	1ad3      	subs	r3, r2, r3
 8007938:	69ba      	ldr	r2, [r7, #24]
 800793a:	429a      	cmp	r2, r3
 800793c:	d302      	bcc.n	8007944 <UART_WaitOnFlagUntilTimeout+0x30>
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d101      	bne.n	8007948 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007944:	2303      	movs	r3, #3
 8007946:	e04e      	b.n	80079e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f003 0304 	and.w	r3, r3, #4
 8007952:	2b00      	cmp	r3, #0
 8007954:	d037      	beq.n	80079c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	2b80      	cmp	r3, #128	; 0x80
 800795a:	d034      	beq.n	80079c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	2b40      	cmp	r3, #64	; 0x40
 8007960:	d031      	beq.n	80079c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	69db      	ldr	r3, [r3, #28]
 8007968:	f003 0308 	and.w	r3, r3, #8
 800796c:	2b08      	cmp	r3, #8
 800796e:	d110      	bne.n	8007992 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	2208      	movs	r2, #8
 8007976:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007978:	68f8      	ldr	r0, [r7, #12]
 800797a:	f000 f838 	bl	80079ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2208      	movs	r2, #8
 8007982:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2200      	movs	r2, #0
 800798a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800798e:	2301      	movs	r3, #1
 8007990:	e029      	b.n	80079e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	69db      	ldr	r3, [r3, #28]
 8007998:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800799c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079a0:	d111      	bne.n	80079c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80079aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80079ac:	68f8      	ldr	r0, [r7, #12]
 80079ae:	f000 f81e 	bl	80079ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2220      	movs	r2, #32
 80079b6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2200      	movs	r2, #0
 80079be:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80079c2:	2303      	movs	r3, #3
 80079c4:	e00f      	b.n	80079e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	69da      	ldr	r2, [r3, #28]
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	4013      	ands	r3, r2
 80079d0:	68ba      	ldr	r2, [r7, #8]
 80079d2:	429a      	cmp	r2, r3
 80079d4:	bf0c      	ite	eq
 80079d6:	2301      	moveq	r3, #1
 80079d8:	2300      	movne	r3, #0
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	461a      	mov	r2, r3
 80079de:	79fb      	ldrb	r3, [r7, #7]
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d0a0      	beq.n	8007926 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80079e4:	2300      	movs	r3, #0
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3710      	adds	r7, #16
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}

080079ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80079ee:	b480      	push	{r7}
 80079f0:	b095      	sub	sp, #84	; 0x54
 80079f2:	af00      	add	r7, sp, #0
 80079f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079fe:	e853 3f00 	ldrex	r3, [r3]
 8007a02:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a06:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007a0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	461a      	mov	r2, r3
 8007a12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a14:	643b      	str	r3, [r7, #64]	; 0x40
 8007a16:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a18:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007a1a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007a1c:	e841 2300 	strex	r3, r2, [r1]
 8007a20:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d1e6      	bne.n	80079f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	3308      	adds	r3, #8
 8007a2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a30:	6a3b      	ldr	r3, [r7, #32]
 8007a32:	e853 3f00 	ldrex	r3, [r3]
 8007a36:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a3e:	f023 0301 	bic.w	r3, r3, #1
 8007a42:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	3308      	adds	r3, #8
 8007a4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007a4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007a4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007a52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a54:	e841 2300 	strex	r3, r2, [r1]
 8007a58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d1e3      	bne.n	8007a28 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d118      	bne.n	8007a9a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	e853 3f00 	ldrex	r3, [r3]
 8007a74:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	f023 0310 	bic.w	r3, r3, #16
 8007a7c:	647b      	str	r3, [r7, #68]	; 0x44
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	461a      	mov	r2, r3
 8007a84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a86:	61bb      	str	r3, [r7, #24]
 8007a88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a8a:	6979      	ldr	r1, [r7, #20]
 8007a8c:	69ba      	ldr	r2, [r7, #24]
 8007a8e:	e841 2300 	strex	r3, r2, [r1]
 8007a92:	613b      	str	r3, [r7, #16]
   return(result);
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d1e6      	bne.n	8007a68 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2220      	movs	r2, #32
 8007a9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007aae:	bf00      	nop
 8007ab0:	3754      	adds	r7, #84	; 0x54
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr

08007aba <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007aba:	b480      	push	{r7}
 8007abc:	b085      	sub	sp, #20
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d101      	bne.n	8007ad0 <HAL_UARTEx_DisableFifoMode+0x16>
 8007acc:	2302      	movs	r3, #2
 8007ace:	e027      	b.n	8007b20 <HAL_UARTEx_DisableFifoMode+0x66>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2224      	movs	r2, #36	; 0x24
 8007adc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f022 0201 	bic.w	r2, r2, #1
 8007af6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007afe:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	68fa      	ldr	r2, [r7, #12]
 8007b0c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2220      	movs	r2, #32
 8007b12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007b1e:	2300      	movs	r3, #0
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3714      	adds	r7, #20
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d101      	bne.n	8007b44 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007b40:	2302      	movs	r3, #2
 8007b42:	e02d      	b.n	8007ba0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2201      	movs	r2, #1
 8007b48:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2224      	movs	r2, #36	; 0x24
 8007b50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f022 0201 	bic.w	r2, r2, #1
 8007b6a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	683a      	ldr	r2, [r7, #0]
 8007b7c:	430a      	orrs	r2, r1
 8007b7e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f000 f84f 	bl	8007c24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	68fa      	ldr	r2, [r7, #12]
 8007b8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2220      	movs	r2, #32
 8007b92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3710      	adds	r7, #16
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}

08007ba8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b084      	sub	sp, #16
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d101      	bne.n	8007bc0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007bbc:	2302      	movs	r3, #2
 8007bbe:	e02d      	b.n	8007c1c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2224      	movs	r2, #36	; 0x24
 8007bcc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f022 0201 	bic.w	r2, r2, #1
 8007be6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	683a      	ldr	r2, [r7, #0]
 8007bf8:	430a      	orrs	r2, r1
 8007bfa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f000 f811 	bl	8007c24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	68fa      	ldr	r2, [r7, #12]
 8007c08:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2220      	movs	r2, #32
 8007c0e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2200      	movs	r2, #0
 8007c16:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007c1a:	2300      	movs	r3, #0
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3710      	adds	r7, #16
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}

08007c24 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b085      	sub	sp, #20
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d108      	bne.n	8007c46 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2201      	movs	r2, #1
 8007c38:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007c44:	e031      	b.n	8007caa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007c46:	2308      	movs	r3, #8
 8007c48:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007c4a:	2308      	movs	r3, #8
 8007c4c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	0e5b      	lsrs	r3, r3, #25
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	f003 0307 	and.w	r3, r3, #7
 8007c5c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	0f5b      	lsrs	r3, r3, #29
 8007c66:	b2db      	uxtb	r3, r3
 8007c68:	f003 0307 	and.w	r3, r3, #7
 8007c6c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c6e:	7bbb      	ldrb	r3, [r7, #14]
 8007c70:	7b3a      	ldrb	r2, [r7, #12]
 8007c72:	4911      	ldr	r1, [pc, #68]	; (8007cb8 <UARTEx_SetNbDataToProcess+0x94>)
 8007c74:	5c8a      	ldrb	r2, [r1, r2]
 8007c76:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007c7a:	7b3a      	ldrb	r2, [r7, #12]
 8007c7c:	490f      	ldr	r1, [pc, #60]	; (8007cbc <UARTEx_SetNbDataToProcess+0x98>)
 8007c7e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c80:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c84:	b29a      	uxth	r2, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c8c:	7bfb      	ldrb	r3, [r7, #15]
 8007c8e:	7b7a      	ldrb	r2, [r7, #13]
 8007c90:	4909      	ldr	r1, [pc, #36]	; (8007cb8 <UARTEx_SetNbDataToProcess+0x94>)
 8007c92:	5c8a      	ldrb	r2, [r1, r2]
 8007c94:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007c98:	7b7a      	ldrb	r2, [r7, #13]
 8007c9a:	4908      	ldr	r1, [pc, #32]	; (8007cbc <UARTEx_SetNbDataToProcess+0x98>)
 8007c9c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c9e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ca2:	b29a      	uxth	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007caa:	bf00      	nop
 8007cac:	3714      	adds	r7, #20
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	0800b070 	.word	0x0800b070
 8007cbc:	0800b078 	.word	0x0800b078

08007cc0 <__cvt>:
 8007cc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007cc4:	ec55 4b10 	vmov	r4, r5, d0
 8007cc8:	2d00      	cmp	r5, #0
 8007cca:	460e      	mov	r6, r1
 8007ccc:	4619      	mov	r1, r3
 8007cce:	462b      	mov	r3, r5
 8007cd0:	bfbb      	ittet	lt
 8007cd2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007cd6:	461d      	movlt	r5, r3
 8007cd8:	2300      	movge	r3, #0
 8007cda:	232d      	movlt	r3, #45	; 0x2d
 8007cdc:	700b      	strb	r3, [r1, #0]
 8007cde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ce0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007ce4:	4691      	mov	r9, r2
 8007ce6:	f023 0820 	bic.w	r8, r3, #32
 8007cea:	bfbc      	itt	lt
 8007cec:	4622      	movlt	r2, r4
 8007cee:	4614      	movlt	r4, r2
 8007cf0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007cf4:	d005      	beq.n	8007d02 <__cvt+0x42>
 8007cf6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007cfa:	d100      	bne.n	8007cfe <__cvt+0x3e>
 8007cfc:	3601      	adds	r6, #1
 8007cfe:	2102      	movs	r1, #2
 8007d00:	e000      	b.n	8007d04 <__cvt+0x44>
 8007d02:	2103      	movs	r1, #3
 8007d04:	ab03      	add	r3, sp, #12
 8007d06:	9301      	str	r3, [sp, #4]
 8007d08:	ab02      	add	r3, sp, #8
 8007d0a:	9300      	str	r3, [sp, #0]
 8007d0c:	ec45 4b10 	vmov	d0, r4, r5
 8007d10:	4653      	mov	r3, sl
 8007d12:	4632      	mov	r2, r6
 8007d14:	f000 fe78 	bl	8008a08 <_dtoa_r>
 8007d18:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007d1c:	4607      	mov	r7, r0
 8007d1e:	d102      	bne.n	8007d26 <__cvt+0x66>
 8007d20:	f019 0f01 	tst.w	r9, #1
 8007d24:	d022      	beq.n	8007d6c <__cvt+0xac>
 8007d26:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007d2a:	eb07 0906 	add.w	r9, r7, r6
 8007d2e:	d110      	bne.n	8007d52 <__cvt+0x92>
 8007d30:	783b      	ldrb	r3, [r7, #0]
 8007d32:	2b30      	cmp	r3, #48	; 0x30
 8007d34:	d10a      	bne.n	8007d4c <__cvt+0x8c>
 8007d36:	2200      	movs	r2, #0
 8007d38:	2300      	movs	r3, #0
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	4629      	mov	r1, r5
 8007d3e:	f7f8 feeb 	bl	8000b18 <__aeabi_dcmpeq>
 8007d42:	b918      	cbnz	r0, 8007d4c <__cvt+0x8c>
 8007d44:	f1c6 0601 	rsb	r6, r6, #1
 8007d48:	f8ca 6000 	str.w	r6, [sl]
 8007d4c:	f8da 3000 	ldr.w	r3, [sl]
 8007d50:	4499      	add	r9, r3
 8007d52:	2200      	movs	r2, #0
 8007d54:	2300      	movs	r3, #0
 8007d56:	4620      	mov	r0, r4
 8007d58:	4629      	mov	r1, r5
 8007d5a:	f7f8 fedd 	bl	8000b18 <__aeabi_dcmpeq>
 8007d5e:	b108      	cbz	r0, 8007d64 <__cvt+0xa4>
 8007d60:	f8cd 900c 	str.w	r9, [sp, #12]
 8007d64:	2230      	movs	r2, #48	; 0x30
 8007d66:	9b03      	ldr	r3, [sp, #12]
 8007d68:	454b      	cmp	r3, r9
 8007d6a:	d307      	bcc.n	8007d7c <__cvt+0xbc>
 8007d6c:	9b03      	ldr	r3, [sp, #12]
 8007d6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d70:	1bdb      	subs	r3, r3, r7
 8007d72:	4638      	mov	r0, r7
 8007d74:	6013      	str	r3, [r2, #0]
 8007d76:	b004      	add	sp, #16
 8007d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d7c:	1c59      	adds	r1, r3, #1
 8007d7e:	9103      	str	r1, [sp, #12]
 8007d80:	701a      	strb	r2, [r3, #0]
 8007d82:	e7f0      	b.n	8007d66 <__cvt+0xa6>

08007d84 <__exponent>:
 8007d84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d86:	4603      	mov	r3, r0
 8007d88:	2900      	cmp	r1, #0
 8007d8a:	bfb8      	it	lt
 8007d8c:	4249      	neglt	r1, r1
 8007d8e:	f803 2b02 	strb.w	r2, [r3], #2
 8007d92:	bfb4      	ite	lt
 8007d94:	222d      	movlt	r2, #45	; 0x2d
 8007d96:	222b      	movge	r2, #43	; 0x2b
 8007d98:	2909      	cmp	r1, #9
 8007d9a:	7042      	strb	r2, [r0, #1]
 8007d9c:	dd2a      	ble.n	8007df4 <__exponent+0x70>
 8007d9e:	f10d 0207 	add.w	r2, sp, #7
 8007da2:	4617      	mov	r7, r2
 8007da4:	260a      	movs	r6, #10
 8007da6:	4694      	mov	ip, r2
 8007da8:	fb91 f5f6 	sdiv	r5, r1, r6
 8007dac:	fb06 1415 	mls	r4, r6, r5, r1
 8007db0:	3430      	adds	r4, #48	; 0x30
 8007db2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007db6:	460c      	mov	r4, r1
 8007db8:	2c63      	cmp	r4, #99	; 0x63
 8007dba:	f102 32ff 	add.w	r2, r2, #4294967295
 8007dbe:	4629      	mov	r1, r5
 8007dc0:	dcf1      	bgt.n	8007da6 <__exponent+0x22>
 8007dc2:	3130      	adds	r1, #48	; 0x30
 8007dc4:	f1ac 0402 	sub.w	r4, ip, #2
 8007dc8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007dcc:	1c41      	adds	r1, r0, #1
 8007dce:	4622      	mov	r2, r4
 8007dd0:	42ba      	cmp	r2, r7
 8007dd2:	d30a      	bcc.n	8007dea <__exponent+0x66>
 8007dd4:	f10d 0209 	add.w	r2, sp, #9
 8007dd8:	eba2 020c 	sub.w	r2, r2, ip
 8007ddc:	42bc      	cmp	r4, r7
 8007dde:	bf88      	it	hi
 8007de0:	2200      	movhi	r2, #0
 8007de2:	4413      	add	r3, r2
 8007de4:	1a18      	subs	r0, r3, r0
 8007de6:	b003      	add	sp, #12
 8007de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dea:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007dee:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007df2:	e7ed      	b.n	8007dd0 <__exponent+0x4c>
 8007df4:	2330      	movs	r3, #48	; 0x30
 8007df6:	3130      	adds	r1, #48	; 0x30
 8007df8:	7083      	strb	r3, [r0, #2]
 8007dfa:	70c1      	strb	r1, [r0, #3]
 8007dfc:	1d03      	adds	r3, r0, #4
 8007dfe:	e7f1      	b.n	8007de4 <__exponent+0x60>

08007e00 <_printf_float>:
 8007e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e04:	ed2d 8b02 	vpush	{d8}
 8007e08:	b08d      	sub	sp, #52	; 0x34
 8007e0a:	460c      	mov	r4, r1
 8007e0c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007e10:	4616      	mov	r6, r2
 8007e12:	461f      	mov	r7, r3
 8007e14:	4605      	mov	r5, r0
 8007e16:	f000 fce7 	bl	80087e8 <_localeconv_r>
 8007e1a:	f8d0 a000 	ldr.w	sl, [r0]
 8007e1e:	4650      	mov	r0, sl
 8007e20:	f7f8 fa4e 	bl	80002c0 <strlen>
 8007e24:	2300      	movs	r3, #0
 8007e26:	930a      	str	r3, [sp, #40]	; 0x28
 8007e28:	6823      	ldr	r3, [r4, #0]
 8007e2a:	9305      	str	r3, [sp, #20]
 8007e2c:	f8d8 3000 	ldr.w	r3, [r8]
 8007e30:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007e34:	3307      	adds	r3, #7
 8007e36:	f023 0307 	bic.w	r3, r3, #7
 8007e3a:	f103 0208 	add.w	r2, r3, #8
 8007e3e:	f8c8 2000 	str.w	r2, [r8]
 8007e42:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e46:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007e4a:	9307      	str	r3, [sp, #28]
 8007e4c:	f8cd 8018 	str.w	r8, [sp, #24]
 8007e50:	ee08 0a10 	vmov	s16, r0
 8007e54:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007e58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e5c:	4b9e      	ldr	r3, [pc, #632]	; (80080d8 <_printf_float+0x2d8>)
 8007e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8007e62:	f7f8 fe8b 	bl	8000b7c <__aeabi_dcmpun>
 8007e66:	bb88      	cbnz	r0, 8007ecc <_printf_float+0xcc>
 8007e68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e6c:	4b9a      	ldr	r3, [pc, #616]	; (80080d8 <_printf_float+0x2d8>)
 8007e6e:	f04f 32ff 	mov.w	r2, #4294967295
 8007e72:	f7f8 fe65 	bl	8000b40 <__aeabi_dcmple>
 8007e76:	bb48      	cbnz	r0, 8007ecc <_printf_float+0xcc>
 8007e78:	2200      	movs	r2, #0
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	4640      	mov	r0, r8
 8007e7e:	4649      	mov	r1, r9
 8007e80:	f7f8 fe54 	bl	8000b2c <__aeabi_dcmplt>
 8007e84:	b110      	cbz	r0, 8007e8c <_printf_float+0x8c>
 8007e86:	232d      	movs	r3, #45	; 0x2d
 8007e88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e8c:	4a93      	ldr	r2, [pc, #588]	; (80080dc <_printf_float+0x2dc>)
 8007e8e:	4b94      	ldr	r3, [pc, #592]	; (80080e0 <_printf_float+0x2e0>)
 8007e90:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007e94:	bf94      	ite	ls
 8007e96:	4690      	movls	r8, r2
 8007e98:	4698      	movhi	r8, r3
 8007e9a:	2303      	movs	r3, #3
 8007e9c:	6123      	str	r3, [r4, #16]
 8007e9e:	9b05      	ldr	r3, [sp, #20]
 8007ea0:	f023 0304 	bic.w	r3, r3, #4
 8007ea4:	6023      	str	r3, [r4, #0]
 8007ea6:	f04f 0900 	mov.w	r9, #0
 8007eaa:	9700      	str	r7, [sp, #0]
 8007eac:	4633      	mov	r3, r6
 8007eae:	aa0b      	add	r2, sp, #44	; 0x2c
 8007eb0:	4621      	mov	r1, r4
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	f000 f9da 	bl	800826c <_printf_common>
 8007eb8:	3001      	adds	r0, #1
 8007eba:	f040 8090 	bne.w	8007fde <_printf_float+0x1de>
 8007ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8007ec2:	b00d      	add	sp, #52	; 0x34
 8007ec4:	ecbd 8b02 	vpop	{d8}
 8007ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ecc:	4642      	mov	r2, r8
 8007ece:	464b      	mov	r3, r9
 8007ed0:	4640      	mov	r0, r8
 8007ed2:	4649      	mov	r1, r9
 8007ed4:	f7f8 fe52 	bl	8000b7c <__aeabi_dcmpun>
 8007ed8:	b140      	cbz	r0, 8007eec <_printf_float+0xec>
 8007eda:	464b      	mov	r3, r9
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	bfbc      	itt	lt
 8007ee0:	232d      	movlt	r3, #45	; 0x2d
 8007ee2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007ee6:	4a7f      	ldr	r2, [pc, #508]	; (80080e4 <_printf_float+0x2e4>)
 8007ee8:	4b7f      	ldr	r3, [pc, #508]	; (80080e8 <_printf_float+0x2e8>)
 8007eea:	e7d1      	b.n	8007e90 <_printf_float+0x90>
 8007eec:	6863      	ldr	r3, [r4, #4]
 8007eee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007ef2:	9206      	str	r2, [sp, #24]
 8007ef4:	1c5a      	adds	r2, r3, #1
 8007ef6:	d13f      	bne.n	8007f78 <_printf_float+0x178>
 8007ef8:	2306      	movs	r3, #6
 8007efa:	6063      	str	r3, [r4, #4]
 8007efc:	9b05      	ldr	r3, [sp, #20]
 8007efe:	6861      	ldr	r1, [r4, #4]
 8007f00:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007f04:	2300      	movs	r3, #0
 8007f06:	9303      	str	r3, [sp, #12]
 8007f08:	ab0a      	add	r3, sp, #40	; 0x28
 8007f0a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007f0e:	ab09      	add	r3, sp, #36	; 0x24
 8007f10:	ec49 8b10 	vmov	d0, r8, r9
 8007f14:	9300      	str	r3, [sp, #0]
 8007f16:	6022      	str	r2, [r4, #0]
 8007f18:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007f1c:	4628      	mov	r0, r5
 8007f1e:	f7ff fecf 	bl	8007cc0 <__cvt>
 8007f22:	9b06      	ldr	r3, [sp, #24]
 8007f24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007f26:	2b47      	cmp	r3, #71	; 0x47
 8007f28:	4680      	mov	r8, r0
 8007f2a:	d108      	bne.n	8007f3e <_printf_float+0x13e>
 8007f2c:	1cc8      	adds	r0, r1, #3
 8007f2e:	db02      	blt.n	8007f36 <_printf_float+0x136>
 8007f30:	6863      	ldr	r3, [r4, #4]
 8007f32:	4299      	cmp	r1, r3
 8007f34:	dd41      	ble.n	8007fba <_printf_float+0x1ba>
 8007f36:	f1ab 0302 	sub.w	r3, fp, #2
 8007f3a:	fa5f fb83 	uxtb.w	fp, r3
 8007f3e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007f42:	d820      	bhi.n	8007f86 <_printf_float+0x186>
 8007f44:	3901      	subs	r1, #1
 8007f46:	465a      	mov	r2, fp
 8007f48:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007f4c:	9109      	str	r1, [sp, #36]	; 0x24
 8007f4e:	f7ff ff19 	bl	8007d84 <__exponent>
 8007f52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f54:	1813      	adds	r3, r2, r0
 8007f56:	2a01      	cmp	r2, #1
 8007f58:	4681      	mov	r9, r0
 8007f5a:	6123      	str	r3, [r4, #16]
 8007f5c:	dc02      	bgt.n	8007f64 <_printf_float+0x164>
 8007f5e:	6822      	ldr	r2, [r4, #0]
 8007f60:	07d2      	lsls	r2, r2, #31
 8007f62:	d501      	bpl.n	8007f68 <_printf_float+0x168>
 8007f64:	3301      	adds	r3, #1
 8007f66:	6123      	str	r3, [r4, #16]
 8007f68:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d09c      	beq.n	8007eaa <_printf_float+0xaa>
 8007f70:	232d      	movs	r3, #45	; 0x2d
 8007f72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f76:	e798      	b.n	8007eaa <_printf_float+0xaa>
 8007f78:	9a06      	ldr	r2, [sp, #24]
 8007f7a:	2a47      	cmp	r2, #71	; 0x47
 8007f7c:	d1be      	bne.n	8007efc <_printf_float+0xfc>
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d1bc      	bne.n	8007efc <_printf_float+0xfc>
 8007f82:	2301      	movs	r3, #1
 8007f84:	e7b9      	b.n	8007efa <_printf_float+0xfa>
 8007f86:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007f8a:	d118      	bne.n	8007fbe <_printf_float+0x1be>
 8007f8c:	2900      	cmp	r1, #0
 8007f8e:	6863      	ldr	r3, [r4, #4]
 8007f90:	dd0b      	ble.n	8007faa <_printf_float+0x1aa>
 8007f92:	6121      	str	r1, [r4, #16]
 8007f94:	b913      	cbnz	r3, 8007f9c <_printf_float+0x19c>
 8007f96:	6822      	ldr	r2, [r4, #0]
 8007f98:	07d0      	lsls	r0, r2, #31
 8007f9a:	d502      	bpl.n	8007fa2 <_printf_float+0x1a2>
 8007f9c:	3301      	adds	r3, #1
 8007f9e:	440b      	add	r3, r1
 8007fa0:	6123      	str	r3, [r4, #16]
 8007fa2:	65a1      	str	r1, [r4, #88]	; 0x58
 8007fa4:	f04f 0900 	mov.w	r9, #0
 8007fa8:	e7de      	b.n	8007f68 <_printf_float+0x168>
 8007faa:	b913      	cbnz	r3, 8007fb2 <_printf_float+0x1b2>
 8007fac:	6822      	ldr	r2, [r4, #0]
 8007fae:	07d2      	lsls	r2, r2, #31
 8007fb0:	d501      	bpl.n	8007fb6 <_printf_float+0x1b6>
 8007fb2:	3302      	adds	r3, #2
 8007fb4:	e7f4      	b.n	8007fa0 <_printf_float+0x1a0>
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	e7f2      	b.n	8007fa0 <_printf_float+0x1a0>
 8007fba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007fbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fc0:	4299      	cmp	r1, r3
 8007fc2:	db05      	blt.n	8007fd0 <_printf_float+0x1d0>
 8007fc4:	6823      	ldr	r3, [r4, #0]
 8007fc6:	6121      	str	r1, [r4, #16]
 8007fc8:	07d8      	lsls	r0, r3, #31
 8007fca:	d5ea      	bpl.n	8007fa2 <_printf_float+0x1a2>
 8007fcc:	1c4b      	adds	r3, r1, #1
 8007fce:	e7e7      	b.n	8007fa0 <_printf_float+0x1a0>
 8007fd0:	2900      	cmp	r1, #0
 8007fd2:	bfd4      	ite	le
 8007fd4:	f1c1 0202 	rsble	r2, r1, #2
 8007fd8:	2201      	movgt	r2, #1
 8007fda:	4413      	add	r3, r2
 8007fdc:	e7e0      	b.n	8007fa0 <_printf_float+0x1a0>
 8007fde:	6823      	ldr	r3, [r4, #0]
 8007fe0:	055a      	lsls	r2, r3, #21
 8007fe2:	d407      	bmi.n	8007ff4 <_printf_float+0x1f4>
 8007fe4:	6923      	ldr	r3, [r4, #16]
 8007fe6:	4642      	mov	r2, r8
 8007fe8:	4631      	mov	r1, r6
 8007fea:	4628      	mov	r0, r5
 8007fec:	47b8      	blx	r7
 8007fee:	3001      	adds	r0, #1
 8007ff0:	d12c      	bne.n	800804c <_printf_float+0x24c>
 8007ff2:	e764      	b.n	8007ebe <_printf_float+0xbe>
 8007ff4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007ff8:	f240 80e0 	bls.w	80081bc <_printf_float+0x3bc>
 8007ffc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008000:	2200      	movs	r2, #0
 8008002:	2300      	movs	r3, #0
 8008004:	f7f8 fd88 	bl	8000b18 <__aeabi_dcmpeq>
 8008008:	2800      	cmp	r0, #0
 800800a:	d034      	beq.n	8008076 <_printf_float+0x276>
 800800c:	4a37      	ldr	r2, [pc, #220]	; (80080ec <_printf_float+0x2ec>)
 800800e:	2301      	movs	r3, #1
 8008010:	4631      	mov	r1, r6
 8008012:	4628      	mov	r0, r5
 8008014:	47b8      	blx	r7
 8008016:	3001      	adds	r0, #1
 8008018:	f43f af51 	beq.w	8007ebe <_printf_float+0xbe>
 800801c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008020:	429a      	cmp	r2, r3
 8008022:	db02      	blt.n	800802a <_printf_float+0x22a>
 8008024:	6823      	ldr	r3, [r4, #0]
 8008026:	07d8      	lsls	r0, r3, #31
 8008028:	d510      	bpl.n	800804c <_printf_float+0x24c>
 800802a:	ee18 3a10 	vmov	r3, s16
 800802e:	4652      	mov	r2, sl
 8008030:	4631      	mov	r1, r6
 8008032:	4628      	mov	r0, r5
 8008034:	47b8      	blx	r7
 8008036:	3001      	adds	r0, #1
 8008038:	f43f af41 	beq.w	8007ebe <_printf_float+0xbe>
 800803c:	f04f 0800 	mov.w	r8, #0
 8008040:	f104 091a 	add.w	r9, r4, #26
 8008044:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008046:	3b01      	subs	r3, #1
 8008048:	4543      	cmp	r3, r8
 800804a:	dc09      	bgt.n	8008060 <_printf_float+0x260>
 800804c:	6823      	ldr	r3, [r4, #0]
 800804e:	079b      	lsls	r3, r3, #30
 8008050:	f100 8107 	bmi.w	8008262 <_printf_float+0x462>
 8008054:	68e0      	ldr	r0, [r4, #12]
 8008056:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008058:	4298      	cmp	r0, r3
 800805a:	bfb8      	it	lt
 800805c:	4618      	movlt	r0, r3
 800805e:	e730      	b.n	8007ec2 <_printf_float+0xc2>
 8008060:	2301      	movs	r3, #1
 8008062:	464a      	mov	r2, r9
 8008064:	4631      	mov	r1, r6
 8008066:	4628      	mov	r0, r5
 8008068:	47b8      	blx	r7
 800806a:	3001      	adds	r0, #1
 800806c:	f43f af27 	beq.w	8007ebe <_printf_float+0xbe>
 8008070:	f108 0801 	add.w	r8, r8, #1
 8008074:	e7e6      	b.n	8008044 <_printf_float+0x244>
 8008076:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008078:	2b00      	cmp	r3, #0
 800807a:	dc39      	bgt.n	80080f0 <_printf_float+0x2f0>
 800807c:	4a1b      	ldr	r2, [pc, #108]	; (80080ec <_printf_float+0x2ec>)
 800807e:	2301      	movs	r3, #1
 8008080:	4631      	mov	r1, r6
 8008082:	4628      	mov	r0, r5
 8008084:	47b8      	blx	r7
 8008086:	3001      	adds	r0, #1
 8008088:	f43f af19 	beq.w	8007ebe <_printf_float+0xbe>
 800808c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008090:	4313      	orrs	r3, r2
 8008092:	d102      	bne.n	800809a <_printf_float+0x29a>
 8008094:	6823      	ldr	r3, [r4, #0]
 8008096:	07d9      	lsls	r1, r3, #31
 8008098:	d5d8      	bpl.n	800804c <_printf_float+0x24c>
 800809a:	ee18 3a10 	vmov	r3, s16
 800809e:	4652      	mov	r2, sl
 80080a0:	4631      	mov	r1, r6
 80080a2:	4628      	mov	r0, r5
 80080a4:	47b8      	blx	r7
 80080a6:	3001      	adds	r0, #1
 80080a8:	f43f af09 	beq.w	8007ebe <_printf_float+0xbe>
 80080ac:	f04f 0900 	mov.w	r9, #0
 80080b0:	f104 0a1a 	add.w	sl, r4, #26
 80080b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080b6:	425b      	negs	r3, r3
 80080b8:	454b      	cmp	r3, r9
 80080ba:	dc01      	bgt.n	80080c0 <_printf_float+0x2c0>
 80080bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080be:	e792      	b.n	8007fe6 <_printf_float+0x1e6>
 80080c0:	2301      	movs	r3, #1
 80080c2:	4652      	mov	r2, sl
 80080c4:	4631      	mov	r1, r6
 80080c6:	4628      	mov	r0, r5
 80080c8:	47b8      	blx	r7
 80080ca:	3001      	adds	r0, #1
 80080cc:	f43f aef7 	beq.w	8007ebe <_printf_float+0xbe>
 80080d0:	f109 0901 	add.w	r9, r9, #1
 80080d4:	e7ee      	b.n	80080b4 <_printf_float+0x2b4>
 80080d6:	bf00      	nop
 80080d8:	7fefffff 	.word	0x7fefffff
 80080dc:	0800b080 	.word	0x0800b080
 80080e0:	0800b084 	.word	0x0800b084
 80080e4:	0800b088 	.word	0x0800b088
 80080e8:	0800b08c 	.word	0x0800b08c
 80080ec:	0800b090 	.word	0x0800b090
 80080f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80080f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80080f4:	429a      	cmp	r2, r3
 80080f6:	bfa8      	it	ge
 80080f8:	461a      	movge	r2, r3
 80080fa:	2a00      	cmp	r2, #0
 80080fc:	4691      	mov	r9, r2
 80080fe:	dc37      	bgt.n	8008170 <_printf_float+0x370>
 8008100:	f04f 0b00 	mov.w	fp, #0
 8008104:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008108:	f104 021a 	add.w	r2, r4, #26
 800810c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800810e:	9305      	str	r3, [sp, #20]
 8008110:	eba3 0309 	sub.w	r3, r3, r9
 8008114:	455b      	cmp	r3, fp
 8008116:	dc33      	bgt.n	8008180 <_printf_float+0x380>
 8008118:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800811c:	429a      	cmp	r2, r3
 800811e:	db3b      	blt.n	8008198 <_printf_float+0x398>
 8008120:	6823      	ldr	r3, [r4, #0]
 8008122:	07da      	lsls	r2, r3, #31
 8008124:	d438      	bmi.n	8008198 <_printf_float+0x398>
 8008126:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800812a:	eba2 0903 	sub.w	r9, r2, r3
 800812e:	9b05      	ldr	r3, [sp, #20]
 8008130:	1ad2      	subs	r2, r2, r3
 8008132:	4591      	cmp	r9, r2
 8008134:	bfa8      	it	ge
 8008136:	4691      	movge	r9, r2
 8008138:	f1b9 0f00 	cmp.w	r9, #0
 800813c:	dc35      	bgt.n	80081aa <_printf_float+0x3aa>
 800813e:	f04f 0800 	mov.w	r8, #0
 8008142:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008146:	f104 0a1a 	add.w	sl, r4, #26
 800814a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800814e:	1a9b      	subs	r3, r3, r2
 8008150:	eba3 0309 	sub.w	r3, r3, r9
 8008154:	4543      	cmp	r3, r8
 8008156:	f77f af79 	ble.w	800804c <_printf_float+0x24c>
 800815a:	2301      	movs	r3, #1
 800815c:	4652      	mov	r2, sl
 800815e:	4631      	mov	r1, r6
 8008160:	4628      	mov	r0, r5
 8008162:	47b8      	blx	r7
 8008164:	3001      	adds	r0, #1
 8008166:	f43f aeaa 	beq.w	8007ebe <_printf_float+0xbe>
 800816a:	f108 0801 	add.w	r8, r8, #1
 800816e:	e7ec      	b.n	800814a <_printf_float+0x34a>
 8008170:	4613      	mov	r3, r2
 8008172:	4631      	mov	r1, r6
 8008174:	4642      	mov	r2, r8
 8008176:	4628      	mov	r0, r5
 8008178:	47b8      	blx	r7
 800817a:	3001      	adds	r0, #1
 800817c:	d1c0      	bne.n	8008100 <_printf_float+0x300>
 800817e:	e69e      	b.n	8007ebe <_printf_float+0xbe>
 8008180:	2301      	movs	r3, #1
 8008182:	4631      	mov	r1, r6
 8008184:	4628      	mov	r0, r5
 8008186:	9205      	str	r2, [sp, #20]
 8008188:	47b8      	blx	r7
 800818a:	3001      	adds	r0, #1
 800818c:	f43f ae97 	beq.w	8007ebe <_printf_float+0xbe>
 8008190:	9a05      	ldr	r2, [sp, #20]
 8008192:	f10b 0b01 	add.w	fp, fp, #1
 8008196:	e7b9      	b.n	800810c <_printf_float+0x30c>
 8008198:	ee18 3a10 	vmov	r3, s16
 800819c:	4652      	mov	r2, sl
 800819e:	4631      	mov	r1, r6
 80081a0:	4628      	mov	r0, r5
 80081a2:	47b8      	blx	r7
 80081a4:	3001      	adds	r0, #1
 80081a6:	d1be      	bne.n	8008126 <_printf_float+0x326>
 80081a8:	e689      	b.n	8007ebe <_printf_float+0xbe>
 80081aa:	9a05      	ldr	r2, [sp, #20]
 80081ac:	464b      	mov	r3, r9
 80081ae:	4442      	add	r2, r8
 80081b0:	4631      	mov	r1, r6
 80081b2:	4628      	mov	r0, r5
 80081b4:	47b8      	blx	r7
 80081b6:	3001      	adds	r0, #1
 80081b8:	d1c1      	bne.n	800813e <_printf_float+0x33e>
 80081ba:	e680      	b.n	8007ebe <_printf_float+0xbe>
 80081bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081be:	2a01      	cmp	r2, #1
 80081c0:	dc01      	bgt.n	80081c6 <_printf_float+0x3c6>
 80081c2:	07db      	lsls	r3, r3, #31
 80081c4:	d53a      	bpl.n	800823c <_printf_float+0x43c>
 80081c6:	2301      	movs	r3, #1
 80081c8:	4642      	mov	r2, r8
 80081ca:	4631      	mov	r1, r6
 80081cc:	4628      	mov	r0, r5
 80081ce:	47b8      	blx	r7
 80081d0:	3001      	adds	r0, #1
 80081d2:	f43f ae74 	beq.w	8007ebe <_printf_float+0xbe>
 80081d6:	ee18 3a10 	vmov	r3, s16
 80081da:	4652      	mov	r2, sl
 80081dc:	4631      	mov	r1, r6
 80081de:	4628      	mov	r0, r5
 80081e0:	47b8      	blx	r7
 80081e2:	3001      	adds	r0, #1
 80081e4:	f43f ae6b 	beq.w	8007ebe <_printf_float+0xbe>
 80081e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80081ec:	2200      	movs	r2, #0
 80081ee:	2300      	movs	r3, #0
 80081f0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80081f4:	f7f8 fc90 	bl	8000b18 <__aeabi_dcmpeq>
 80081f8:	b9d8      	cbnz	r0, 8008232 <_printf_float+0x432>
 80081fa:	f10a 33ff 	add.w	r3, sl, #4294967295
 80081fe:	f108 0201 	add.w	r2, r8, #1
 8008202:	4631      	mov	r1, r6
 8008204:	4628      	mov	r0, r5
 8008206:	47b8      	blx	r7
 8008208:	3001      	adds	r0, #1
 800820a:	d10e      	bne.n	800822a <_printf_float+0x42a>
 800820c:	e657      	b.n	8007ebe <_printf_float+0xbe>
 800820e:	2301      	movs	r3, #1
 8008210:	4652      	mov	r2, sl
 8008212:	4631      	mov	r1, r6
 8008214:	4628      	mov	r0, r5
 8008216:	47b8      	blx	r7
 8008218:	3001      	adds	r0, #1
 800821a:	f43f ae50 	beq.w	8007ebe <_printf_float+0xbe>
 800821e:	f108 0801 	add.w	r8, r8, #1
 8008222:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008224:	3b01      	subs	r3, #1
 8008226:	4543      	cmp	r3, r8
 8008228:	dcf1      	bgt.n	800820e <_printf_float+0x40e>
 800822a:	464b      	mov	r3, r9
 800822c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008230:	e6da      	b.n	8007fe8 <_printf_float+0x1e8>
 8008232:	f04f 0800 	mov.w	r8, #0
 8008236:	f104 0a1a 	add.w	sl, r4, #26
 800823a:	e7f2      	b.n	8008222 <_printf_float+0x422>
 800823c:	2301      	movs	r3, #1
 800823e:	4642      	mov	r2, r8
 8008240:	e7df      	b.n	8008202 <_printf_float+0x402>
 8008242:	2301      	movs	r3, #1
 8008244:	464a      	mov	r2, r9
 8008246:	4631      	mov	r1, r6
 8008248:	4628      	mov	r0, r5
 800824a:	47b8      	blx	r7
 800824c:	3001      	adds	r0, #1
 800824e:	f43f ae36 	beq.w	8007ebe <_printf_float+0xbe>
 8008252:	f108 0801 	add.w	r8, r8, #1
 8008256:	68e3      	ldr	r3, [r4, #12]
 8008258:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800825a:	1a5b      	subs	r3, r3, r1
 800825c:	4543      	cmp	r3, r8
 800825e:	dcf0      	bgt.n	8008242 <_printf_float+0x442>
 8008260:	e6f8      	b.n	8008054 <_printf_float+0x254>
 8008262:	f04f 0800 	mov.w	r8, #0
 8008266:	f104 0919 	add.w	r9, r4, #25
 800826a:	e7f4      	b.n	8008256 <_printf_float+0x456>

0800826c <_printf_common>:
 800826c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008270:	4616      	mov	r6, r2
 8008272:	4699      	mov	r9, r3
 8008274:	688a      	ldr	r2, [r1, #8]
 8008276:	690b      	ldr	r3, [r1, #16]
 8008278:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800827c:	4293      	cmp	r3, r2
 800827e:	bfb8      	it	lt
 8008280:	4613      	movlt	r3, r2
 8008282:	6033      	str	r3, [r6, #0]
 8008284:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008288:	4607      	mov	r7, r0
 800828a:	460c      	mov	r4, r1
 800828c:	b10a      	cbz	r2, 8008292 <_printf_common+0x26>
 800828e:	3301      	adds	r3, #1
 8008290:	6033      	str	r3, [r6, #0]
 8008292:	6823      	ldr	r3, [r4, #0]
 8008294:	0699      	lsls	r1, r3, #26
 8008296:	bf42      	ittt	mi
 8008298:	6833      	ldrmi	r3, [r6, #0]
 800829a:	3302      	addmi	r3, #2
 800829c:	6033      	strmi	r3, [r6, #0]
 800829e:	6825      	ldr	r5, [r4, #0]
 80082a0:	f015 0506 	ands.w	r5, r5, #6
 80082a4:	d106      	bne.n	80082b4 <_printf_common+0x48>
 80082a6:	f104 0a19 	add.w	sl, r4, #25
 80082aa:	68e3      	ldr	r3, [r4, #12]
 80082ac:	6832      	ldr	r2, [r6, #0]
 80082ae:	1a9b      	subs	r3, r3, r2
 80082b0:	42ab      	cmp	r3, r5
 80082b2:	dc26      	bgt.n	8008302 <_printf_common+0x96>
 80082b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80082b8:	1e13      	subs	r3, r2, #0
 80082ba:	6822      	ldr	r2, [r4, #0]
 80082bc:	bf18      	it	ne
 80082be:	2301      	movne	r3, #1
 80082c0:	0692      	lsls	r2, r2, #26
 80082c2:	d42b      	bmi.n	800831c <_printf_common+0xb0>
 80082c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80082c8:	4649      	mov	r1, r9
 80082ca:	4638      	mov	r0, r7
 80082cc:	47c0      	blx	r8
 80082ce:	3001      	adds	r0, #1
 80082d0:	d01e      	beq.n	8008310 <_printf_common+0xa4>
 80082d2:	6823      	ldr	r3, [r4, #0]
 80082d4:	6922      	ldr	r2, [r4, #16]
 80082d6:	f003 0306 	and.w	r3, r3, #6
 80082da:	2b04      	cmp	r3, #4
 80082dc:	bf02      	ittt	eq
 80082de:	68e5      	ldreq	r5, [r4, #12]
 80082e0:	6833      	ldreq	r3, [r6, #0]
 80082e2:	1aed      	subeq	r5, r5, r3
 80082e4:	68a3      	ldr	r3, [r4, #8]
 80082e6:	bf0c      	ite	eq
 80082e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082ec:	2500      	movne	r5, #0
 80082ee:	4293      	cmp	r3, r2
 80082f0:	bfc4      	itt	gt
 80082f2:	1a9b      	subgt	r3, r3, r2
 80082f4:	18ed      	addgt	r5, r5, r3
 80082f6:	2600      	movs	r6, #0
 80082f8:	341a      	adds	r4, #26
 80082fa:	42b5      	cmp	r5, r6
 80082fc:	d11a      	bne.n	8008334 <_printf_common+0xc8>
 80082fe:	2000      	movs	r0, #0
 8008300:	e008      	b.n	8008314 <_printf_common+0xa8>
 8008302:	2301      	movs	r3, #1
 8008304:	4652      	mov	r2, sl
 8008306:	4649      	mov	r1, r9
 8008308:	4638      	mov	r0, r7
 800830a:	47c0      	blx	r8
 800830c:	3001      	adds	r0, #1
 800830e:	d103      	bne.n	8008318 <_printf_common+0xac>
 8008310:	f04f 30ff 	mov.w	r0, #4294967295
 8008314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008318:	3501      	adds	r5, #1
 800831a:	e7c6      	b.n	80082aa <_printf_common+0x3e>
 800831c:	18e1      	adds	r1, r4, r3
 800831e:	1c5a      	adds	r2, r3, #1
 8008320:	2030      	movs	r0, #48	; 0x30
 8008322:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008326:	4422      	add	r2, r4
 8008328:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800832c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008330:	3302      	adds	r3, #2
 8008332:	e7c7      	b.n	80082c4 <_printf_common+0x58>
 8008334:	2301      	movs	r3, #1
 8008336:	4622      	mov	r2, r4
 8008338:	4649      	mov	r1, r9
 800833a:	4638      	mov	r0, r7
 800833c:	47c0      	blx	r8
 800833e:	3001      	adds	r0, #1
 8008340:	d0e6      	beq.n	8008310 <_printf_common+0xa4>
 8008342:	3601      	adds	r6, #1
 8008344:	e7d9      	b.n	80082fa <_printf_common+0x8e>
	...

08008348 <_printf_i>:
 8008348:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800834c:	7e0f      	ldrb	r7, [r1, #24]
 800834e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008350:	2f78      	cmp	r7, #120	; 0x78
 8008352:	4691      	mov	r9, r2
 8008354:	4680      	mov	r8, r0
 8008356:	460c      	mov	r4, r1
 8008358:	469a      	mov	sl, r3
 800835a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800835e:	d807      	bhi.n	8008370 <_printf_i+0x28>
 8008360:	2f62      	cmp	r7, #98	; 0x62
 8008362:	d80a      	bhi.n	800837a <_printf_i+0x32>
 8008364:	2f00      	cmp	r7, #0
 8008366:	f000 80d4 	beq.w	8008512 <_printf_i+0x1ca>
 800836a:	2f58      	cmp	r7, #88	; 0x58
 800836c:	f000 80c0 	beq.w	80084f0 <_printf_i+0x1a8>
 8008370:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008374:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008378:	e03a      	b.n	80083f0 <_printf_i+0xa8>
 800837a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800837e:	2b15      	cmp	r3, #21
 8008380:	d8f6      	bhi.n	8008370 <_printf_i+0x28>
 8008382:	a101      	add	r1, pc, #4	; (adr r1, 8008388 <_printf_i+0x40>)
 8008384:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008388:	080083e1 	.word	0x080083e1
 800838c:	080083f5 	.word	0x080083f5
 8008390:	08008371 	.word	0x08008371
 8008394:	08008371 	.word	0x08008371
 8008398:	08008371 	.word	0x08008371
 800839c:	08008371 	.word	0x08008371
 80083a0:	080083f5 	.word	0x080083f5
 80083a4:	08008371 	.word	0x08008371
 80083a8:	08008371 	.word	0x08008371
 80083ac:	08008371 	.word	0x08008371
 80083b0:	08008371 	.word	0x08008371
 80083b4:	080084f9 	.word	0x080084f9
 80083b8:	08008421 	.word	0x08008421
 80083bc:	080084b3 	.word	0x080084b3
 80083c0:	08008371 	.word	0x08008371
 80083c4:	08008371 	.word	0x08008371
 80083c8:	0800851b 	.word	0x0800851b
 80083cc:	08008371 	.word	0x08008371
 80083d0:	08008421 	.word	0x08008421
 80083d4:	08008371 	.word	0x08008371
 80083d8:	08008371 	.word	0x08008371
 80083dc:	080084bb 	.word	0x080084bb
 80083e0:	682b      	ldr	r3, [r5, #0]
 80083e2:	1d1a      	adds	r2, r3, #4
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	602a      	str	r2, [r5, #0]
 80083e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80083ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80083f0:	2301      	movs	r3, #1
 80083f2:	e09f      	b.n	8008534 <_printf_i+0x1ec>
 80083f4:	6820      	ldr	r0, [r4, #0]
 80083f6:	682b      	ldr	r3, [r5, #0]
 80083f8:	0607      	lsls	r7, r0, #24
 80083fa:	f103 0104 	add.w	r1, r3, #4
 80083fe:	6029      	str	r1, [r5, #0]
 8008400:	d501      	bpl.n	8008406 <_printf_i+0xbe>
 8008402:	681e      	ldr	r6, [r3, #0]
 8008404:	e003      	b.n	800840e <_printf_i+0xc6>
 8008406:	0646      	lsls	r6, r0, #25
 8008408:	d5fb      	bpl.n	8008402 <_printf_i+0xba>
 800840a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800840e:	2e00      	cmp	r6, #0
 8008410:	da03      	bge.n	800841a <_printf_i+0xd2>
 8008412:	232d      	movs	r3, #45	; 0x2d
 8008414:	4276      	negs	r6, r6
 8008416:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800841a:	485a      	ldr	r0, [pc, #360]	; (8008584 <_printf_i+0x23c>)
 800841c:	230a      	movs	r3, #10
 800841e:	e012      	b.n	8008446 <_printf_i+0xfe>
 8008420:	682b      	ldr	r3, [r5, #0]
 8008422:	6820      	ldr	r0, [r4, #0]
 8008424:	1d19      	adds	r1, r3, #4
 8008426:	6029      	str	r1, [r5, #0]
 8008428:	0605      	lsls	r5, r0, #24
 800842a:	d501      	bpl.n	8008430 <_printf_i+0xe8>
 800842c:	681e      	ldr	r6, [r3, #0]
 800842e:	e002      	b.n	8008436 <_printf_i+0xee>
 8008430:	0641      	lsls	r1, r0, #25
 8008432:	d5fb      	bpl.n	800842c <_printf_i+0xe4>
 8008434:	881e      	ldrh	r6, [r3, #0]
 8008436:	4853      	ldr	r0, [pc, #332]	; (8008584 <_printf_i+0x23c>)
 8008438:	2f6f      	cmp	r7, #111	; 0x6f
 800843a:	bf0c      	ite	eq
 800843c:	2308      	moveq	r3, #8
 800843e:	230a      	movne	r3, #10
 8008440:	2100      	movs	r1, #0
 8008442:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008446:	6865      	ldr	r5, [r4, #4]
 8008448:	60a5      	str	r5, [r4, #8]
 800844a:	2d00      	cmp	r5, #0
 800844c:	bfa2      	ittt	ge
 800844e:	6821      	ldrge	r1, [r4, #0]
 8008450:	f021 0104 	bicge.w	r1, r1, #4
 8008454:	6021      	strge	r1, [r4, #0]
 8008456:	b90e      	cbnz	r6, 800845c <_printf_i+0x114>
 8008458:	2d00      	cmp	r5, #0
 800845a:	d04b      	beq.n	80084f4 <_printf_i+0x1ac>
 800845c:	4615      	mov	r5, r2
 800845e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008462:	fb03 6711 	mls	r7, r3, r1, r6
 8008466:	5dc7      	ldrb	r7, [r0, r7]
 8008468:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800846c:	4637      	mov	r7, r6
 800846e:	42bb      	cmp	r3, r7
 8008470:	460e      	mov	r6, r1
 8008472:	d9f4      	bls.n	800845e <_printf_i+0x116>
 8008474:	2b08      	cmp	r3, #8
 8008476:	d10b      	bne.n	8008490 <_printf_i+0x148>
 8008478:	6823      	ldr	r3, [r4, #0]
 800847a:	07de      	lsls	r6, r3, #31
 800847c:	d508      	bpl.n	8008490 <_printf_i+0x148>
 800847e:	6923      	ldr	r3, [r4, #16]
 8008480:	6861      	ldr	r1, [r4, #4]
 8008482:	4299      	cmp	r1, r3
 8008484:	bfde      	ittt	le
 8008486:	2330      	movle	r3, #48	; 0x30
 8008488:	f805 3c01 	strble.w	r3, [r5, #-1]
 800848c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008490:	1b52      	subs	r2, r2, r5
 8008492:	6122      	str	r2, [r4, #16]
 8008494:	f8cd a000 	str.w	sl, [sp]
 8008498:	464b      	mov	r3, r9
 800849a:	aa03      	add	r2, sp, #12
 800849c:	4621      	mov	r1, r4
 800849e:	4640      	mov	r0, r8
 80084a0:	f7ff fee4 	bl	800826c <_printf_common>
 80084a4:	3001      	adds	r0, #1
 80084a6:	d14a      	bne.n	800853e <_printf_i+0x1f6>
 80084a8:	f04f 30ff 	mov.w	r0, #4294967295
 80084ac:	b004      	add	sp, #16
 80084ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084b2:	6823      	ldr	r3, [r4, #0]
 80084b4:	f043 0320 	orr.w	r3, r3, #32
 80084b8:	6023      	str	r3, [r4, #0]
 80084ba:	4833      	ldr	r0, [pc, #204]	; (8008588 <_printf_i+0x240>)
 80084bc:	2778      	movs	r7, #120	; 0x78
 80084be:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80084c2:	6823      	ldr	r3, [r4, #0]
 80084c4:	6829      	ldr	r1, [r5, #0]
 80084c6:	061f      	lsls	r7, r3, #24
 80084c8:	f851 6b04 	ldr.w	r6, [r1], #4
 80084cc:	d402      	bmi.n	80084d4 <_printf_i+0x18c>
 80084ce:	065f      	lsls	r7, r3, #25
 80084d0:	bf48      	it	mi
 80084d2:	b2b6      	uxthmi	r6, r6
 80084d4:	07df      	lsls	r7, r3, #31
 80084d6:	bf48      	it	mi
 80084d8:	f043 0320 	orrmi.w	r3, r3, #32
 80084dc:	6029      	str	r1, [r5, #0]
 80084de:	bf48      	it	mi
 80084e0:	6023      	strmi	r3, [r4, #0]
 80084e2:	b91e      	cbnz	r6, 80084ec <_printf_i+0x1a4>
 80084e4:	6823      	ldr	r3, [r4, #0]
 80084e6:	f023 0320 	bic.w	r3, r3, #32
 80084ea:	6023      	str	r3, [r4, #0]
 80084ec:	2310      	movs	r3, #16
 80084ee:	e7a7      	b.n	8008440 <_printf_i+0xf8>
 80084f0:	4824      	ldr	r0, [pc, #144]	; (8008584 <_printf_i+0x23c>)
 80084f2:	e7e4      	b.n	80084be <_printf_i+0x176>
 80084f4:	4615      	mov	r5, r2
 80084f6:	e7bd      	b.n	8008474 <_printf_i+0x12c>
 80084f8:	682b      	ldr	r3, [r5, #0]
 80084fa:	6826      	ldr	r6, [r4, #0]
 80084fc:	6961      	ldr	r1, [r4, #20]
 80084fe:	1d18      	adds	r0, r3, #4
 8008500:	6028      	str	r0, [r5, #0]
 8008502:	0635      	lsls	r5, r6, #24
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	d501      	bpl.n	800850c <_printf_i+0x1c4>
 8008508:	6019      	str	r1, [r3, #0]
 800850a:	e002      	b.n	8008512 <_printf_i+0x1ca>
 800850c:	0670      	lsls	r0, r6, #25
 800850e:	d5fb      	bpl.n	8008508 <_printf_i+0x1c0>
 8008510:	8019      	strh	r1, [r3, #0]
 8008512:	2300      	movs	r3, #0
 8008514:	6123      	str	r3, [r4, #16]
 8008516:	4615      	mov	r5, r2
 8008518:	e7bc      	b.n	8008494 <_printf_i+0x14c>
 800851a:	682b      	ldr	r3, [r5, #0]
 800851c:	1d1a      	adds	r2, r3, #4
 800851e:	602a      	str	r2, [r5, #0]
 8008520:	681d      	ldr	r5, [r3, #0]
 8008522:	6862      	ldr	r2, [r4, #4]
 8008524:	2100      	movs	r1, #0
 8008526:	4628      	mov	r0, r5
 8008528:	f7f7 fe7a 	bl	8000220 <memchr>
 800852c:	b108      	cbz	r0, 8008532 <_printf_i+0x1ea>
 800852e:	1b40      	subs	r0, r0, r5
 8008530:	6060      	str	r0, [r4, #4]
 8008532:	6863      	ldr	r3, [r4, #4]
 8008534:	6123      	str	r3, [r4, #16]
 8008536:	2300      	movs	r3, #0
 8008538:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800853c:	e7aa      	b.n	8008494 <_printf_i+0x14c>
 800853e:	6923      	ldr	r3, [r4, #16]
 8008540:	462a      	mov	r2, r5
 8008542:	4649      	mov	r1, r9
 8008544:	4640      	mov	r0, r8
 8008546:	47d0      	blx	sl
 8008548:	3001      	adds	r0, #1
 800854a:	d0ad      	beq.n	80084a8 <_printf_i+0x160>
 800854c:	6823      	ldr	r3, [r4, #0]
 800854e:	079b      	lsls	r3, r3, #30
 8008550:	d413      	bmi.n	800857a <_printf_i+0x232>
 8008552:	68e0      	ldr	r0, [r4, #12]
 8008554:	9b03      	ldr	r3, [sp, #12]
 8008556:	4298      	cmp	r0, r3
 8008558:	bfb8      	it	lt
 800855a:	4618      	movlt	r0, r3
 800855c:	e7a6      	b.n	80084ac <_printf_i+0x164>
 800855e:	2301      	movs	r3, #1
 8008560:	4632      	mov	r2, r6
 8008562:	4649      	mov	r1, r9
 8008564:	4640      	mov	r0, r8
 8008566:	47d0      	blx	sl
 8008568:	3001      	adds	r0, #1
 800856a:	d09d      	beq.n	80084a8 <_printf_i+0x160>
 800856c:	3501      	adds	r5, #1
 800856e:	68e3      	ldr	r3, [r4, #12]
 8008570:	9903      	ldr	r1, [sp, #12]
 8008572:	1a5b      	subs	r3, r3, r1
 8008574:	42ab      	cmp	r3, r5
 8008576:	dcf2      	bgt.n	800855e <_printf_i+0x216>
 8008578:	e7eb      	b.n	8008552 <_printf_i+0x20a>
 800857a:	2500      	movs	r5, #0
 800857c:	f104 0619 	add.w	r6, r4, #25
 8008580:	e7f5      	b.n	800856e <_printf_i+0x226>
 8008582:	bf00      	nop
 8008584:	0800b092 	.word	0x0800b092
 8008588:	0800b0a3 	.word	0x0800b0a3

0800858c <std>:
 800858c:	2300      	movs	r3, #0
 800858e:	b510      	push	{r4, lr}
 8008590:	4604      	mov	r4, r0
 8008592:	e9c0 3300 	strd	r3, r3, [r0]
 8008596:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800859a:	6083      	str	r3, [r0, #8]
 800859c:	8181      	strh	r1, [r0, #12]
 800859e:	6643      	str	r3, [r0, #100]	; 0x64
 80085a0:	81c2      	strh	r2, [r0, #14]
 80085a2:	6183      	str	r3, [r0, #24]
 80085a4:	4619      	mov	r1, r3
 80085a6:	2208      	movs	r2, #8
 80085a8:	305c      	adds	r0, #92	; 0x5c
 80085aa:	f000 f914 	bl	80087d6 <memset>
 80085ae:	4b0d      	ldr	r3, [pc, #52]	; (80085e4 <std+0x58>)
 80085b0:	6263      	str	r3, [r4, #36]	; 0x24
 80085b2:	4b0d      	ldr	r3, [pc, #52]	; (80085e8 <std+0x5c>)
 80085b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80085b6:	4b0d      	ldr	r3, [pc, #52]	; (80085ec <std+0x60>)
 80085b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80085ba:	4b0d      	ldr	r3, [pc, #52]	; (80085f0 <std+0x64>)
 80085bc:	6323      	str	r3, [r4, #48]	; 0x30
 80085be:	4b0d      	ldr	r3, [pc, #52]	; (80085f4 <std+0x68>)
 80085c0:	6224      	str	r4, [r4, #32]
 80085c2:	429c      	cmp	r4, r3
 80085c4:	d006      	beq.n	80085d4 <std+0x48>
 80085c6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80085ca:	4294      	cmp	r4, r2
 80085cc:	d002      	beq.n	80085d4 <std+0x48>
 80085ce:	33d0      	adds	r3, #208	; 0xd0
 80085d0:	429c      	cmp	r4, r3
 80085d2:	d105      	bne.n	80085e0 <std+0x54>
 80085d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80085d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085dc:	f000 b978 	b.w	80088d0 <__retarget_lock_init_recursive>
 80085e0:	bd10      	pop	{r4, pc}
 80085e2:	bf00      	nop
 80085e4:	08008751 	.word	0x08008751
 80085e8:	08008773 	.word	0x08008773
 80085ec:	080087ab 	.word	0x080087ab
 80085f0:	080087cf 	.word	0x080087cf
 80085f4:	20000430 	.word	0x20000430

080085f8 <stdio_exit_handler>:
 80085f8:	4a02      	ldr	r2, [pc, #8]	; (8008604 <stdio_exit_handler+0xc>)
 80085fa:	4903      	ldr	r1, [pc, #12]	; (8008608 <stdio_exit_handler+0x10>)
 80085fc:	4803      	ldr	r0, [pc, #12]	; (800860c <stdio_exit_handler+0x14>)
 80085fe:	f000 b869 	b.w	80086d4 <_fwalk_sglue>
 8008602:	bf00      	nop
 8008604:	2000000c 	.word	0x2000000c
 8008608:	0800a2a1 	.word	0x0800a2a1
 800860c:	20000018 	.word	0x20000018

08008610 <cleanup_stdio>:
 8008610:	6841      	ldr	r1, [r0, #4]
 8008612:	4b0c      	ldr	r3, [pc, #48]	; (8008644 <cleanup_stdio+0x34>)
 8008614:	4299      	cmp	r1, r3
 8008616:	b510      	push	{r4, lr}
 8008618:	4604      	mov	r4, r0
 800861a:	d001      	beq.n	8008620 <cleanup_stdio+0x10>
 800861c:	f001 fe40 	bl	800a2a0 <_fflush_r>
 8008620:	68a1      	ldr	r1, [r4, #8]
 8008622:	4b09      	ldr	r3, [pc, #36]	; (8008648 <cleanup_stdio+0x38>)
 8008624:	4299      	cmp	r1, r3
 8008626:	d002      	beq.n	800862e <cleanup_stdio+0x1e>
 8008628:	4620      	mov	r0, r4
 800862a:	f001 fe39 	bl	800a2a0 <_fflush_r>
 800862e:	68e1      	ldr	r1, [r4, #12]
 8008630:	4b06      	ldr	r3, [pc, #24]	; (800864c <cleanup_stdio+0x3c>)
 8008632:	4299      	cmp	r1, r3
 8008634:	d004      	beq.n	8008640 <cleanup_stdio+0x30>
 8008636:	4620      	mov	r0, r4
 8008638:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800863c:	f001 be30 	b.w	800a2a0 <_fflush_r>
 8008640:	bd10      	pop	{r4, pc}
 8008642:	bf00      	nop
 8008644:	20000430 	.word	0x20000430
 8008648:	20000498 	.word	0x20000498
 800864c:	20000500 	.word	0x20000500

08008650 <global_stdio_init.part.0>:
 8008650:	b510      	push	{r4, lr}
 8008652:	4b0b      	ldr	r3, [pc, #44]	; (8008680 <global_stdio_init.part.0+0x30>)
 8008654:	4c0b      	ldr	r4, [pc, #44]	; (8008684 <global_stdio_init.part.0+0x34>)
 8008656:	4a0c      	ldr	r2, [pc, #48]	; (8008688 <global_stdio_init.part.0+0x38>)
 8008658:	601a      	str	r2, [r3, #0]
 800865a:	4620      	mov	r0, r4
 800865c:	2200      	movs	r2, #0
 800865e:	2104      	movs	r1, #4
 8008660:	f7ff ff94 	bl	800858c <std>
 8008664:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008668:	2201      	movs	r2, #1
 800866a:	2109      	movs	r1, #9
 800866c:	f7ff ff8e 	bl	800858c <std>
 8008670:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008674:	2202      	movs	r2, #2
 8008676:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800867a:	2112      	movs	r1, #18
 800867c:	f7ff bf86 	b.w	800858c <std>
 8008680:	20000568 	.word	0x20000568
 8008684:	20000430 	.word	0x20000430
 8008688:	080085f9 	.word	0x080085f9

0800868c <__sfp_lock_acquire>:
 800868c:	4801      	ldr	r0, [pc, #4]	; (8008694 <__sfp_lock_acquire+0x8>)
 800868e:	f000 b920 	b.w	80088d2 <__retarget_lock_acquire_recursive>
 8008692:	bf00      	nop
 8008694:	20000571 	.word	0x20000571

08008698 <__sfp_lock_release>:
 8008698:	4801      	ldr	r0, [pc, #4]	; (80086a0 <__sfp_lock_release+0x8>)
 800869a:	f000 b91b 	b.w	80088d4 <__retarget_lock_release_recursive>
 800869e:	bf00      	nop
 80086a0:	20000571 	.word	0x20000571

080086a4 <__sinit>:
 80086a4:	b510      	push	{r4, lr}
 80086a6:	4604      	mov	r4, r0
 80086a8:	f7ff fff0 	bl	800868c <__sfp_lock_acquire>
 80086ac:	6a23      	ldr	r3, [r4, #32]
 80086ae:	b11b      	cbz	r3, 80086b8 <__sinit+0x14>
 80086b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086b4:	f7ff bff0 	b.w	8008698 <__sfp_lock_release>
 80086b8:	4b04      	ldr	r3, [pc, #16]	; (80086cc <__sinit+0x28>)
 80086ba:	6223      	str	r3, [r4, #32]
 80086bc:	4b04      	ldr	r3, [pc, #16]	; (80086d0 <__sinit+0x2c>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d1f5      	bne.n	80086b0 <__sinit+0xc>
 80086c4:	f7ff ffc4 	bl	8008650 <global_stdio_init.part.0>
 80086c8:	e7f2      	b.n	80086b0 <__sinit+0xc>
 80086ca:	bf00      	nop
 80086cc:	08008611 	.word	0x08008611
 80086d0:	20000568 	.word	0x20000568

080086d4 <_fwalk_sglue>:
 80086d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086d8:	4607      	mov	r7, r0
 80086da:	4688      	mov	r8, r1
 80086dc:	4614      	mov	r4, r2
 80086de:	2600      	movs	r6, #0
 80086e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80086e4:	f1b9 0901 	subs.w	r9, r9, #1
 80086e8:	d505      	bpl.n	80086f6 <_fwalk_sglue+0x22>
 80086ea:	6824      	ldr	r4, [r4, #0]
 80086ec:	2c00      	cmp	r4, #0
 80086ee:	d1f7      	bne.n	80086e0 <_fwalk_sglue+0xc>
 80086f0:	4630      	mov	r0, r6
 80086f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086f6:	89ab      	ldrh	r3, [r5, #12]
 80086f8:	2b01      	cmp	r3, #1
 80086fa:	d907      	bls.n	800870c <_fwalk_sglue+0x38>
 80086fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008700:	3301      	adds	r3, #1
 8008702:	d003      	beq.n	800870c <_fwalk_sglue+0x38>
 8008704:	4629      	mov	r1, r5
 8008706:	4638      	mov	r0, r7
 8008708:	47c0      	blx	r8
 800870a:	4306      	orrs	r6, r0
 800870c:	3568      	adds	r5, #104	; 0x68
 800870e:	e7e9      	b.n	80086e4 <_fwalk_sglue+0x10>

08008710 <siprintf>:
 8008710:	b40e      	push	{r1, r2, r3}
 8008712:	b500      	push	{lr}
 8008714:	b09c      	sub	sp, #112	; 0x70
 8008716:	ab1d      	add	r3, sp, #116	; 0x74
 8008718:	9002      	str	r0, [sp, #8]
 800871a:	9006      	str	r0, [sp, #24]
 800871c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008720:	4809      	ldr	r0, [pc, #36]	; (8008748 <siprintf+0x38>)
 8008722:	9107      	str	r1, [sp, #28]
 8008724:	9104      	str	r1, [sp, #16]
 8008726:	4909      	ldr	r1, [pc, #36]	; (800874c <siprintf+0x3c>)
 8008728:	f853 2b04 	ldr.w	r2, [r3], #4
 800872c:	9105      	str	r1, [sp, #20]
 800872e:	6800      	ldr	r0, [r0, #0]
 8008730:	9301      	str	r3, [sp, #4]
 8008732:	a902      	add	r1, sp, #8
 8008734:	f001 fc30 	bl	8009f98 <_svfiprintf_r>
 8008738:	9b02      	ldr	r3, [sp, #8]
 800873a:	2200      	movs	r2, #0
 800873c:	701a      	strb	r2, [r3, #0]
 800873e:	b01c      	add	sp, #112	; 0x70
 8008740:	f85d eb04 	ldr.w	lr, [sp], #4
 8008744:	b003      	add	sp, #12
 8008746:	4770      	bx	lr
 8008748:	20000064 	.word	0x20000064
 800874c:	ffff0208 	.word	0xffff0208

08008750 <__sread>:
 8008750:	b510      	push	{r4, lr}
 8008752:	460c      	mov	r4, r1
 8008754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008758:	f000 f86c 	bl	8008834 <_read_r>
 800875c:	2800      	cmp	r0, #0
 800875e:	bfab      	itete	ge
 8008760:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008762:	89a3      	ldrhlt	r3, [r4, #12]
 8008764:	181b      	addge	r3, r3, r0
 8008766:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800876a:	bfac      	ite	ge
 800876c:	6563      	strge	r3, [r4, #84]	; 0x54
 800876e:	81a3      	strhlt	r3, [r4, #12]
 8008770:	bd10      	pop	{r4, pc}

08008772 <__swrite>:
 8008772:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008776:	461f      	mov	r7, r3
 8008778:	898b      	ldrh	r3, [r1, #12]
 800877a:	05db      	lsls	r3, r3, #23
 800877c:	4605      	mov	r5, r0
 800877e:	460c      	mov	r4, r1
 8008780:	4616      	mov	r6, r2
 8008782:	d505      	bpl.n	8008790 <__swrite+0x1e>
 8008784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008788:	2302      	movs	r3, #2
 800878a:	2200      	movs	r2, #0
 800878c:	f000 f840 	bl	8008810 <_lseek_r>
 8008790:	89a3      	ldrh	r3, [r4, #12]
 8008792:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008796:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800879a:	81a3      	strh	r3, [r4, #12]
 800879c:	4632      	mov	r2, r6
 800879e:	463b      	mov	r3, r7
 80087a0:	4628      	mov	r0, r5
 80087a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087a6:	f000 b857 	b.w	8008858 <_write_r>

080087aa <__sseek>:
 80087aa:	b510      	push	{r4, lr}
 80087ac:	460c      	mov	r4, r1
 80087ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087b2:	f000 f82d 	bl	8008810 <_lseek_r>
 80087b6:	1c43      	adds	r3, r0, #1
 80087b8:	89a3      	ldrh	r3, [r4, #12]
 80087ba:	bf15      	itete	ne
 80087bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80087be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80087c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80087c6:	81a3      	strheq	r3, [r4, #12]
 80087c8:	bf18      	it	ne
 80087ca:	81a3      	strhne	r3, [r4, #12]
 80087cc:	bd10      	pop	{r4, pc}

080087ce <__sclose>:
 80087ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087d2:	f000 b80d 	b.w	80087f0 <_close_r>

080087d6 <memset>:
 80087d6:	4402      	add	r2, r0
 80087d8:	4603      	mov	r3, r0
 80087da:	4293      	cmp	r3, r2
 80087dc:	d100      	bne.n	80087e0 <memset+0xa>
 80087de:	4770      	bx	lr
 80087e0:	f803 1b01 	strb.w	r1, [r3], #1
 80087e4:	e7f9      	b.n	80087da <memset+0x4>
	...

080087e8 <_localeconv_r>:
 80087e8:	4800      	ldr	r0, [pc, #0]	; (80087ec <_localeconv_r+0x4>)
 80087ea:	4770      	bx	lr
 80087ec:	20000158 	.word	0x20000158

080087f0 <_close_r>:
 80087f0:	b538      	push	{r3, r4, r5, lr}
 80087f2:	4d06      	ldr	r5, [pc, #24]	; (800880c <_close_r+0x1c>)
 80087f4:	2300      	movs	r3, #0
 80087f6:	4604      	mov	r4, r0
 80087f8:	4608      	mov	r0, r1
 80087fa:	602b      	str	r3, [r5, #0]
 80087fc:	f7f9 fe4b 	bl	8002496 <_close>
 8008800:	1c43      	adds	r3, r0, #1
 8008802:	d102      	bne.n	800880a <_close_r+0x1a>
 8008804:	682b      	ldr	r3, [r5, #0]
 8008806:	b103      	cbz	r3, 800880a <_close_r+0x1a>
 8008808:	6023      	str	r3, [r4, #0]
 800880a:	bd38      	pop	{r3, r4, r5, pc}
 800880c:	2000056c 	.word	0x2000056c

08008810 <_lseek_r>:
 8008810:	b538      	push	{r3, r4, r5, lr}
 8008812:	4d07      	ldr	r5, [pc, #28]	; (8008830 <_lseek_r+0x20>)
 8008814:	4604      	mov	r4, r0
 8008816:	4608      	mov	r0, r1
 8008818:	4611      	mov	r1, r2
 800881a:	2200      	movs	r2, #0
 800881c:	602a      	str	r2, [r5, #0]
 800881e:	461a      	mov	r2, r3
 8008820:	f7f9 fe60 	bl	80024e4 <_lseek>
 8008824:	1c43      	adds	r3, r0, #1
 8008826:	d102      	bne.n	800882e <_lseek_r+0x1e>
 8008828:	682b      	ldr	r3, [r5, #0]
 800882a:	b103      	cbz	r3, 800882e <_lseek_r+0x1e>
 800882c:	6023      	str	r3, [r4, #0]
 800882e:	bd38      	pop	{r3, r4, r5, pc}
 8008830:	2000056c 	.word	0x2000056c

08008834 <_read_r>:
 8008834:	b538      	push	{r3, r4, r5, lr}
 8008836:	4d07      	ldr	r5, [pc, #28]	; (8008854 <_read_r+0x20>)
 8008838:	4604      	mov	r4, r0
 800883a:	4608      	mov	r0, r1
 800883c:	4611      	mov	r1, r2
 800883e:	2200      	movs	r2, #0
 8008840:	602a      	str	r2, [r5, #0]
 8008842:	461a      	mov	r2, r3
 8008844:	f7f9 fdee 	bl	8002424 <_read>
 8008848:	1c43      	adds	r3, r0, #1
 800884a:	d102      	bne.n	8008852 <_read_r+0x1e>
 800884c:	682b      	ldr	r3, [r5, #0]
 800884e:	b103      	cbz	r3, 8008852 <_read_r+0x1e>
 8008850:	6023      	str	r3, [r4, #0]
 8008852:	bd38      	pop	{r3, r4, r5, pc}
 8008854:	2000056c 	.word	0x2000056c

08008858 <_write_r>:
 8008858:	b538      	push	{r3, r4, r5, lr}
 800885a:	4d07      	ldr	r5, [pc, #28]	; (8008878 <_write_r+0x20>)
 800885c:	4604      	mov	r4, r0
 800885e:	4608      	mov	r0, r1
 8008860:	4611      	mov	r1, r2
 8008862:	2200      	movs	r2, #0
 8008864:	602a      	str	r2, [r5, #0]
 8008866:	461a      	mov	r2, r3
 8008868:	f7f9 fdf9 	bl	800245e <_write>
 800886c:	1c43      	adds	r3, r0, #1
 800886e:	d102      	bne.n	8008876 <_write_r+0x1e>
 8008870:	682b      	ldr	r3, [r5, #0]
 8008872:	b103      	cbz	r3, 8008876 <_write_r+0x1e>
 8008874:	6023      	str	r3, [r4, #0]
 8008876:	bd38      	pop	{r3, r4, r5, pc}
 8008878:	2000056c 	.word	0x2000056c

0800887c <__errno>:
 800887c:	4b01      	ldr	r3, [pc, #4]	; (8008884 <__errno+0x8>)
 800887e:	6818      	ldr	r0, [r3, #0]
 8008880:	4770      	bx	lr
 8008882:	bf00      	nop
 8008884:	20000064 	.word	0x20000064

08008888 <__libc_init_array>:
 8008888:	b570      	push	{r4, r5, r6, lr}
 800888a:	4d0d      	ldr	r5, [pc, #52]	; (80088c0 <__libc_init_array+0x38>)
 800888c:	4c0d      	ldr	r4, [pc, #52]	; (80088c4 <__libc_init_array+0x3c>)
 800888e:	1b64      	subs	r4, r4, r5
 8008890:	10a4      	asrs	r4, r4, #2
 8008892:	2600      	movs	r6, #0
 8008894:	42a6      	cmp	r6, r4
 8008896:	d109      	bne.n	80088ac <__libc_init_array+0x24>
 8008898:	4d0b      	ldr	r5, [pc, #44]	; (80088c8 <__libc_init_array+0x40>)
 800889a:	4c0c      	ldr	r4, [pc, #48]	; (80088cc <__libc_init_array+0x44>)
 800889c:	f002 fb0a 	bl	800aeb4 <_init>
 80088a0:	1b64      	subs	r4, r4, r5
 80088a2:	10a4      	asrs	r4, r4, #2
 80088a4:	2600      	movs	r6, #0
 80088a6:	42a6      	cmp	r6, r4
 80088a8:	d105      	bne.n	80088b6 <__libc_init_array+0x2e>
 80088aa:	bd70      	pop	{r4, r5, r6, pc}
 80088ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80088b0:	4798      	blx	r3
 80088b2:	3601      	adds	r6, #1
 80088b4:	e7ee      	b.n	8008894 <__libc_init_array+0xc>
 80088b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80088ba:	4798      	blx	r3
 80088bc:	3601      	adds	r6, #1
 80088be:	e7f2      	b.n	80088a6 <__libc_init_array+0x1e>
 80088c0:	0800b470 	.word	0x0800b470
 80088c4:	0800b470 	.word	0x0800b470
 80088c8:	0800b470 	.word	0x0800b470
 80088cc:	0800b474 	.word	0x0800b474

080088d0 <__retarget_lock_init_recursive>:
 80088d0:	4770      	bx	lr

080088d2 <__retarget_lock_acquire_recursive>:
 80088d2:	4770      	bx	lr

080088d4 <__retarget_lock_release_recursive>:
 80088d4:	4770      	bx	lr

080088d6 <memcpy>:
 80088d6:	440a      	add	r2, r1
 80088d8:	4291      	cmp	r1, r2
 80088da:	f100 33ff 	add.w	r3, r0, #4294967295
 80088de:	d100      	bne.n	80088e2 <memcpy+0xc>
 80088e0:	4770      	bx	lr
 80088e2:	b510      	push	{r4, lr}
 80088e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088ec:	4291      	cmp	r1, r2
 80088ee:	d1f9      	bne.n	80088e4 <memcpy+0xe>
 80088f0:	bd10      	pop	{r4, pc}

080088f2 <quorem>:
 80088f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088f6:	6903      	ldr	r3, [r0, #16]
 80088f8:	690c      	ldr	r4, [r1, #16]
 80088fa:	42a3      	cmp	r3, r4
 80088fc:	4607      	mov	r7, r0
 80088fe:	db7e      	blt.n	80089fe <quorem+0x10c>
 8008900:	3c01      	subs	r4, #1
 8008902:	f101 0814 	add.w	r8, r1, #20
 8008906:	f100 0514 	add.w	r5, r0, #20
 800890a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800890e:	9301      	str	r3, [sp, #4]
 8008910:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008914:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008918:	3301      	adds	r3, #1
 800891a:	429a      	cmp	r2, r3
 800891c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008920:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008924:	fbb2 f6f3 	udiv	r6, r2, r3
 8008928:	d331      	bcc.n	800898e <quorem+0x9c>
 800892a:	f04f 0e00 	mov.w	lr, #0
 800892e:	4640      	mov	r0, r8
 8008930:	46ac      	mov	ip, r5
 8008932:	46f2      	mov	sl, lr
 8008934:	f850 2b04 	ldr.w	r2, [r0], #4
 8008938:	b293      	uxth	r3, r2
 800893a:	fb06 e303 	mla	r3, r6, r3, lr
 800893e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008942:	0c1a      	lsrs	r2, r3, #16
 8008944:	b29b      	uxth	r3, r3
 8008946:	ebaa 0303 	sub.w	r3, sl, r3
 800894a:	f8dc a000 	ldr.w	sl, [ip]
 800894e:	fa13 f38a 	uxtah	r3, r3, sl
 8008952:	fb06 220e 	mla	r2, r6, lr, r2
 8008956:	9300      	str	r3, [sp, #0]
 8008958:	9b00      	ldr	r3, [sp, #0]
 800895a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800895e:	b292      	uxth	r2, r2
 8008960:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008964:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008968:	f8bd 3000 	ldrh.w	r3, [sp]
 800896c:	4581      	cmp	r9, r0
 800896e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008972:	f84c 3b04 	str.w	r3, [ip], #4
 8008976:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800897a:	d2db      	bcs.n	8008934 <quorem+0x42>
 800897c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008980:	b92b      	cbnz	r3, 800898e <quorem+0x9c>
 8008982:	9b01      	ldr	r3, [sp, #4]
 8008984:	3b04      	subs	r3, #4
 8008986:	429d      	cmp	r5, r3
 8008988:	461a      	mov	r2, r3
 800898a:	d32c      	bcc.n	80089e6 <quorem+0xf4>
 800898c:	613c      	str	r4, [r7, #16]
 800898e:	4638      	mov	r0, r7
 8008990:	f001 f9a8 	bl	8009ce4 <__mcmp>
 8008994:	2800      	cmp	r0, #0
 8008996:	db22      	blt.n	80089de <quorem+0xec>
 8008998:	3601      	adds	r6, #1
 800899a:	4629      	mov	r1, r5
 800899c:	2000      	movs	r0, #0
 800899e:	f858 2b04 	ldr.w	r2, [r8], #4
 80089a2:	f8d1 c000 	ldr.w	ip, [r1]
 80089a6:	b293      	uxth	r3, r2
 80089a8:	1ac3      	subs	r3, r0, r3
 80089aa:	0c12      	lsrs	r2, r2, #16
 80089ac:	fa13 f38c 	uxtah	r3, r3, ip
 80089b0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80089b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80089b8:	b29b      	uxth	r3, r3
 80089ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089be:	45c1      	cmp	r9, r8
 80089c0:	f841 3b04 	str.w	r3, [r1], #4
 80089c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80089c8:	d2e9      	bcs.n	800899e <quorem+0xac>
 80089ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80089ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80089d2:	b922      	cbnz	r2, 80089de <quorem+0xec>
 80089d4:	3b04      	subs	r3, #4
 80089d6:	429d      	cmp	r5, r3
 80089d8:	461a      	mov	r2, r3
 80089da:	d30a      	bcc.n	80089f2 <quorem+0x100>
 80089dc:	613c      	str	r4, [r7, #16]
 80089de:	4630      	mov	r0, r6
 80089e0:	b003      	add	sp, #12
 80089e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089e6:	6812      	ldr	r2, [r2, #0]
 80089e8:	3b04      	subs	r3, #4
 80089ea:	2a00      	cmp	r2, #0
 80089ec:	d1ce      	bne.n	800898c <quorem+0x9a>
 80089ee:	3c01      	subs	r4, #1
 80089f0:	e7c9      	b.n	8008986 <quorem+0x94>
 80089f2:	6812      	ldr	r2, [r2, #0]
 80089f4:	3b04      	subs	r3, #4
 80089f6:	2a00      	cmp	r2, #0
 80089f8:	d1f0      	bne.n	80089dc <quorem+0xea>
 80089fa:	3c01      	subs	r4, #1
 80089fc:	e7eb      	b.n	80089d6 <quorem+0xe4>
 80089fe:	2000      	movs	r0, #0
 8008a00:	e7ee      	b.n	80089e0 <quorem+0xee>
 8008a02:	0000      	movs	r0, r0
 8008a04:	0000      	movs	r0, r0
	...

08008a08 <_dtoa_r>:
 8008a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a0c:	ed2d 8b04 	vpush	{d8-d9}
 8008a10:	69c5      	ldr	r5, [r0, #28]
 8008a12:	b093      	sub	sp, #76	; 0x4c
 8008a14:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008a18:	ec57 6b10 	vmov	r6, r7, d0
 8008a1c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008a20:	9107      	str	r1, [sp, #28]
 8008a22:	4604      	mov	r4, r0
 8008a24:	920a      	str	r2, [sp, #40]	; 0x28
 8008a26:	930d      	str	r3, [sp, #52]	; 0x34
 8008a28:	b975      	cbnz	r5, 8008a48 <_dtoa_r+0x40>
 8008a2a:	2010      	movs	r0, #16
 8008a2c:	f000 fe2a 	bl	8009684 <malloc>
 8008a30:	4602      	mov	r2, r0
 8008a32:	61e0      	str	r0, [r4, #28]
 8008a34:	b920      	cbnz	r0, 8008a40 <_dtoa_r+0x38>
 8008a36:	4bae      	ldr	r3, [pc, #696]	; (8008cf0 <_dtoa_r+0x2e8>)
 8008a38:	21ef      	movs	r1, #239	; 0xef
 8008a3a:	48ae      	ldr	r0, [pc, #696]	; (8008cf4 <_dtoa_r+0x2ec>)
 8008a3c:	f001 fc82 	bl	800a344 <__assert_func>
 8008a40:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008a44:	6005      	str	r5, [r0, #0]
 8008a46:	60c5      	str	r5, [r0, #12]
 8008a48:	69e3      	ldr	r3, [r4, #28]
 8008a4a:	6819      	ldr	r1, [r3, #0]
 8008a4c:	b151      	cbz	r1, 8008a64 <_dtoa_r+0x5c>
 8008a4e:	685a      	ldr	r2, [r3, #4]
 8008a50:	604a      	str	r2, [r1, #4]
 8008a52:	2301      	movs	r3, #1
 8008a54:	4093      	lsls	r3, r2
 8008a56:	608b      	str	r3, [r1, #8]
 8008a58:	4620      	mov	r0, r4
 8008a5a:	f000 ff07 	bl	800986c <_Bfree>
 8008a5e:	69e3      	ldr	r3, [r4, #28]
 8008a60:	2200      	movs	r2, #0
 8008a62:	601a      	str	r2, [r3, #0]
 8008a64:	1e3b      	subs	r3, r7, #0
 8008a66:	bfbb      	ittet	lt
 8008a68:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008a6c:	9303      	strlt	r3, [sp, #12]
 8008a6e:	2300      	movge	r3, #0
 8008a70:	2201      	movlt	r2, #1
 8008a72:	bfac      	ite	ge
 8008a74:	f8c8 3000 	strge.w	r3, [r8]
 8008a78:	f8c8 2000 	strlt.w	r2, [r8]
 8008a7c:	4b9e      	ldr	r3, [pc, #632]	; (8008cf8 <_dtoa_r+0x2f0>)
 8008a7e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008a82:	ea33 0308 	bics.w	r3, r3, r8
 8008a86:	d11b      	bne.n	8008ac0 <_dtoa_r+0xb8>
 8008a88:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a8a:	f242 730f 	movw	r3, #9999	; 0x270f
 8008a8e:	6013      	str	r3, [r2, #0]
 8008a90:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008a94:	4333      	orrs	r3, r6
 8008a96:	f000 8593 	beq.w	80095c0 <_dtoa_r+0xbb8>
 8008a9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a9c:	b963      	cbnz	r3, 8008ab8 <_dtoa_r+0xb0>
 8008a9e:	4b97      	ldr	r3, [pc, #604]	; (8008cfc <_dtoa_r+0x2f4>)
 8008aa0:	e027      	b.n	8008af2 <_dtoa_r+0xea>
 8008aa2:	4b97      	ldr	r3, [pc, #604]	; (8008d00 <_dtoa_r+0x2f8>)
 8008aa4:	9300      	str	r3, [sp, #0]
 8008aa6:	3308      	adds	r3, #8
 8008aa8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008aaa:	6013      	str	r3, [r2, #0]
 8008aac:	9800      	ldr	r0, [sp, #0]
 8008aae:	b013      	add	sp, #76	; 0x4c
 8008ab0:	ecbd 8b04 	vpop	{d8-d9}
 8008ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ab8:	4b90      	ldr	r3, [pc, #576]	; (8008cfc <_dtoa_r+0x2f4>)
 8008aba:	9300      	str	r3, [sp, #0]
 8008abc:	3303      	adds	r3, #3
 8008abe:	e7f3      	b.n	8008aa8 <_dtoa_r+0xa0>
 8008ac0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	ec51 0b17 	vmov	r0, r1, d7
 8008aca:	eeb0 8a47 	vmov.f32	s16, s14
 8008ace:	eef0 8a67 	vmov.f32	s17, s15
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	f7f8 f820 	bl	8000b18 <__aeabi_dcmpeq>
 8008ad8:	4681      	mov	r9, r0
 8008ada:	b160      	cbz	r0, 8008af6 <_dtoa_r+0xee>
 8008adc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008ade:	2301      	movs	r3, #1
 8008ae0:	6013      	str	r3, [r2, #0]
 8008ae2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	f000 8568 	beq.w	80095ba <_dtoa_r+0xbb2>
 8008aea:	4b86      	ldr	r3, [pc, #536]	; (8008d04 <_dtoa_r+0x2fc>)
 8008aec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008aee:	6013      	str	r3, [r2, #0]
 8008af0:	3b01      	subs	r3, #1
 8008af2:	9300      	str	r3, [sp, #0]
 8008af4:	e7da      	b.n	8008aac <_dtoa_r+0xa4>
 8008af6:	aa10      	add	r2, sp, #64	; 0x40
 8008af8:	a911      	add	r1, sp, #68	; 0x44
 8008afa:	4620      	mov	r0, r4
 8008afc:	eeb0 0a48 	vmov.f32	s0, s16
 8008b00:	eef0 0a68 	vmov.f32	s1, s17
 8008b04:	f001 f994 	bl	8009e30 <__d2b>
 8008b08:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008b0c:	4682      	mov	sl, r0
 8008b0e:	2d00      	cmp	r5, #0
 8008b10:	d07f      	beq.n	8008c12 <_dtoa_r+0x20a>
 8008b12:	ee18 3a90 	vmov	r3, s17
 8008b16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b1a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008b1e:	ec51 0b18 	vmov	r0, r1, d8
 8008b22:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008b26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008b2a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008b2e:	4619      	mov	r1, r3
 8008b30:	2200      	movs	r2, #0
 8008b32:	4b75      	ldr	r3, [pc, #468]	; (8008d08 <_dtoa_r+0x300>)
 8008b34:	f7f7 fbd0 	bl	80002d8 <__aeabi_dsub>
 8008b38:	a367      	add	r3, pc, #412	; (adr r3, 8008cd8 <_dtoa_r+0x2d0>)
 8008b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3e:	f7f7 fd83 	bl	8000648 <__aeabi_dmul>
 8008b42:	a367      	add	r3, pc, #412	; (adr r3, 8008ce0 <_dtoa_r+0x2d8>)
 8008b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b48:	f7f7 fbc8 	bl	80002dc <__adddf3>
 8008b4c:	4606      	mov	r6, r0
 8008b4e:	4628      	mov	r0, r5
 8008b50:	460f      	mov	r7, r1
 8008b52:	f7f7 fd0f 	bl	8000574 <__aeabi_i2d>
 8008b56:	a364      	add	r3, pc, #400	; (adr r3, 8008ce8 <_dtoa_r+0x2e0>)
 8008b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b5c:	f7f7 fd74 	bl	8000648 <__aeabi_dmul>
 8008b60:	4602      	mov	r2, r0
 8008b62:	460b      	mov	r3, r1
 8008b64:	4630      	mov	r0, r6
 8008b66:	4639      	mov	r1, r7
 8008b68:	f7f7 fbb8 	bl	80002dc <__adddf3>
 8008b6c:	4606      	mov	r6, r0
 8008b6e:	460f      	mov	r7, r1
 8008b70:	f7f8 f81a 	bl	8000ba8 <__aeabi_d2iz>
 8008b74:	2200      	movs	r2, #0
 8008b76:	4683      	mov	fp, r0
 8008b78:	2300      	movs	r3, #0
 8008b7a:	4630      	mov	r0, r6
 8008b7c:	4639      	mov	r1, r7
 8008b7e:	f7f7 ffd5 	bl	8000b2c <__aeabi_dcmplt>
 8008b82:	b148      	cbz	r0, 8008b98 <_dtoa_r+0x190>
 8008b84:	4658      	mov	r0, fp
 8008b86:	f7f7 fcf5 	bl	8000574 <__aeabi_i2d>
 8008b8a:	4632      	mov	r2, r6
 8008b8c:	463b      	mov	r3, r7
 8008b8e:	f7f7 ffc3 	bl	8000b18 <__aeabi_dcmpeq>
 8008b92:	b908      	cbnz	r0, 8008b98 <_dtoa_r+0x190>
 8008b94:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008b98:	f1bb 0f16 	cmp.w	fp, #22
 8008b9c:	d857      	bhi.n	8008c4e <_dtoa_r+0x246>
 8008b9e:	4b5b      	ldr	r3, [pc, #364]	; (8008d0c <_dtoa_r+0x304>)
 8008ba0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba8:	ec51 0b18 	vmov	r0, r1, d8
 8008bac:	f7f7 ffbe 	bl	8000b2c <__aeabi_dcmplt>
 8008bb0:	2800      	cmp	r0, #0
 8008bb2:	d04e      	beq.n	8008c52 <_dtoa_r+0x24a>
 8008bb4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008bb8:	2300      	movs	r3, #0
 8008bba:	930c      	str	r3, [sp, #48]	; 0x30
 8008bbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008bbe:	1b5b      	subs	r3, r3, r5
 8008bc0:	1e5a      	subs	r2, r3, #1
 8008bc2:	bf45      	ittet	mi
 8008bc4:	f1c3 0301 	rsbmi	r3, r3, #1
 8008bc8:	9305      	strmi	r3, [sp, #20]
 8008bca:	2300      	movpl	r3, #0
 8008bcc:	2300      	movmi	r3, #0
 8008bce:	9206      	str	r2, [sp, #24]
 8008bd0:	bf54      	ite	pl
 8008bd2:	9305      	strpl	r3, [sp, #20]
 8008bd4:	9306      	strmi	r3, [sp, #24]
 8008bd6:	f1bb 0f00 	cmp.w	fp, #0
 8008bda:	db3c      	blt.n	8008c56 <_dtoa_r+0x24e>
 8008bdc:	9b06      	ldr	r3, [sp, #24]
 8008bde:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008be2:	445b      	add	r3, fp
 8008be4:	9306      	str	r3, [sp, #24]
 8008be6:	2300      	movs	r3, #0
 8008be8:	9308      	str	r3, [sp, #32]
 8008bea:	9b07      	ldr	r3, [sp, #28]
 8008bec:	2b09      	cmp	r3, #9
 8008bee:	d868      	bhi.n	8008cc2 <_dtoa_r+0x2ba>
 8008bf0:	2b05      	cmp	r3, #5
 8008bf2:	bfc4      	itt	gt
 8008bf4:	3b04      	subgt	r3, #4
 8008bf6:	9307      	strgt	r3, [sp, #28]
 8008bf8:	9b07      	ldr	r3, [sp, #28]
 8008bfa:	f1a3 0302 	sub.w	r3, r3, #2
 8008bfe:	bfcc      	ite	gt
 8008c00:	2500      	movgt	r5, #0
 8008c02:	2501      	movle	r5, #1
 8008c04:	2b03      	cmp	r3, #3
 8008c06:	f200 8085 	bhi.w	8008d14 <_dtoa_r+0x30c>
 8008c0a:	e8df f003 	tbb	[pc, r3]
 8008c0e:	3b2e      	.short	0x3b2e
 8008c10:	5839      	.short	0x5839
 8008c12:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008c16:	441d      	add	r5, r3
 8008c18:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008c1c:	2b20      	cmp	r3, #32
 8008c1e:	bfc1      	itttt	gt
 8008c20:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008c24:	fa08 f803 	lslgt.w	r8, r8, r3
 8008c28:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008c2c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008c30:	bfd6      	itet	le
 8008c32:	f1c3 0320 	rsble	r3, r3, #32
 8008c36:	ea48 0003 	orrgt.w	r0, r8, r3
 8008c3a:	fa06 f003 	lslle.w	r0, r6, r3
 8008c3e:	f7f7 fc89 	bl	8000554 <__aeabi_ui2d>
 8008c42:	2201      	movs	r2, #1
 8008c44:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008c48:	3d01      	subs	r5, #1
 8008c4a:	920e      	str	r2, [sp, #56]	; 0x38
 8008c4c:	e76f      	b.n	8008b2e <_dtoa_r+0x126>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	e7b3      	b.n	8008bba <_dtoa_r+0x1b2>
 8008c52:	900c      	str	r0, [sp, #48]	; 0x30
 8008c54:	e7b2      	b.n	8008bbc <_dtoa_r+0x1b4>
 8008c56:	9b05      	ldr	r3, [sp, #20]
 8008c58:	eba3 030b 	sub.w	r3, r3, fp
 8008c5c:	9305      	str	r3, [sp, #20]
 8008c5e:	f1cb 0300 	rsb	r3, fp, #0
 8008c62:	9308      	str	r3, [sp, #32]
 8008c64:	2300      	movs	r3, #0
 8008c66:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c68:	e7bf      	b.n	8008bea <_dtoa_r+0x1e2>
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	9309      	str	r3, [sp, #36]	; 0x24
 8008c6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	dc52      	bgt.n	8008d1a <_dtoa_r+0x312>
 8008c74:	2301      	movs	r3, #1
 8008c76:	9301      	str	r3, [sp, #4]
 8008c78:	9304      	str	r3, [sp, #16]
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	920a      	str	r2, [sp, #40]	; 0x28
 8008c7e:	e00b      	b.n	8008c98 <_dtoa_r+0x290>
 8008c80:	2301      	movs	r3, #1
 8008c82:	e7f3      	b.n	8008c6c <_dtoa_r+0x264>
 8008c84:	2300      	movs	r3, #0
 8008c86:	9309      	str	r3, [sp, #36]	; 0x24
 8008c88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c8a:	445b      	add	r3, fp
 8008c8c:	9301      	str	r3, [sp, #4]
 8008c8e:	3301      	adds	r3, #1
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	9304      	str	r3, [sp, #16]
 8008c94:	bfb8      	it	lt
 8008c96:	2301      	movlt	r3, #1
 8008c98:	69e0      	ldr	r0, [r4, #28]
 8008c9a:	2100      	movs	r1, #0
 8008c9c:	2204      	movs	r2, #4
 8008c9e:	f102 0614 	add.w	r6, r2, #20
 8008ca2:	429e      	cmp	r6, r3
 8008ca4:	d93d      	bls.n	8008d22 <_dtoa_r+0x31a>
 8008ca6:	6041      	str	r1, [r0, #4]
 8008ca8:	4620      	mov	r0, r4
 8008caa:	f000 fd9f 	bl	80097ec <_Balloc>
 8008cae:	9000      	str	r0, [sp, #0]
 8008cb0:	2800      	cmp	r0, #0
 8008cb2:	d139      	bne.n	8008d28 <_dtoa_r+0x320>
 8008cb4:	4b16      	ldr	r3, [pc, #88]	; (8008d10 <_dtoa_r+0x308>)
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	f240 11af 	movw	r1, #431	; 0x1af
 8008cbc:	e6bd      	b.n	8008a3a <_dtoa_r+0x32>
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	e7e1      	b.n	8008c86 <_dtoa_r+0x27e>
 8008cc2:	2501      	movs	r5, #1
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	9307      	str	r3, [sp, #28]
 8008cc8:	9509      	str	r5, [sp, #36]	; 0x24
 8008cca:	f04f 33ff 	mov.w	r3, #4294967295
 8008cce:	9301      	str	r3, [sp, #4]
 8008cd0:	9304      	str	r3, [sp, #16]
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	2312      	movs	r3, #18
 8008cd6:	e7d1      	b.n	8008c7c <_dtoa_r+0x274>
 8008cd8:	636f4361 	.word	0x636f4361
 8008cdc:	3fd287a7 	.word	0x3fd287a7
 8008ce0:	8b60c8b3 	.word	0x8b60c8b3
 8008ce4:	3fc68a28 	.word	0x3fc68a28
 8008ce8:	509f79fb 	.word	0x509f79fb
 8008cec:	3fd34413 	.word	0x3fd34413
 8008cf0:	0800b0c1 	.word	0x0800b0c1
 8008cf4:	0800b0d8 	.word	0x0800b0d8
 8008cf8:	7ff00000 	.word	0x7ff00000
 8008cfc:	0800b0bd 	.word	0x0800b0bd
 8008d00:	0800b0b4 	.word	0x0800b0b4
 8008d04:	0800b091 	.word	0x0800b091
 8008d08:	3ff80000 	.word	0x3ff80000
 8008d0c:	0800b1c8 	.word	0x0800b1c8
 8008d10:	0800b130 	.word	0x0800b130
 8008d14:	2301      	movs	r3, #1
 8008d16:	9309      	str	r3, [sp, #36]	; 0x24
 8008d18:	e7d7      	b.n	8008cca <_dtoa_r+0x2c2>
 8008d1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d1c:	9301      	str	r3, [sp, #4]
 8008d1e:	9304      	str	r3, [sp, #16]
 8008d20:	e7ba      	b.n	8008c98 <_dtoa_r+0x290>
 8008d22:	3101      	adds	r1, #1
 8008d24:	0052      	lsls	r2, r2, #1
 8008d26:	e7ba      	b.n	8008c9e <_dtoa_r+0x296>
 8008d28:	69e3      	ldr	r3, [r4, #28]
 8008d2a:	9a00      	ldr	r2, [sp, #0]
 8008d2c:	601a      	str	r2, [r3, #0]
 8008d2e:	9b04      	ldr	r3, [sp, #16]
 8008d30:	2b0e      	cmp	r3, #14
 8008d32:	f200 80a8 	bhi.w	8008e86 <_dtoa_r+0x47e>
 8008d36:	2d00      	cmp	r5, #0
 8008d38:	f000 80a5 	beq.w	8008e86 <_dtoa_r+0x47e>
 8008d3c:	f1bb 0f00 	cmp.w	fp, #0
 8008d40:	dd38      	ble.n	8008db4 <_dtoa_r+0x3ac>
 8008d42:	4bc0      	ldr	r3, [pc, #768]	; (8009044 <_dtoa_r+0x63c>)
 8008d44:	f00b 020f 	and.w	r2, fp, #15
 8008d48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d4c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008d50:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008d54:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008d58:	d019      	beq.n	8008d8e <_dtoa_r+0x386>
 8008d5a:	4bbb      	ldr	r3, [pc, #748]	; (8009048 <_dtoa_r+0x640>)
 8008d5c:	ec51 0b18 	vmov	r0, r1, d8
 8008d60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008d64:	f7f7 fd9a 	bl	800089c <__aeabi_ddiv>
 8008d68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d6c:	f008 080f 	and.w	r8, r8, #15
 8008d70:	2503      	movs	r5, #3
 8008d72:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009048 <_dtoa_r+0x640>
 8008d76:	f1b8 0f00 	cmp.w	r8, #0
 8008d7a:	d10a      	bne.n	8008d92 <_dtoa_r+0x38a>
 8008d7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d80:	4632      	mov	r2, r6
 8008d82:	463b      	mov	r3, r7
 8008d84:	f7f7 fd8a 	bl	800089c <__aeabi_ddiv>
 8008d88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d8c:	e02b      	b.n	8008de6 <_dtoa_r+0x3de>
 8008d8e:	2502      	movs	r5, #2
 8008d90:	e7ef      	b.n	8008d72 <_dtoa_r+0x36a>
 8008d92:	f018 0f01 	tst.w	r8, #1
 8008d96:	d008      	beq.n	8008daa <_dtoa_r+0x3a2>
 8008d98:	4630      	mov	r0, r6
 8008d9a:	4639      	mov	r1, r7
 8008d9c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008da0:	f7f7 fc52 	bl	8000648 <__aeabi_dmul>
 8008da4:	3501      	adds	r5, #1
 8008da6:	4606      	mov	r6, r0
 8008da8:	460f      	mov	r7, r1
 8008daa:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008dae:	f109 0908 	add.w	r9, r9, #8
 8008db2:	e7e0      	b.n	8008d76 <_dtoa_r+0x36e>
 8008db4:	f000 809f 	beq.w	8008ef6 <_dtoa_r+0x4ee>
 8008db8:	f1cb 0600 	rsb	r6, fp, #0
 8008dbc:	4ba1      	ldr	r3, [pc, #644]	; (8009044 <_dtoa_r+0x63c>)
 8008dbe:	4fa2      	ldr	r7, [pc, #648]	; (8009048 <_dtoa_r+0x640>)
 8008dc0:	f006 020f 	and.w	r2, r6, #15
 8008dc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dcc:	ec51 0b18 	vmov	r0, r1, d8
 8008dd0:	f7f7 fc3a 	bl	8000648 <__aeabi_dmul>
 8008dd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008dd8:	1136      	asrs	r6, r6, #4
 8008dda:	2300      	movs	r3, #0
 8008ddc:	2502      	movs	r5, #2
 8008dde:	2e00      	cmp	r6, #0
 8008de0:	d17e      	bne.n	8008ee0 <_dtoa_r+0x4d8>
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d1d0      	bne.n	8008d88 <_dtoa_r+0x380>
 8008de6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008de8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	f000 8084 	beq.w	8008efa <_dtoa_r+0x4f2>
 8008df2:	4b96      	ldr	r3, [pc, #600]	; (800904c <_dtoa_r+0x644>)
 8008df4:	2200      	movs	r2, #0
 8008df6:	4640      	mov	r0, r8
 8008df8:	4649      	mov	r1, r9
 8008dfa:	f7f7 fe97 	bl	8000b2c <__aeabi_dcmplt>
 8008dfe:	2800      	cmp	r0, #0
 8008e00:	d07b      	beq.n	8008efa <_dtoa_r+0x4f2>
 8008e02:	9b04      	ldr	r3, [sp, #16]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d078      	beq.n	8008efa <_dtoa_r+0x4f2>
 8008e08:	9b01      	ldr	r3, [sp, #4]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	dd39      	ble.n	8008e82 <_dtoa_r+0x47a>
 8008e0e:	4b90      	ldr	r3, [pc, #576]	; (8009050 <_dtoa_r+0x648>)
 8008e10:	2200      	movs	r2, #0
 8008e12:	4640      	mov	r0, r8
 8008e14:	4649      	mov	r1, r9
 8008e16:	f7f7 fc17 	bl	8000648 <__aeabi_dmul>
 8008e1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e1e:	9e01      	ldr	r6, [sp, #4]
 8008e20:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008e24:	3501      	adds	r5, #1
 8008e26:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008e2a:	4628      	mov	r0, r5
 8008e2c:	f7f7 fba2 	bl	8000574 <__aeabi_i2d>
 8008e30:	4642      	mov	r2, r8
 8008e32:	464b      	mov	r3, r9
 8008e34:	f7f7 fc08 	bl	8000648 <__aeabi_dmul>
 8008e38:	4b86      	ldr	r3, [pc, #536]	; (8009054 <_dtoa_r+0x64c>)
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	f7f7 fa4e 	bl	80002dc <__adddf3>
 8008e40:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008e44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e48:	9303      	str	r3, [sp, #12]
 8008e4a:	2e00      	cmp	r6, #0
 8008e4c:	d158      	bne.n	8008f00 <_dtoa_r+0x4f8>
 8008e4e:	4b82      	ldr	r3, [pc, #520]	; (8009058 <_dtoa_r+0x650>)
 8008e50:	2200      	movs	r2, #0
 8008e52:	4640      	mov	r0, r8
 8008e54:	4649      	mov	r1, r9
 8008e56:	f7f7 fa3f 	bl	80002d8 <__aeabi_dsub>
 8008e5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e5e:	4680      	mov	r8, r0
 8008e60:	4689      	mov	r9, r1
 8008e62:	f7f7 fe81 	bl	8000b68 <__aeabi_dcmpgt>
 8008e66:	2800      	cmp	r0, #0
 8008e68:	f040 8296 	bne.w	8009398 <_dtoa_r+0x990>
 8008e6c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008e70:	4640      	mov	r0, r8
 8008e72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008e76:	4649      	mov	r1, r9
 8008e78:	f7f7 fe58 	bl	8000b2c <__aeabi_dcmplt>
 8008e7c:	2800      	cmp	r0, #0
 8008e7e:	f040 8289 	bne.w	8009394 <_dtoa_r+0x98c>
 8008e82:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008e86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	f2c0 814e 	blt.w	800912a <_dtoa_r+0x722>
 8008e8e:	f1bb 0f0e 	cmp.w	fp, #14
 8008e92:	f300 814a 	bgt.w	800912a <_dtoa_r+0x722>
 8008e96:	4b6b      	ldr	r3, [pc, #428]	; (8009044 <_dtoa_r+0x63c>)
 8008e98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008e9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	f280 80dc 	bge.w	8009060 <_dtoa_r+0x658>
 8008ea8:	9b04      	ldr	r3, [sp, #16]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	f300 80d8 	bgt.w	8009060 <_dtoa_r+0x658>
 8008eb0:	f040 826f 	bne.w	8009392 <_dtoa_r+0x98a>
 8008eb4:	4b68      	ldr	r3, [pc, #416]	; (8009058 <_dtoa_r+0x650>)
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	4640      	mov	r0, r8
 8008eba:	4649      	mov	r1, r9
 8008ebc:	f7f7 fbc4 	bl	8000648 <__aeabi_dmul>
 8008ec0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ec4:	f7f7 fe46 	bl	8000b54 <__aeabi_dcmpge>
 8008ec8:	9e04      	ldr	r6, [sp, #16]
 8008eca:	4637      	mov	r7, r6
 8008ecc:	2800      	cmp	r0, #0
 8008ece:	f040 8245 	bne.w	800935c <_dtoa_r+0x954>
 8008ed2:	9d00      	ldr	r5, [sp, #0]
 8008ed4:	2331      	movs	r3, #49	; 0x31
 8008ed6:	f805 3b01 	strb.w	r3, [r5], #1
 8008eda:	f10b 0b01 	add.w	fp, fp, #1
 8008ede:	e241      	b.n	8009364 <_dtoa_r+0x95c>
 8008ee0:	07f2      	lsls	r2, r6, #31
 8008ee2:	d505      	bpl.n	8008ef0 <_dtoa_r+0x4e8>
 8008ee4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ee8:	f7f7 fbae 	bl	8000648 <__aeabi_dmul>
 8008eec:	3501      	adds	r5, #1
 8008eee:	2301      	movs	r3, #1
 8008ef0:	1076      	asrs	r6, r6, #1
 8008ef2:	3708      	adds	r7, #8
 8008ef4:	e773      	b.n	8008dde <_dtoa_r+0x3d6>
 8008ef6:	2502      	movs	r5, #2
 8008ef8:	e775      	b.n	8008de6 <_dtoa_r+0x3de>
 8008efa:	9e04      	ldr	r6, [sp, #16]
 8008efc:	465f      	mov	r7, fp
 8008efe:	e792      	b.n	8008e26 <_dtoa_r+0x41e>
 8008f00:	9900      	ldr	r1, [sp, #0]
 8008f02:	4b50      	ldr	r3, [pc, #320]	; (8009044 <_dtoa_r+0x63c>)
 8008f04:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008f08:	4431      	add	r1, r6
 8008f0a:	9102      	str	r1, [sp, #8]
 8008f0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f0e:	eeb0 9a47 	vmov.f32	s18, s14
 8008f12:	eef0 9a67 	vmov.f32	s19, s15
 8008f16:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008f1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008f1e:	2900      	cmp	r1, #0
 8008f20:	d044      	beq.n	8008fac <_dtoa_r+0x5a4>
 8008f22:	494e      	ldr	r1, [pc, #312]	; (800905c <_dtoa_r+0x654>)
 8008f24:	2000      	movs	r0, #0
 8008f26:	f7f7 fcb9 	bl	800089c <__aeabi_ddiv>
 8008f2a:	ec53 2b19 	vmov	r2, r3, d9
 8008f2e:	f7f7 f9d3 	bl	80002d8 <__aeabi_dsub>
 8008f32:	9d00      	ldr	r5, [sp, #0]
 8008f34:	ec41 0b19 	vmov	d9, r0, r1
 8008f38:	4649      	mov	r1, r9
 8008f3a:	4640      	mov	r0, r8
 8008f3c:	f7f7 fe34 	bl	8000ba8 <__aeabi_d2iz>
 8008f40:	4606      	mov	r6, r0
 8008f42:	f7f7 fb17 	bl	8000574 <__aeabi_i2d>
 8008f46:	4602      	mov	r2, r0
 8008f48:	460b      	mov	r3, r1
 8008f4a:	4640      	mov	r0, r8
 8008f4c:	4649      	mov	r1, r9
 8008f4e:	f7f7 f9c3 	bl	80002d8 <__aeabi_dsub>
 8008f52:	3630      	adds	r6, #48	; 0x30
 8008f54:	f805 6b01 	strb.w	r6, [r5], #1
 8008f58:	ec53 2b19 	vmov	r2, r3, d9
 8008f5c:	4680      	mov	r8, r0
 8008f5e:	4689      	mov	r9, r1
 8008f60:	f7f7 fde4 	bl	8000b2c <__aeabi_dcmplt>
 8008f64:	2800      	cmp	r0, #0
 8008f66:	d164      	bne.n	8009032 <_dtoa_r+0x62a>
 8008f68:	4642      	mov	r2, r8
 8008f6a:	464b      	mov	r3, r9
 8008f6c:	4937      	ldr	r1, [pc, #220]	; (800904c <_dtoa_r+0x644>)
 8008f6e:	2000      	movs	r0, #0
 8008f70:	f7f7 f9b2 	bl	80002d8 <__aeabi_dsub>
 8008f74:	ec53 2b19 	vmov	r2, r3, d9
 8008f78:	f7f7 fdd8 	bl	8000b2c <__aeabi_dcmplt>
 8008f7c:	2800      	cmp	r0, #0
 8008f7e:	f040 80b6 	bne.w	80090ee <_dtoa_r+0x6e6>
 8008f82:	9b02      	ldr	r3, [sp, #8]
 8008f84:	429d      	cmp	r5, r3
 8008f86:	f43f af7c 	beq.w	8008e82 <_dtoa_r+0x47a>
 8008f8a:	4b31      	ldr	r3, [pc, #196]	; (8009050 <_dtoa_r+0x648>)
 8008f8c:	ec51 0b19 	vmov	r0, r1, d9
 8008f90:	2200      	movs	r2, #0
 8008f92:	f7f7 fb59 	bl	8000648 <__aeabi_dmul>
 8008f96:	4b2e      	ldr	r3, [pc, #184]	; (8009050 <_dtoa_r+0x648>)
 8008f98:	ec41 0b19 	vmov	d9, r0, r1
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	4640      	mov	r0, r8
 8008fa0:	4649      	mov	r1, r9
 8008fa2:	f7f7 fb51 	bl	8000648 <__aeabi_dmul>
 8008fa6:	4680      	mov	r8, r0
 8008fa8:	4689      	mov	r9, r1
 8008faa:	e7c5      	b.n	8008f38 <_dtoa_r+0x530>
 8008fac:	ec51 0b17 	vmov	r0, r1, d7
 8008fb0:	f7f7 fb4a 	bl	8000648 <__aeabi_dmul>
 8008fb4:	9b02      	ldr	r3, [sp, #8]
 8008fb6:	9d00      	ldr	r5, [sp, #0]
 8008fb8:	930f      	str	r3, [sp, #60]	; 0x3c
 8008fba:	ec41 0b19 	vmov	d9, r0, r1
 8008fbe:	4649      	mov	r1, r9
 8008fc0:	4640      	mov	r0, r8
 8008fc2:	f7f7 fdf1 	bl	8000ba8 <__aeabi_d2iz>
 8008fc6:	4606      	mov	r6, r0
 8008fc8:	f7f7 fad4 	bl	8000574 <__aeabi_i2d>
 8008fcc:	3630      	adds	r6, #48	; 0x30
 8008fce:	4602      	mov	r2, r0
 8008fd0:	460b      	mov	r3, r1
 8008fd2:	4640      	mov	r0, r8
 8008fd4:	4649      	mov	r1, r9
 8008fd6:	f7f7 f97f 	bl	80002d8 <__aeabi_dsub>
 8008fda:	f805 6b01 	strb.w	r6, [r5], #1
 8008fde:	9b02      	ldr	r3, [sp, #8]
 8008fe0:	429d      	cmp	r5, r3
 8008fe2:	4680      	mov	r8, r0
 8008fe4:	4689      	mov	r9, r1
 8008fe6:	f04f 0200 	mov.w	r2, #0
 8008fea:	d124      	bne.n	8009036 <_dtoa_r+0x62e>
 8008fec:	4b1b      	ldr	r3, [pc, #108]	; (800905c <_dtoa_r+0x654>)
 8008fee:	ec51 0b19 	vmov	r0, r1, d9
 8008ff2:	f7f7 f973 	bl	80002dc <__adddf3>
 8008ff6:	4602      	mov	r2, r0
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	4640      	mov	r0, r8
 8008ffc:	4649      	mov	r1, r9
 8008ffe:	f7f7 fdb3 	bl	8000b68 <__aeabi_dcmpgt>
 8009002:	2800      	cmp	r0, #0
 8009004:	d173      	bne.n	80090ee <_dtoa_r+0x6e6>
 8009006:	ec53 2b19 	vmov	r2, r3, d9
 800900a:	4914      	ldr	r1, [pc, #80]	; (800905c <_dtoa_r+0x654>)
 800900c:	2000      	movs	r0, #0
 800900e:	f7f7 f963 	bl	80002d8 <__aeabi_dsub>
 8009012:	4602      	mov	r2, r0
 8009014:	460b      	mov	r3, r1
 8009016:	4640      	mov	r0, r8
 8009018:	4649      	mov	r1, r9
 800901a:	f7f7 fd87 	bl	8000b2c <__aeabi_dcmplt>
 800901e:	2800      	cmp	r0, #0
 8009020:	f43f af2f 	beq.w	8008e82 <_dtoa_r+0x47a>
 8009024:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009026:	1e6b      	subs	r3, r5, #1
 8009028:	930f      	str	r3, [sp, #60]	; 0x3c
 800902a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800902e:	2b30      	cmp	r3, #48	; 0x30
 8009030:	d0f8      	beq.n	8009024 <_dtoa_r+0x61c>
 8009032:	46bb      	mov	fp, r7
 8009034:	e04a      	b.n	80090cc <_dtoa_r+0x6c4>
 8009036:	4b06      	ldr	r3, [pc, #24]	; (8009050 <_dtoa_r+0x648>)
 8009038:	f7f7 fb06 	bl	8000648 <__aeabi_dmul>
 800903c:	4680      	mov	r8, r0
 800903e:	4689      	mov	r9, r1
 8009040:	e7bd      	b.n	8008fbe <_dtoa_r+0x5b6>
 8009042:	bf00      	nop
 8009044:	0800b1c8 	.word	0x0800b1c8
 8009048:	0800b1a0 	.word	0x0800b1a0
 800904c:	3ff00000 	.word	0x3ff00000
 8009050:	40240000 	.word	0x40240000
 8009054:	401c0000 	.word	0x401c0000
 8009058:	40140000 	.word	0x40140000
 800905c:	3fe00000 	.word	0x3fe00000
 8009060:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009064:	9d00      	ldr	r5, [sp, #0]
 8009066:	4642      	mov	r2, r8
 8009068:	464b      	mov	r3, r9
 800906a:	4630      	mov	r0, r6
 800906c:	4639      	mov	r1, r7
 800906e:	f7f7 fc15 	bl	800089c <__aeabi_ddiv>
 8009072:	f7f7 fd99 	bl	8000ba8 <__aeabi_d2iz>
 8009076:	9001      	str	r0, [sp, #4]
 8009078:	f7f7 fa7c 	bl	8000574 <__aeabi_i2d>
 800907c:	4642      	mov	r2, r8
 800907e:	464b      	mov	r3, r9
 8009080:	f7f7 fae2 	bl	8000648 <__aeabi_dmul>
 8009084:	4602      	mov	r2, r0
 8009086:	460b      	mov	r3, r1
 8009088:	4630      	mov	r0, r6
 800908a:	4639      	mov	r1, r7
 800908c:	f7f7 f924 	bl	80002d8 <__aeabi_dsub>
 8009090:	9e01      	ldr	r6, [sp, #4]
 8009092:	9f04      	ldr	r7, [sp, #16]
 8009094:	3630      	adds	r6, #48	; 0x30
 8009096:	f805 6b01 	strb.w	r6, [r5], #1
 800909a:	9e00      	ldr	r6, [sp, #0]
 800909c:	1bae      	subs	r6, r5, r6
 800909e:	42b7      	cmp	r7, r6
 80090a0:	4602      	mov	r2, r0
 80090a2:	460b      	mov	r3, r1
 80090a4:	d134      	bne.n	8009110 <_dtoa_r+0x708>
 80090a6:	f7f7 f919 	bl	80002dc <__adddf3>
 80090aa:	4642      	mov	r2, r8
 80090ac:	464b      	mov	r3, r9
 80090ae:	4606      	mov	r6, r0
 80090b0:	460f      	mov	r7, r1
 80090b2:	f7f7 fd59 	bl	8000b68 <__aeabi_dcmpgt>
 80090b6:	b9c8      	cbnz	r0, 80090ec <_dtoa_r+0x6e4>
 80090b8:	4642      	mov	r2, r8
 80090ba:	464b      	mov	r3, r9
 80090bc:	4630      	mov	r0, r6
 80090be:	4639      	mov	r1, r7
 80090c0:	f7f7 fd2a 	bl	8000b18 <__aeabi_dcmpeq>
 80090c4:	b110      	cbz	r0, 80090cc <_dtoa_r+0x6c4>
 80090c6:	9b01      	ldr	r3, [sp, #4]
 80090c8:	07db      	lsls	r3, r3, #31
 80090ca:	d40f      	bmi.n	80090ec <_dtoa_r+0x6e4>
 80090cc:	4651      	mov	r1, sl
 80090ce:	4620      	mov	r0, r4
 80090d0:	f000 fbcc 	bl	800986c <_Bfree>
 80090d4:	2300      	movs	r3, #0
 80090d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80090d8:	702b      	strb	r3, [r5, #0]
 80090da:	f10b 0301 	add.w	r3, fp, #1
 80090de:	6013      	str	r3, [r2, #0]
 80090e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	f43f ace2 	beq.w	8008aac <_dtoa_r+0xa4>
 80090e8:	601d      	str	r5, [r3, #0]
 80090ea:	e4df      	b.n	8008aac <_dtoa_r+0xa4>
 80090ec:	465f      	mov	r7, fp
 80090ee:	462b      	mov	r3, r5
 80090f0:	461d      	mov	r5, r3
 80090f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090f6:	2a39      	cmp	r2, #57	; 0x39
 80090f8:	d106      	bne.n	8009108 <_dtoa_r+0x700>
 80090fa:	9a00      	ldr	r2, [sp, #0]
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d1f7      	bne.n	80090f0 <_dtoa_r+0x6e8>
 8009100:	9900      	ldr	r1, [sp, #0]
 8009102:	2230      	movs	r2, #48	; 0x30
 8009104:	3701      	adds	r7, #1
 8009106:	700a      	strb	r2, [r1, #0]
 8009108:	781a      	ldrb	r2, [r3, #0]
 800910a:	3201      	adds	r2, #1
 800910c:	701a      	strb	r2, [r3, #0]
 800910e:	e790      	b.n	8009032 <_dtoa_r+0x62a>
 8009110:	4ba3      	ldr	r3, [pc, #652]	; (80093a0 <_dtoa_r+0x998>)
 8009112:	2200      	movs	r2, #0
 8009114:	f7f7 fa98 	bl	8000648 <__aeabi_dmul>
 8009118:	2200      	movs	r2, #0
 800911a:	2300      	movs	r3, #0
 800911c:	4606      	mov	r6, r0
 800911e:	460f      	mov	r7, r1
 8009120:	f7f7 fcfa 	bl	8000b18 <__aeabi_dcmpeq>
 8009124:	2800      	cmp	r0, #0
 8009126:	d09e      	beq.n	8009066 <_dtoa_r+0x65e>
 8009128:	e7d0      	b.n	80090cc <_dtoa_r+0x6c4>
 800912a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800912c:	2a00      	cmp	r2, #0
 800912e:	f000 80ca 	beq.w	80092c6 <_dtoa_r+0x8be>
 8009132:	9a07      	ldr	r2, [sp, #28]
 8009134:	2a01      	cmp	r2, #1
 8009136:	f300 80ad 	bgt.w	8009294 <_dtoa_r+0x88c>
 800913a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800913c:	2a00      	cmp	r2, #0
 800913e:	f000 80a5 	beq.w	800928c <_dtoa_r+0x884>
 8009142:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009146:	9e08      	ldr	r6, [sp, #32]
 8009148:	9d05      	ldr	r5, [sp, #20]
 800914a:	9a05      	ldr	r2, [sp, #20]
 800914c:	441a      	add	r2, r3
 800914e:	9205      	str	r2, [sp, #20]
 8009150:	9a06      	ldr	r2, [sp, #24]
 8009152:	2101      	movs	r1, #1
 8009154:	441a      	add	r2, r3
 8009156:	4620      	mov	r0, r4
 8009158:	9206      	str	r2, [sp, #24]
 800915a:	f000 fc3d 	bl	80099d8 <__i2b>
 800915e:	4607      	mov	r7, r0
 8009160:	b165      	cbz	r5, 800917c <_dtoa_r+0x774>
 8009162:	9b06      	ldr	r3, [sp, #24]
 8009164:	2b00      	cmp	r3, #0
 8009166:	dd09      	ble.n	800917c <_dtoa_r+0x774>
 8009168:	42ab      	cmp	r3, r5
 800916a:	9a05      	ldr	r2, [sp, #20]
 800916c:	bfa8      	it	ge
 800916e:	462b      	movge	r3, r5
 8009170:	1ad2      	subs	r2, r2, r3
 8009172:	9205      	str	r2, [sp, #20]
 8009174:	9a06      	ldr	r2, [sp, #24]
 8009176:	1aed      	subs	r5, r5, r3
 8009178:	1ad3      	subs	r3, r2, r3
 800917a:	9306      	str	r3, [sp, #24]
 800917c:	9b08      	ldr	r3, [sp, #32]
 800917e:	b1f3      	cbz	r3, 80091be <_dtoa_r+0x7b6>
 8009180:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009182:	2b00      	cmp	r3, #0
 8009184:	f000 80a3 	beq.w	80092ce <_dtoa_r+0x8c6>
 8009188:	2e00      	cmp	r6, #0
 800918a:	dd10      	ble.n	80091ae <_dtoa_r+0x7a6>
 800918c:	4639      	mov	r1, r7
 800918e:	4632      	mov	r2, r6
 8009190:	4620      	mov	r0, r4
 8009192:	f000 fce1 	bl	8009b58 <__pow5mult>
 8009196:	4652      	mov	r2, sl
 8009198:	4601      	mov	r1, r0
 800919a:	4607      	mov	r7, r0
 800919c:	4620      	mov	r0, r4
 800919e:	f000 fc31 	bl	8009a04 <__multiply>
 80091a2:	4651      	mov	r1, sl
 80091a4:	4680      	mov	r8, r0
 80091a6:	4620      	mov	r0, r4
 80091a8:	f000 fb60 	bl	800986c <_Bfree>
 80091ac:	46c2      	mov	sl, r8
 80091ae:	9b08      	ldr	r3, [sp, #32]
 80091b0:	1b9a      	subs	r2, r3, r6
 80091b2:	d004      	beq.n	80091be <_dtoa_r+0x7b6>
 80091b4:	4651      	mov	r1, sl
 80091b6:	4620      	mov	r0, r4
 80091b8:	f000 fcce 	bl	8009b58 <__pow5mult>
 80091bc:	4682      	mov	sl, r0
 80091be:	2101      	movs	r1, #1
 80091c0:	4620      	mov	r0, r4
 80091c2:	f000 fc09 	bl	80099d8 <__i2b>
 80091c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	4606      	mov	r6, r0
 80091cc:	f340 8081 	ble.w	80092d2 <_dtoa_r+0x8ca>
 80091d0:	461a      	mov	r2, r3
 80091d2:	4601      	mov	r1, r0
 80091d4:	4620      	mov	r0, r4
 80091d6:	f000 fcbf 	bl	8009b58 <__pow5mult>
 80091da:	9b07      	ldr	r3, [sp, #28]
 80091dc:	2b01      	cmp	r3, #1
 80091de:	4606      	mov	r6, r0
 80091e0:	dd7a      	ble.n	80092d8 <_dtoa_r+0x8d0>
 80091e2:	f04f 0800 	mov.w	r8, #0
 80091e6:	6933      	ldr	r3, [r6, #16]
 80091e8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80091ec:	6918      	ldr	r0, [r3, #16]
 80091ee:	f000 fba5 	bl	800993c <__hi0bits>
 80091f2:	f1c0 0020 	rsb	r0, r0, #32
 80091f6:	9b06      	ldr	r3, [sp, #24]
 80091f8:	4418      	add	r0, r3
 80091fa:	f010 001f 	ands.w	r0, r0, #31
 80091fe:	f000 8094 	beq.w	800932a <_dtoa_r+0x922>
 8009202:	f1c0 0320 	rsb	r3, r0, #32
 8009206:	2b04      	cmp	r3, #4
 8009208:	f340 8085 	ble.w	8009316 <_dtoa_r+0x90e>
 800920c:	9b05      	ldr	r3, [sp, #20]
 800920e:	f1c0 001c 	rsb	r0, r0, #28
 8009212:	4403      	add	r3, r0
 8009214:	9305      	str	r3, [sp, #20]
 8009216:	9b06      	ldr	r3, [sp, #24]
 8009218:	4403      	add	r3, r0
 800921a:	4405      	add	r5, r0
 800921c:	9306      	str	r3, [sp, #24]
 800921e:	9b05      	ldr	r3, [sp, #20]
 8009220:	2b00      	cmp	r3, #0
 8009222:	dd05      	ble.n	8009230 <_dtoa_r+0x828>
 8009224:	4651      	mov	r1, sl
 8009226:	461a      	mov	r2, r3
 8009228:	4620      	mov	r0, r4
 800922a:	f000 fcef 	bl	8009c0c <__lshift>
 800922e:	4682      	mov	sl, r0
 8009230:	9b06      	ldr	r3, [sp, #24]
 8009232:	2b00      	cmp	r3, #0
 8009234:	dd05      	ble.n	8009242 <_dtoa_r+0x83a>
 8009236:	4631      	mov	r1, r6
 8009238:	461a      	mov	r2, r3
 800923a:	4620      	mov	r0, r4
 800923c:	f000 fce6 	bl	8009c0c <__lshift>
 8009240:	4606      	mov	r6, r0
 8009242:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009244:	2b00      	cmp	r3, #0
 8009246:	d072      	beq.n	800932e <_dtoa_r+0x926>
 8009248:	4631      	mov	r1, r6
 800924a:	4650      	mov	r0, sl
 800924c:	f000 fd4a 	bl	8009ce4 <__mcmp>
 8009250:	2800      	cmp	r0, #0
 8009252:	da6c      	bge.n	800932e <_dtoa_r+0x926>
 8009254:	2300      	movs	r3, #0
 8009256:	4651      	mov	r1, sl
 8009258:	220a      	movs	r2, #10
 800925a:	4620      	mov	r0, r4
 800925c:	f000 fb28 	bl	80098b0 <__multadd>
 8009260:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009262:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009266:	4682      	mov	sl, r0
 8009268:	2b00      	cmp	r3, #0
 800926a:	f000 81b0 	beq.w	80095ce <_dtoa_r+0xbc6>
 800926e:	2300      	movs	r3, #0
 8009270:	4639      	mov	r1, r7
 8009272:	220a      	movs	r2, #10
 8009274:	4620      	mov	r0, r4
 8009276:	f000 fb1b 	bl	80098b0 <__multadd>
 800927a:	9b01      	ldr	r3, [sp, #4]
 800927c:	2b00      	cmp	r3, #0
 800927e:	4607      	mov	r7, r0
 8009280:	f300 8096 	bgt.w	80093b0 <_dtoa_r+0x9a8>
 8009284:	9b07      	ldr	r3, [sp, #28]
 8009286:	2b02      	cmp	r3, #2
 8009288:	dc59      	bgt.n	800933e <_dtoa_r+0x936>
 800928a:	e091      	b.n	80093b0 <_dtoa_r+0x9a8>
 800928c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800928e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009292:	e758      	b.n	8009146 <_dtoa_r+0x73e>
 8009294:	9b04      	ldr	r3, [sp, #16]
 8009296:	1e5e      	subs	r6, r3, #1
 8009298:	9b08      	ldr	r3, [sp, #32]
 800929a:	42b3      	cmp	r3, r6
 800929c:	bfbf      	itttt	lt
 800929e:	9b08      	ldrlt	r3, [sp, #32]
 80092a0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80092a2:	9608      	strlt	r6, [sp, #32]
 80092a4:	1af3      	sublt	r3, r6, r3
 80092a6:	bfb4      	ite	lt
 80092a8:	18d2      	addlt	r2, r2, r3
 80092aa:	1b9e      	subge	r6, r3, r6
 80092ac:	9b04      	ldr	r3, [sp, #16]
 80092ae:	bfbc      	itt	lt
 80092b0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80092b2:	2600      	movlt	r6, #0
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	bfb7      	itett	lt
 80092b8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80092bc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80092c0:	1a9d      	sublt	r5, r3, r2
 80092c2:	2300      	movlt	r3, #0
 80092c4:	e741      	b.n	800914a <_dtoa_r+0x742>
 80092c6:	9e08      	ldr	r6, [sp, #32]
 80092c8:	9d05      	ldr	r5, [sp, #20]
 80092ca:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80092cc:	e748      	b.n	8009160 <_dtoa_r+0x758>
 80092ce:	9a08      	ldr	r2, [sp, #32]
 80092d0:	e770      	b.n	80091b4 <_dtoa_r+0x7ac>
 80092d2:	9b07      	ldr	r3, [sp, #28]
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	dc19      	bgt.n	800930c <_dtoa_r+0x904>
 80092d8:	9b02      	ldr	r3, [sp, #8]
 80092da:	b9bb      	cbnz	r3, 800930c <_dtoa_r+0x904>
 80092dc:	9b03      	ldr	r3, [sp, #12]
 80092de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80092e2:	b99b      	cbnz	r3, 800930c <_dtoa_r+0x904>
 80092e4:	9b03      	ldr	r3, [sp, #12]
 80092e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80092ea:	0d1b      	lsrs	r3, r3, #20
 80092ec:	051b      	lsls	r3, r3, #20
 80092ee:	b183      	cbz	r3, 8009312 <_dtoa_r+0x90a>
 80092f0:	9b05      	ldr	r3, [sp, #20]
 80092f2:	3301      	adds	r3, #1
 80092f4:	9305      	str	r3, [sp, #20]
 80092f6:	9b06      	ldr	r3, [sp, #24]
 80092f8:	3301      	adds	r3, #1
 80092fa:	9306      	str	r3, [sp, #24]
 80092fc:	f04f 0801 	mov.w	r8, #1
 8009300:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009302:	2b00      	cmp	r3, #0
 8009304:	f47f af6f 	bne.w	80091e6 <_dtoa_r+0x7de>
 8009308:	2001      	movs	r0, #1
 800930a:	e774      	b.n	80091f6 <_dtoa_r+0x7ee>
 800930c:	f04f 0800 	mov.w	r8, #0
 8009310:	e7f6      	b.n	8009300 <_dtoa_r+0x8f8>
 8009312:	4698      	mov	r8, r3
 8009314:	e7f4      	b.n	8009300 <_dtoa_r+0x8f8>
 8009316:	d082      	beq.n	800921e <_dtoa_r+0x816>
 8009318:	9a05      	ldr	r2, [sp, #20]
 800931a:	331c      	adds	r3, #28
 800931c:	441a      	add	r2, r3
 800931e:	9205      	str	r2, [sp, #20]
 8009320:	9a06      	ldr	r2, [sp, #24]
 8009322:	441a      	add	r2, r3
 8009324:	441d      	add	r5, r3
 8009326:	9206      	str	r2, [sp, #24]
 8009328:	e779      	b.n	800921e <_dtoa_r+0x816>
 800932a:	4603      	mov	r3, r0
 800932c:	e7f4      	b.n	8009318 <_dtoa_r+0x910>
 800932e:	9b04      	ldr	r3, [sp, #16]
 8009330:	2b00      	cmp	r3, #0
 8009332:	dc37      	bgt.n	80093a4 <_dtoa_r+0x99c>
 8009334:	9b07      	ldr	r3, [sp, #28]
 8009336:	2b02      	cmp	r3, #2
 8009338:	dd34      	ble.n	80093a4 <_dtoa_r+0x99c>
 800933a:	9b04      	ldr	r3, [sp, #16]
 800933c:	9301      	str	r3, [sp, #4]
 800933e:	9b01      	ldr	r3, [sp, #4]
 8009340:	b963      	cbnz	r3, 800935c <_dtoa_r+0x954>
 8009342:	4631      	mov	r1, r6
 8009344:	2205      	movs	r2, #5
 8009346:	4620      	mov	r0, r4
 8009348:	f000 fab2 	bl	80098b0 <__multadd>
 800934c:	4601      	mov	r1, r0
 800934e:	4606      	mov	r6, r0
 8009350:	4650      	mov	r0, sl
 8009352:	f000 fcc7 	bl	8009ce4 <__mcmp>
 8009356:	2800      	cmp	r0, #0
 8009358:	f73f adbb 	bgt.w	8008ed2 <_dtoa_r+0x4ca>
 800935c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800935e:	9d00      	ldr	r5, [sp, #0]
 8009360:	ea6f 0b03 	mvn.w	fp, r3
 8009364:	f04f 0800 	mov.w	r8, #0
 8009368:	4631      	mov	r1, r6
 800936a:	4620      	mov	r0, r4
 800936c:	f000 fa7e 	bl	800986c <_Bfree>
 8009370:	2f00      	cmp	r7, #0
 8009372:	f43f aeab 	beq.w	80090cc <_dtoa_r+0x6c4>
 8009376:	f1b8 0f00 	cmp.w	r8, #0
 800937a:	d005      	beq.n	8009388 <_dtoa_r+0x980>
 800937c:	45b8      	cmp	r8, r7
 800937e:	d003      	beq.n	8009388 <_dtoa_r+0x980>
 8009380:	4641      	mov	r1, r8
 8009382:	4620      	mov	r0, r4
 8009384:	f000 fa72 	bl	800986c <_Bfree>
 8009388:	4639      	mov	r1, r7
 800938a:	4620      	mov	r0, r4
 800938c:	f000 fa6e 	bl	800986c <_Bfree>
 8009390:	e69c      	b.n	80090cc <_dtoa_r+0x6c4>
 8009392:	2600      	movs	r6, #0
 8009394:	4637      	mov	r7, r6
 8009396:	e7e1      	b.n	800935c <_dtoa_r+0x954>
 8009398:	46bb      	mov	fp, r7
 800939a:	4637      	mov	r7, r6
 800939c:	e599      	b.n	8008ed2 <_dtoa_r+0x4ca>
 800939e:	bf00      	nop
 80093a0:	40240000 	.word	0x40240000
 80093a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	f000 80c8 	beq.w	800953c <_dtoa_r+0xb34>
 80093ac:	9b04      	ldr	r3, [sp, #16]
 80093ae:	9301      	str	r3, [sp, #4]
 80093b0:	2d00      	cmp	r5, #0
 80093b2:	dd05      	ble.n	80093c0 <_dtoa_r+0x9b8>
 80093b4:	4639      	mov	r1, r7
 80093b6:	462a      	mov	r2, r5
 80093b8:	4620      	mov	r0, r4
 80093ba:	f000 fc27 	bl	8009c0c <__lshift>
 80093be:	4607      	mov	r7, r0
 80093c0:	f1b8 0f00 	cmp.w	r8, #0
 80093c4:	d05b      	beq.n	800947e <_dtoa_r+0xa76>
 80093c6:	6879      	ldr	r1, [r7, #4]
 80093c8:	4620      	mov	r0, r4
 80093ca:	f000 fa0f 	bl	80097ec <_Balloc>
 80093ce:	4605      	mov	r5, r0
 80093d0:	b928      	cbnz	r0, 80093de <_dtoa_r+0x9d6>
 80093d2:	4b83      	ldr	r3, [pc, #524]	; (80095e0 <_dtoa_r+0xbd8>)
 80093d4:	4602      	mov	r2, r0
 80093d6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80093da:	f7ff bb2e 	b.w	8008a3a <_dtoa_r+0x32>
 80093de:	693a      	ldr	r2, [r7, #16]
 80093e0:	3202      	adds	r2, #2
 80093e2:	0092      	lsls	r2, r2, #2
 80093e4:	f107 010c 	add.w	r1, r7, #12
 80093e8:	300c      	adds	r0, #12
 80093ea:	f7ff fa74 	bl	80088d6 <memcpy>
 80093ee:	2201      	movs	r2, #1
 80093f0:	4629      	mov	r1, r5
 80093f2:	4620      	mov	r0, r4
 80093f4:	f000 fc0a 	bl	8009c0c <__lshift>
 80093f8:	9b00      	ldr	r3, [sp, #0]
 80093fa:	3301      	adds	r3, #1
 80093fc:	9304      	str	r3, [sp, #16]
 80093fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009402:	4413      	add	r3, r2
 8009404:	9308      	str	r3, [sp, #32]
 8009406:	9b02      	ldr	r3, [sp, #8]
 8009408:	f003 0301 	and.w	r3, r3, #1
 800940c:	46b8      	mov	r8, r7
 800940e:	9306      	str	r3, [sp, #24]
 8009410:	4607      	mov	r7, r0
 8009412:	9b04      	ldr	r3, [sp, #16]
 8009414:	4631      	mov	r1, r6
 8009416:	3b01      	subs	r3, #1
 8009418:	4650      	mov	r0, sl
 800941a:	9301      	str	r3, [sp, #4]
 800941c:	f7ff fa69 	bl	80088f2 <quorem>
 8009420:	4641      	mov	r1, r8
 8009422:	9002      	str	r0, [sp, #8]
 8009424:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009428:	4650      	mov	r0, sl
 800942a:	f000 fc5b 	bl	8009ce4 <__mcmp>
 800942e:	463a      	mov	r2, r7
 8009430:	9005      	str	r0, [sp, #20]
 8009432:	4631      	mov	r1, r6
 8009434:	4620      	mov	r0, r4
 8009436:	f000 fc71 	bl	8009d1c <__mdiff>
 800943a:	68c2      	ldr	r2, [r0, #12]
 800943c:	4605      	mov	r5, r0
 800943e:	bb02      	cbnz	r2, 8009482 <_dtoa_r+0xa7a>
 8009440:	4601      	mov	r1, r0
 8009442:	4650      	mov	r0, sl
 8009444:	f000 fc4e 	bl	8009ce4 <__mcmp>
 8009448:	4602      	mov	r2, r0
 800944a:	4629      	mov	r1, r5
 800944c:	4620      	mov	r0, r4
 800944e:	9209      	str	r2, [sp, #36]	; 0x24
 8009450:	f000 fa0c 	bl	800986c <_Bfree>
 8009454:	9b07      	ldr	r3, [sp, #28]
 8009456:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009458:	9d04      	ldr	r5, [sp, #16]
 800945a:	ea43 0102 	orr.w	r1, r3, r2
 800945e:	9b06      	ldr	r3, [sp, #24]
 8009460:	4319      	orrs	r1, r3
 8009462:	d110      	bne.n	8009486 <_dtoa_r+0xa7e>
 8009464:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009468:	d029      	beq.n	80094be <_dtoa_r+0xab6>
 800946a:	9b05      	ldr	r3, [sp, #20]
 800946c:	2b00      	cmp	r3, #0
 800946e:	dd02      	ble.n	8009476 <_dtoa_r+0xa6e>
 8009470:	9b02      	ldr	r3, [sp, #8]
 8009472:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009476:	9b01      	ldr	r3, [sp, #4]
 8009478:	f883 9000 	strb.w	r9, [r3]
 800947c:	e774      	b.n	8009368 <_dtoa_r+0x960>
 800947e:	4638      	mov	r0, r7
 8009480:	e7ba      	b.n	80093f8 <_dtoa_r+0x9f0>
 8009482:	2201      	movs	r2, #1
 8009484:	e7e1      	b.n	800944a <_dtoa_r+0xa42>
 8009486:	9b05      	ldr	r3, [sp, #20]
 8009488:	2b00      	cmp	r3, #0
 800948a:	db04      	blt.n	8009496 <_dtoa_r+0xa8e>
 800948c:	9907      	ldr	r1, [sp, #28]
 800948e:	430b      	orrs	r3, r1
 8009490:	9906      	ldr	r1, [sp, #24]
 8009492:	430b      	orrs	r3, r1
 8009494:	d120      	bne.n	80094d8 <_dtoa_r+0xad0>
 8009496:	2a00      	cmp	r2, #0
 8009498:	dded      	ble.n	8009476 <_dtoa_r+0xa6e>
 800949a:	4651      	mov	r1, sl
 800949c:	2201      	movs	r2, #1
 800949e:	4620      	mov	r0, r4
 80094a0:	f000 fbb4 	bl	8009c0c <__lshift>
 80094a4:	4631      	mov	r1, r6
 80094a6:	4682      	mov	sl, r0
 80094a8:	f000 fc1c 	bl	8009ce4 <__mcmp>
 80094ac:	2800      	cmp	r0, #0
 80094ae:	dc03      	bgt.n	80094b8 <_dtoa_r+0xab0>
 80094b0:	d1e1      	bne.n	8009476 <_dtoa_r+0xa6e>
 80094b2:	f019 0f01 	tst.w	r9, #1
 80094b6:	d0de      	beq.n	8009476 <_dtoa_r+0xa6e>
 80094b8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80094bc:	d1d8      	bne.n	8009470 <_dtoa_r+0xa68>
 80094be:	9a01      	ldr	r2, [sp, #4]
 80094c0:	2339      	movs	r3, #57	; 0x39
 80094c2:	7013      	strb	r3, [r2, #0]
 80094c4:	462b      	mov	r3, r5
 80094c6:	461d      	mov	r5, r3
 80094c8:	3b01      	subs	r3, #1
 80094ca:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80094ce:	2a39      	cmp	r2, #57	; 0x39
 80094d0:	d06c      	beq.n	80095ac <_dtoa_r+0xba4>
 80094d2:	3201      	adds	r2, #1
 80094d4:	701a      	strb	r2, [r3, #0]
 80094d6:	e747      	b.n	8009368 <_dtoa_r+0x960>
 80094d8:	2a00      	cmp	r2, #0
 80094da:	dd07      	ble.n	80094ec <_dtoa_r+0xae4>
 80094dc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80094e0:	d0ed      	beq.n	80094be <_dtoa_r+0xab6>
 80094e2:	9a01      	ldr	r2, [sp, #4]
 80094e4:	f109 0301 	add.w	r3, r9, #1
 80094e8:	7013      	strb	r3, [r2, #0]
 80094ea:	e73d      	b.n	8009368 <_dtoa_r+0x960>
 80094ec:	9b04      	ldr	r3, [sp, #16]
 80094ee:	9a08      	ldr	r2, [sp, #32]
 80094f0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d043      	beq.n	8009580 <_dtoa_r+0xb78>
 80094f8:	4651      	mov	r1, sl
 80094fa:	2300      	movs	r3, #0
 80094fc:	220a      	movs	r2, #10
 80094fe:	4620      	mov	r0, r4
 8009500:	f000 f9d6 	bl	80098b0 <__multadd>
 8009504:	45b8      	cmp	r8, r7
 8009506:	4682      	mov	sl, r0
 8009508:	f04f 0300 	mov.w	r3, #0
 800950c:	f04f 020a 	mov.w	r2, #10
 8009510:	4641      	mov	r1, r8
 8009512:	4620      	mov	r0, r4
 8009514:	d107      	bne.n	8009526 <_dtoa_r+0xb1e>
 8009516:	f000 f9cb 	bl	80098b0 <__multadd>
 800951a:	4680      	mov	r8, r0
 800951c:	4607      	mov	r7, r0
 800951e:	9b04      	ldr	r3, [sp, #16]
 8009520:	3301      	adds	r3, #1
 8009522:	9304      	str	r3, [sp, #16]
 8009524:	e775      	b.n	8009412 <_dtoa_r+0xa0a>
 8009526:	f000 f9c3 	bl	80098b0 <__multadd>
 800952a:	4639      	mov	r1, r7
 800952c:	4680      	mov	r8, r0
 800952e:	2300      	movs	r3, #0
 8009530:	220a      	movs	r2, #10
 8009532:	4620      	mov	r0, r4
 8009534:	f000 f9bc 	bl	80098b0 <__multadd>
 8009538:	4607      	mov	r7, r0
 800953a:	e7f0      	b.n	800951e <_dtoa_r+0xb16>
 800953c:	9b04      	ldr	r3, [sp, #16]
 800953e:	9301      	str	r3, [sp, #4]
 8009540:	9d00      	ldr	r5, [sp, #0]
 8009542:	4631      	mov	r1, r6
 8009544:	4650      	mov	r0, sl
 8009546:	f7ff f9d4 	bl	80088f2 <quorem>
 800954a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800954e:	9b00      	ldr	r3, [sp, #0]
 8009550:	f805 9b01 	strb.w	r9, [r5], #1
 8009554:	1aea      	subs	r2, r5, r3
 8009556:	9b01      	ldr	r3, [sp, #4]
 8009558:	4293      	cmp	r3, r2
 800955a:	dd07      	ble.n	800956c <_dtoa_r+0xb64>
 800955c:	4651      	mov	r1, sl
 800955e:	2300      	movs	r3, #0
 8009560:	220a      	movs	r2, #10
 8009562:	4620      	mov	r0, r4
 8009564:	f000 f9a4 	bl	80098b0 <__multadd>
 8009568:	4682      	mov	sl, r0
 800956a:	e7ea      	b.n	8009542 <_dtoa_r+0xb3a>
 800956c:	9b01      	ldr	r3, [sp, #4]
 800956e:	2b00      	cmp	r3, #0
 8009570:	bfc8      	it	gt
 8009572:	461d      	movgt	r5, r3
 8009574:	9b00      	ldr	r3, [sp, #0]
 8009576:	bfd8      	it	le
 8009578:	2501      	movle	r5, #1
 800957a:	441d      	add	r5, r3
 800957c:	f04f 0800 	mov.w	r8, #0
 8009580:	4651      	mov	r1, sl
 8009582:	2201      	movs	r2, #1
 8009584:	4620      	mov	r0, r4
 8009586:	f000 fb41 	bl	8009c0c <__lshift>
 800958a:	4631      	mov	r1, r6
 800958c:	4682      	mov	sl, r0
 800958e:	f000 fba9 	bl	8009ce4 <__mcmp>
 8009592:	2800      	cmp	r0, #0
 8009594:	dc96      	bgt.n	80094c4 <_dtoa_r+0xabc>
 8009596:	d102      	bne.n	800959e <_dtoa_r+0xb96>
 8009598:	f019 0f01 	tst.w	r9, #1
 800959c:	d192      	bne.n	80094c4 <_dtoa_r+0xabc>
 800959e:	462b      	mov	r3, r5
 80095a0:	461d      	mov	r5, r3
 80095a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80095a6:	2a30      	cmp	r2, #48	; 0x30
 80095a8:	d0fa      	beq.n	80095a0 <_dtoa_r+0xb98>
 80095aa:	e6dd      	b.n	8009368 <_dtoa_r+0x960>
 80095ac:	9a00      	ldr	r2, [sp, #0]
 80095ae:	429a      	cmp	r2, r3
 80095b0:	d189      	bne.n	80094c6 <_dtoa_r+0xabe>
 80095b2:	f10b 0b01 	add.w	fp, fp, #1
 80095b6:	2331      	movs	r3, #49	; 0x31
 80095b8:	e796      	b.n	80094e8 <_dtoa_r+0xae0>
 80095ba:	4b0a      	ldr	r3, [pc, #40]	; (80095e4 <_dtoa_r+0xbdc>)
 80095bc:	f7ff ba99 	b.w	8008af2 <_dtoa_r+0xea>
 80095c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	f47f aa6d 	bne.w	8008aa2 <_dtoa_r+0x9a>
 80095c8:	4b07      	ldr	r3, [pc, #28]	; (80095e8 <_dtoa_r+0xbe0>)
 80095ca:	f7ff ba92 	b.w	8008af2 <_dtoa_r+0xea>
 80095ce:	9b01      	ldr	r3, [sp, #4]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	dcb5      	bgt.n	8009540 <_dtoa_r+0xb38>
 80095d4:	9b07      	ldr	r3, [sp, #28]
 80095d6:	2b02      	cmp	r3, #2
 80095d8:	f73f aeb1 	bgt.w	800933e <_dtoa_r+0x936>
 80095dc:	e7b0      	b.n	8009540 <_dtoa_r+0xb38>
 80095de:	bf00      	nop
 80095e0:	0800b130 	.word	0x0800b130
 80095e4:	0800b090 	.word	0x0800b090
 80095e8:	0800b0b4 	.word	0x0800b0b4

080095ec <_free_r>:
 80095ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80095ee:	2900      	cmp	r1, #0
 80095f0:	d044      	beq.n	800967c <_free_r+0x90>
 80095f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095f6:	9001      	str	r0, [sp, #4]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	f1a1 0404 	sub.w	r4, r1, #4
 80095fe:	bfb8      	it	lt
 8009600:	18e4      	addlt	r4, r4, r3
 8009602:	f000 f8e7 	bl	80097d4 <__malloc_lock>
 8009606:	4a1e      	ldr	r2, [pc, #120]	; (8009680 <_free_r+0x94>)
 8009608:	9801      	ldr	r0, [sp, #4]
 800960a:	6813      	ldr	r3, [r2, #0]
 800960c:	b933      	cbnz	r3, 800961c <_free_r+0x30>
 800960e:	6063      	str	r3, [r4, #4]
 8009610:	6014      	str	r4, [r2, #0]
 8009612:	b003      	add	sp, #12
 8009614:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009618:	f000 b8e2 	b.w	80097e0 <__malloc_unlock>
 800961c:	42a3      	cmp	r3, r4
 800961e:	d908      	bls.n	8009632 <_free_r+0x46>
 8009620:	6825      	ldr	r5, [r4, #0]
 8009622:	1961      	adds	r1, r4, r5
 8009624:	428b      	cmp	r3, r1
 8009626:	bf01      	itttt	eq
 8009628:	6819      	ldreq	r1, [r3, #0]
 800962a:	685b      	ldreq	r3, [r3, #4]
 800962c:	1949      	addeq	r1, r1, r5
 800962e:	6021      	streq	r1, [r4, #0]
 8009630:	e7ed      	b.n	800960e <_free_r+0x22>
 8009632:	461a      	mov	r2, r3
 8009634:	685b      	ldr	r3, [r3, #4]
 8009636:	b10b      	cbz	r3, 800963c <_free_r+0x50>
 8009638:	42a3      	cmp	r3, r4
 800963a:	d9fa      	bls.n	8009632 <_free_r+0x46>
 800963c:	6811      	ldr	r1, [r2, #0]
 800963e:	1855      	adds	r5, r2, r1
 8009640:	42a5      	cmp	r5, r4
 8009642:	d10b      	bne.n	800965c <_free_r+0x70>
 8009644:	6824      	ldr	r4, [r4, #0]
 8009646:	4421      	add	r1, r4
 8009648:	1854      	adds	r4, r2, r1
 800964a:	42a3      	cmp	r3, r4
 800964c:	6011      	str	r1, [r2, #0]
 800964e:	d1e0      	bne.n	8009612 <_free_r+0x26>
 8009650:	681c      	ldr	r4, [r3, #0]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	6053      	str	r3, [r2, #4]
 8009656:	440c      	add	r4, r1
 8009658:	6014      	str	r4, [r2, #0]
 800965a:	e7da      	b.n	8009612 <_free_r+0x26>
 800965c:	d902      	bls.n	8009664 <_free_r+0x78>
 800965e:	230c      	movs	r3, #12
 8009660:	6003      	str	r3, [r0, #0]
 8009662:	e7d6      	b.n	8009612 <_free_r+0x26>
 8009664:	6825      	ldr	r5, [r4, #0]
 8009666:	1961      	adds	r1, r4, r5
 8009668:	428b      	cmp	r3, r1
 800966a:	bf04      	itt	eq
 800966c:	6819      	ldreq	r1, [r3, #0]
 800966e:	685b      	ldreq	r3, [r3, #4]
 8009670:	6063      	str	r3, [r4, #4]
 8009672:	bf04      	itt	eq
 8009674:	1949      	addeq	r1, r1, r5
 8009676:	6021      	streq	r1, [r4, #0]
 8009678:	6054      	str	r4, [r2, #4]
 800967a:	e7ca      	b.n	8009612 <_free_r+0x26>
 800967c:	b003      	add	sp, #12
 800967e:	bd30      	pop	{r4, r5, pc}
 8009680:	20000574 	.word	0x20000574

08009684 <malloc>:
 8009684:	4b02      	ldr	r3, [pc, #8]	; (8009690 <malloc+0xc>)
 8009686:	4601      	mov	r1, r0
 8009688:	6818      	ldr	r0, [r3, #0]
 800968a:	f000 b823 	b.w	80096d4 <_malloc_r>
 800968e:	bf00      	nop
 8009690:	20000064 	.word	0x20000064

08009694 <sbrk_aligned>:
 8009694:	b570      	push	{r4, r5, r6, lr}
 8009696:	4e0e      	ldr	r6, [pc, #56]	; (80096d0 <sbrk_aligned+0x3c>)
 8009698:	460c      	mov	r4, r1
 800969a:	6831      	ldr	r1, [r6, #0]
 800969c:	4605      	mov	r5, r0
 800969e:	b911      	cbnz	r1, 80096a6 <sbrk_aligned+0x12>
 80096a0:	f000 fe40 	bl	800a324 <_sbrk_r>
 80096a4:	6030      	str	r0, [r6, #0]
 80096a6:	4621      	mov	r1, r4
 80096a8:	4628      	mov	r0, r5
 80096aa:	f000 fe3b 	bl	800a324 <_sbrk_r>
 80096ae:	1c43      	adds	r3, r0, #1
 80096b0:	d00a      	beq.n	80096c8 <sbrk_aligned+0x34>
 80096b2:	1cc4      	adds	r4, r0, #3
 80096b4:	f024 0403 	bic.w	r4, r4, #3
 80096b8:	42a0      	cmp	r0, r4
 80096ba:	d007      	beq.n	80096cc <sbrk_aligned+0x38>
 80096bc:	1a21      	subs	r1, r4, r0
 80096be:	4628      	mov	r0, r5
 80096c0:	f000 fe30 	bl	800a324 <_sbrk_r>
 80096c4:	3001      	adds	r0, #1
 80096c6:	d101      	bne.n	80096cc <sbrk_aligned+0x38>
 80096c8:	f04f 34ff 	mov.w	r4, #4294967295
 80096cc:	4620      	mov	r0, r4
 80096ce:	bd70      	pop	{r4, r5, r6, pc}
 80096d0:	20000578 	.word	0x20000578

080096d4 <_malloc_r>:
 80096d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096d8:	1ccd      	adds	r5, r1, #3
 80096da:	f025 0503 	bic.w	r5, r5, #3
 80096de:	3508      	adds	r5, #8
 80096e0:	2d0c      	cmp	r5, #12
 80096e2:	bf38      	it	cc
 80096e4:	250c      	movcc	r5, #12
 80096e6:	2d00      	cmp	r5, #0
 80096e8:	4607      	mov	r7, r0
 80096ea:	db01      	blt.n	80096f0 <_malloc_r+0x1c>
 80096ec:	42a9      	cmp	r1, r5
 80096ee:	d905      	bls.n	80096fc <_malloc_r+0x28>
 80096f0:	230c      	movs	r3, #12
 80096f2:	603b      	str	r3, [r7, #0]
 80096f4:	2600      	movs	r6, #0
 80096f6:	4630      	mov	r0, r6
 80096f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80097d0 <_malloc_r+0xfc>
 8009700:	f000 f868 	bl	80097d4 <__malloc_lock>
 8009704:	f8d8 3000 	ldr.w	r3, [r8]
 8009708:	461c      	mov	r4, r3
 800970a:	bb5c      	cbnz	r4, 8009764 <_malloc_r+0x90>
 800970c:	4629      	mov	r1, r5
 800970e:	4638      	mov	r0, r7
 8009710:	f7ff ffc0 	bl	8009694 <sbrk_aligned>
 8009714:	1c43      	adds	r3, r0, #1
 8009716:	4604      	mov	r4, r0
 8009718:	d155      	bne.n	80097c6 <_malloc_r+0xf2>
 800971a:	f8d8 4000 	ldr.w	r4, [r8]
 800971e:	4626      	mov	r6, r4
 8009720:	2e00      	cmp	r6, #0
 8009722:	d145      	bne.n	80097b0 <_malloc_r+0xdc>
 8009724:	2c00      	cmp	r4, #0
 8009726:	d048      	beq.n	80097ba <_malloc_r+0xe6>
 8009728:	6823      	ldr	r3, [r4, #0]
 800972a:	4631      	mov	r1, r6
 800972c:	4638      	mov	r0, r7
 800972e:	eb04 0903 	add.w	r9, r4, r3
 8009732:	f000 fdf7 	bl	800a324 <_sbrk_r>
 8009736:	4581      	cmp	r9, r0
 8009738:	d13f      	bne.n	80097ba <_malloc_r+0xe6>
 800973a:	6821      	ldr	r1, [r4, #0]
 800973c:	1a6d      	subs	r5, r5, r1
 800973e:	4629      	mov	r1, r5
 8009740:	4638      	mov	r0, r7
 8009742:	f7ff ffa7 	bl	8009694 <sbrk_aligned>
 8009746:	3001      	adds	r0, #1
 8009748:	d037      	beq.n	80097ba <_malloc_r+0xe6>
 800974a:	6823      	ldr	r3, [r4, #0]
 800974c:	442b      	add	r3, r5
 800974e:	6023      	str	r3, [r4, #0]
 8009750:	f8d8 3000 	ldr.w	r3, [r8]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d038      	beq.n	80097ca <_malloc_r+0xf6>
 8009758:	685a      	ldr	r2, [r3, #4]
 800975a:	42a2      	cmp	r2, r4
 800975c:	d12b      	bne.n	80097b6 <_malloc_r+0xe2>
 800975e:	2200      	movs	r2, #0
 8009760:	605a      	str	r2, [r3, #4]
 8009762:	e00f      	b.n	8009784 <_malloc_r+0xb0>
 8009764:	6822      	ldr	r2, [r4, #0]
 8009766:	1b52      	subs	r2, r2, r5
 8009768:	d41f      	bmi.n	80097aa <_malloc_r+0xd6>
 800976a:	2a0b      	cmp	r2, #11
 800976c:	d917      	bls.n	800979e <_malloc_r+0xca>
 800976e:	1961      	adds	r1, r4, r5
 8009770:	42a3      	cmp	r3, r4
 8009772:	6025      	str	r5, [r4, #0]
 8009774:	bf18      	it	ne
 8009776:	6059      	strne	r1, [r3, #4]
 8009778:	6863      	ldr	r3, [r4, #4]
 800977a:	bf08      	it	eq
 800977c:	f8c8 1000 	streq.w	r1, [r8]
 8009780:	5162      	str	r2, [r4, r5]
 8009782:	604b      	str	r3, [r1, #4]
 8009784:	4638      	mov	r0, r7
 8009786:	f104 060b 	add.w	r6, r4, #11
 800978a:	f000 f829 	bl	80097e0 <__malloc_unlock>
 800978e:	f026 0607 	bic.w	r6, r6, #7
 8009792:	1d23      	adds	r3, r4, #4
 8009794:	1af2      	subs	r2, r6, r3
 8009796:	d0ae      	beq.n	80096f6 <_malloc_r+0x22>
 8009798:	1b9b      	subs	r3, r3, r6
 800979a:	50a3      	str	r3, [r4, r2]
 800979c:	e7ab      	b.n	80096f6 <_malloc_r+0x22>
 800979e:	42a3      	cmp	r3, r4
 80097a0:	6862      	ldr	r2, [r4, #4]
 80097a2:	d1dd      	bne.n	8009760 <_malloc_r+0x8c>
 80097a4:	f8c8 2000 	str.w	r2, [r8]
 80097a8:	e7ec      	b.n	8009784 <_malloc_r+0xb0>
 80097aa:	4623      	mov	r3, r4
 80097ac:	6864      	ldr	r4, [r4, #4]
 80097ae:	e7ac      	b.n	800970a <_malloc_r+0x36>
 80097b0:	4634      	mov	r4, r6
 80097b2:	6876      	ldr	r6, [r6, #4]
 80097b4:	e7b4      	b.n	8009720 <_malloc_r+0x4c>
 80097b6:	4613      	mov	r3, r2
 80097b8:	e7cc      	b.n	8009754 <_malloc_r+0x80>
 80097ba:	230c      	movs	r3, #12
 80097bc:	603b      	str	r3, [r7, #0]
 80097be:	4638      	mov	r0, r7
 80097c0:	f000 f80e 	bl	80097e0 <__malloc_unlock>
 80097c4:	e797      	b.n	80096f6 <_malloc_r+0x22>
 80097c6:	6025      	str	r5, [r4, #0]
 80097c8:	e7dc      	b.n	8009784 <_malloc_r+0xb0>
 80097ca:	605b      	str	r3, [r3, #4]
 80097cc:	deff      	udf	#255	; 0xff
 80097ce:	bf00      	nop
 80097d0:	20000574 	.word	0x20000574

080097d4 <__malloc_lock>:
 80097d4:	4801      	ldr	r0, [pc, #4]	; (80097dc <__malloc_lock+0x8>)
 80097d6:	f7ff b87c 	b.w	80088d2 <__retarget_lock_acquire_recursive>
 80097da:	bf00      	nop
 80097dc:	20000570 	.word	0x20000570

080097e0 <__malloc_unlock>:
 80097e0:	4801      	ldr	r0, [pc, #4]	; (80097e8 <__malloc_unlock+0x8>)
 80097e2:	f7ff b877 	b.w	80088d4 <__retarget_lock_release_recursive>
 80097e6:	bf00      	nop
 80097e8:	20000570 	.word	0x20000570

080097ec <_Balloc>:
 80097ec:	b570      	push	{r4, r5, r6, lr}
 80097ee:	69c6      	ldr	r6, [r0, #28]
 80097f0:	4604      	mov	r4, r0
 80097f2:	460d      	mov	r5, r1
 80097f4:	b976      	cbnz	r6, 8009814 <_Balloc+0x28>
 80097f6:	2010      	movs	r0, #16
 80097f8:	f7ff ff44 	bl	8009684 <malloc>
 80097fc:	4602      	mov	r2, r0
 80097fe:	61e0      	str	r0, [r4, #28]
 8009800:	b920      	cbnz	r0, 800980c <_Balloc+0x20>
 8009802:	4b18      	ldr	r3, [pc, #96]	; (8009864 <_Balloc+0x78>)
 8009804:	4818      	ldr	r0, [pc, #96]	; (8009868 <_Balloc+0x7c>)
 8009806:	216b      	movs	r1, #107	; 0x6b
 8009808:	f000 fd9c 	bl	800a344 <__assert_func>
 800980c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009810:	6006      	str	r6, [r0, #0]
 8009812:	60c6      	str	r6, [r0, #12]
 8009814:	69e6      	ldr	r6, [r4, #28]
 8009816:	68f3      	ldr	r3, [r6, #12]
 8009818:	b183      	cbz	r3, 800983c <_Balloc+0x50>
 800981a:	69e3      	ldr	r3, [r4, #28]
 800981c:	68db      	ldr	r3, [r3, #12]
 800981e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009822:	b9b8      	cbnz	r0, 8009854 <_Balloc+0x68>
 8009824:	2101      	movs	r1, #1
 8009826:	fa01 f605 	lsl.w	r6, r1, r5
 800982a:	1d72      	adds	r2, r6, #5
 800982c:	0092      	lsls	r2, r2, #2
 800982e:	4620      	mov	r0, r4
 8009830:	f000 fda6 	bl	800a380 <_calloc_r>
 8009834:	b160      	cbz	r0, 8009850 <_Balloc+0x64>
 8009836:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800983a:	e00e      	b.n	800985a <_Balloc+0x6e>
 800983c:	2221      	movs	r2, #33	; 0x21
 800983e:	2104      	movs	r1, #4
 8009840:	4620      	mov	r0, r4
 8009842:	f000 fd9d 	bl	800a380 <_calloc_r>
 8009846:	69e3      	ldr	r3, [r4, #28]
 8009848:	60f0      	str	r0, [r6, #12]
 800984a:	68db      	ldr	r3, [r3, #12]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d1e4      	bne.n	800981a <_Balloc+0x2e>
 8009850:	2000      	movs	r0, #0
 8009852:	bd70      	pop	{r4, r5, r6, pc}
 8009854:	6802      	ldr	r2, [r0, #0]
 8009856:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800985a:	2300      	movs	r3, #0
 800985c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009860:	e7f7      	b.n	8009852 <_Balloc+0x66>
 8009862:	bf00      	nop
 8009864:	0800b0c1 	.word	0x0800b0c1
 8009868:	0800b141 	.word	0x0800b141

0800986c <_Bfree>:
 800986c:	b570      	push	{r4, r5, r6, lr}
 800986e:	69c6      	ldr	r6, [r0, #28]
 8009870:	4605      	mov	r5, r0
 8009872:	460c      	mov	r4, r1
 8009874:	b976      	cbnz	r6, 8009894 <_Bfree+0x28>
 8009876:	2010      	movs	r0, #16
 8009878:	f7ff ff04 	bl	8009684 <malloc>
 800987c:	4602      	mov	r2, r0
 800987e:	61e8      	str	r0, [r5, #28]
 8009880:	b920      	cbnz	r0, 800988c <_Bfree+0x20>
 8009882:	4b09      	ldr	r3, [pc, #36]	; (80098a8 <_Bfree+0x3c>)
 8009884:	4809      	ldr	r0, [pc, #36]	; (80098ac <_Bfree+0x40>)
 8009886:	218f      	movs	r1, #143	; 0x8f
 8009888:	f000 fd5c 	bl	800a344 <__assert_func>
 800988c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009890:	6006      	str	r6, [r0, #0]
 8009892:	60c6      	str	r6, [r0, #12]
 8009894:	b13c      	cbz	r4, 80098a6 <_Bfree+0x3a>
 8009896:	69eb      	ldr	r3, [r5, #28]
 8009898:	6862      	ldr	r2, [r4, #4]
 800989a:	68db      	ldr	r3, [r3, #12]
 800989c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80098a0:	6021      	str	r1, [r4, #0]
 80098a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80098a6:	bd70      	pop	{r4, r5, r6, pc}
 80098a8:	0800b0c1 	.word	0x0800b0c1
 80098ac:	0800b141 	.word	0x0800b141

080098b0 <__multadd>:
 80098b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098b4:	690d      	ldr	r5, [r1, #16]
 80098b6:	4607      	mov	r7, r0
 80098b8:	460c      	mov	r4, r1
 80098ba:	461e      	mov	r6, r3
 80098bc:	f101 0c14 	add.w	ip, r1, #20
 80098c0:	2000      	movs	r0, #0
 80098c2:	f8dc 3000 	ldr.w	r3, [ip]
 80098c6:	b299      	uxth	r1, r3
 80098c8:	fb02 6101 	mla	r1, r2, r1, r6
 80098cc:	0c1e      	lsrs	r6, r3, #16
 80098ce:	0c0b      	lsrs	r3, r1, #16
 80098d0:	fb02 3306 	mla	r3, r2, r6, r3
 80098d4:	b289      	uxth	r1, r1
 80098d6:	3001      	adds	r0, #1
 80098d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80098dc:	4285      	cmp	r5, r0
 80098de:	f84c 1b04 	str.w	r1, [ip], #4
 80098e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80098e6:	dcec      	bgt.n	80098c2 <__multadd+0x12>
 80098e8:	b30e      	cbz	r6, 800992e <__multadd+0x7e>
 80098ea:	68a3      	ldr	r3, [r4, #8]
 80098ec:	42ab      	cmp	r3, r5
 80098ee:	dc19      	bgt.n	8009924 <__multadd+0x74>
 80098f0:	6861      	ldr	r1, [r4, #4]
 80098f2:	4638      	mov	r0, r7
 80098f4:	3101      	adds	r1, #1
 80098f6:	f7ff ff79 	bl	80097ec <_Balloc>
 80098fa:	4680      	mov	r8, r0
 80098fc:	b928      	cbnz	r0, 800990a <__multadd+0x5a>
 80098fe:	4602      	mov	r2, r0
 8009900:	4b0c      	ldr	r3, [pc, #48]	; (8009934 <__multadd+0x84>)
 8009902:	480d      	ldr	r0, [pc, #52]	; (8009938 <__multadd+0x88>)
 8009904:	21ba      	movs	r1, #186	; 0xba
 8009906:	f000 fd1d 	bl	800a344 <__assert_func>
 800990a:	6922      	ldr	r2, [r4, #16]
 800990c:	3202      	adds	r2, #2
 800990e:	f104 010c 	add.w	r1, r4, #12
 8009912:	0092      	lsls	r2, r2, #2
 8009914:	300c      	adds	r0, #12
 8009916:	f7fe ffde 	bl	80088d6 <memcpy>
 800991a:	4621      	mov	r1, r4
 800991c:	4638      	mov	r0, r7
 800991e:	f7ff ffa5 	bl	800986c <_Bfree>
 8009922:	4644      	mov	r4, r8
 8009924:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009928:	3501      	adds	r5, #1
 800992a:	615e      	str	r6, [r3, #20]
 800992c:	6125      	str	r5, [r4, #16]
 800992e:	4620      	mov	r0, r4
 8009930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009934:	0800b130 	.word	0x0800b130
 8009938:	0800b141 	.word	0x0800b141

0800993c <__hi0bits>:
 800993c:	0c03      	lsrs	r3, r0, #16
 800993e:	041b      	lsls	r3, r3, #16
 8009940:	b9d3      	cbnz	r3, 8009978 <__hi0bits+0x3c>
 8009942:	0400      	lsls	r0, r0, #16
 8009944:	2310      	movs	r3, #16
 8009946:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800994a:	bf04      	itt	eq
 800994c:	0200      	lsleq	r0, r0, #8
 800994e:	3308      	addeq	r3, #8
 8009950:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009954:	bf04      	itt	eq
 8009956:	0100      	lsleq	r0, r0, #4
 8009958:	3304      	addeq	r3, #4
 800995a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800995e:	bf04      	itt	eq
 8009960:	0080      	lsleq	r0, r0, #2
 8009962:	3302      	addeq	r3, #2
 8009964:	2800      	cmp	r0, #0
 8009966:	db05      	blt.n	8009974 <__hi0bits+0x38>
 8009968:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800996c:	f103 0301 	add.w	r3, r3, #1
 8009970:	bf08      	it	eq
 8009972:	2320      	moveq	r3, #32
 8009974:	4618      	mov	r0, r3
 8009976:	4770      	bx	lr
 8009978:	2300      	movs	r3, #0
 800997a:	e7e4      	b.n	8009946 <__hi0bits+0xa>

0800997c <__lo0bits>:
 800997c:	6803      	ldr	r3, [r0, #0]
 800997e:	f013 0207 	ands.w	r2, r3, #7
 8009982:	d00c      	beq.n	800999e <__lo0bits+0x22>
 8009984:	07d9      	lsls	r1, r3, #31
 8009986:	d422      	bmi.n	80099ce <__lo0bits+0x52>
 8009988:	079a      	lsls	r2, r3, #30
 800998a:	bf49      	itett	mi
 800998c:	085b      	lsrmi	r3, r3, #1
 800998e:	089b      	lsrpl	r3, r3, #2
 8009990:	6003      	strmi	r3, [r0, #0]
 8009992:	2201      	movmi	r2, #1
 8009994:	bf5c      	itt	pl
 8009996:	6003      	strpl	r3, [r0, #0]
 8009998:	2202      	movpl	r2, #2
 800999a:	4610      	mov	r0, r2
 800999c:	4770      	bx	lr
 800999e:	b299      	uxth	r1, r3
 80099a0:	b909      	cbnz	r1, 80099a6 <__lo0bits+0x2a>
 80099a2:	0c1b      	lsrs	r3, r3, #16
 80099a4:	2210      	movs	r2, #16
 80099a6:	b2d9      	uxtb	r1, r3
 80099a8:	b909      	cbnz	r1, 80099ae <__lo0bits+0x32>
 80099aa:	3208      	adds	r2, #8
 80099ac:	0a1b      	lsrs	r3, r3, #8
 80099ae:	0719      	lsls	r1, r3, #28
 80099b0:	bf04      	itt	eq
 80099b2:	091b      	lsreq	r3, r3, #4
 80099b4:	3204      	addeq	r2, #4
 80099b6:	0799      	lsls	r1, r3, #30
 80099b8:	bf04      	itt	eq
 80099ba:	089b      	lsreq	r3, r3, #2
 80099bc:	3202      	addeq	r2, #2
 80099be:	07d9      	lsls	r1, r3, #31
 80099c0:	d403      	bmi.n	80099ca <__lo0bits+0x4e>
 80099c2:	085b      	lsrs	r3, r3, #1
 80099c4:	f102 0201 	add.w	r2, r2, #1
 80099c8:	d003      	beq.n	80099d2 <__lo0bits+0x56>
 80099ca:	6003      	str	r3, [r0, #0]
 80099cc:	e7e5      	b.n	800999a <__lo0bits+0x1e>
 80099ce:	2200      	movs	r2, #0
 80099d0:	e7e3      	b.n	800999a <__lo0bits+0x1e>
 80099d2:	2220      	movs	r2, #32
 80099d4:	e7e1      	b.n	800999a <__lo0bits+0x1e>
	...

080099d8 <__i2b>:
 80099d8:	b510      	push	{r4, lr}
 80099da:	460c      	mov	r4, r1
 80099dc:	2101      	movs	r1, #1
 80099de:	f7ff ff05 	bl	80097ec <_Balloc>
 80099e2:	4602      	mov	r2, r0
 80099e4:	b928      	cbnz	r0, 80099f2 <__i2b+0x1a>
 80099e6:	4b05      	ldr	r3, [pc, #20]	; (80099fc <__i2b+0x24>)
 80099e8:	4805      	ldr	r0, [pc, #20]	; (8009a00 <__i2b+0x28>)
 80099ea:	f240 1145 	movw	r1, #325	; 0x145
 80099ee:	f000 fca9 	bl	800a344 <__assert_func>
 80099f2:	2301      	movs	r3, #1
 80099f4:	6144      	str	r4, [r0, #20]
 80099f6:	6103      	str	r3, [r0, #16]
 80099f8:	bd10      	pop	{r4, pc}
 80099fa:	bf00      	nop
 80099fc:	0800b130 	.word	0x0800b130
 8009a00:	0800b141 	.word	0x0800b141

08009a04 <__multiply>:
 8009a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a08:	4691      	mov	r9, r2
 8009a0a:	690a      	ldr	r2, [r1, #16]
 8009a0c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009a10:	429a      	cmp	r2, r3
 8009a12:	bfb8      	it	lt
 8009a14:	460b      	movlt	r3, r1
 8009a16:	460c      	mov	r4, r1
 8009a18:	bfbc      	itt	lt
 8009a1a:	464c      	movlt	r4, r9
 8009a1c:	4699      	movlt	r9, r3
 8009a1e:	6927      	ldr	r7, [r4, #16]
 8009a20:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009a24:	68a3      	ldr	r3, [r4, #8]
 8009a26:	6861      	ldr	r1, [r4, #4]
 8009a28:	eb07 060a 	add.w	r6, r7, sl
 8009a2c:	42b3      	cmp	r3, r6
 8009a2e:	b085      	sub	sp, #20
 8009a30:	bfb8      	it	lt
 8009a32:	3101      	addlt	r1, #1
 8009a34:	f7ff feda 	bl	80097ec <_Balloc>
 8009a38:	b930      	cbnz	r0, 8009a48 <__multiply+0x44>
 8009a3a:	4602      	mov	r2, r0
 8009a3c:	4b44      	ldr	r3, [pc, #272]	; (8009b50 <__multiply+0x14c>)
 8009a3e:	4845      	ldr	r0, [pc, #276]	; (8009b54 <__multiply+0x150>)
 8009a40:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009a44:	f000 fc7e 	bl	800a344 <__assert_func>
 8009a48:	f100 0514 	add.w	r5, r0, #20
 8009a4c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009a50:	462b      	mov	r3, r5
 8009a52:	2200      	movs	r2, #0
 8009a54:	4543      	cmp	r3, r8
 8009a56:	d321      	bcc.n	8009a9c <__multiply+0x98>
 8009a58:	f104 0314 	add.w	r3, r4, #20
 8009a5c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009a60:	f109 0314 	add.w	r3, r9, #20
 8009a64:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009a68:	9202      	str	r2, [sp, #8]
 8009a6a:	1b3a      	subs	r2, r7, r4
 8009a6c:	3a15      	subs	r2, #21
 8009a6e:	f022 0203 	bic.w	r2, r2, #3
 8009a72:	3204      	adds	r2, #4
 8009a74:	f104 0115 	add.w	r1, r4, #21
 8009a78:	428f      	cmp	r7, r1
 8009a7a:	bf38      	it	cc
 8009a7c:	2204      	movcc	r2, #4
 8009a7e:	9201      	str	r2, [sp, #4]
 8009a80:	9a02      	ldr	r2, [sp, #8]
 8009a82:	9303      	str	r3, [sp, #12]
 8009a84:	429a      	cmp	r2, r3
 8009a86:	d80c      	bhi.n	8009aa2 <__multiply+0x9e>
 8009a88:	2e00      	cmp	r6, #0
 8009a8a:	dd03      	ble.n	8009a94 <__multiply+0x90>
 8009a8c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d05b      	beq.n	8009b4c <__multiply+0x148>
 8009a94:	6106      	str	r6, [r0, #16]
 8009a96:	b005      	add	sp, #20
 8009a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a9c:	f843 2b04 	str.w	r2, [r3], #4
 8009aa0:	e7d8      	b.n	8009a54 <__multiply+0x50>
 8009aa2:	f8b3 a000 	ldrh.w	sl, [r3]
 8009aa6:	f1ba 0f00 	cmp.w	sl, #0
 8009aaa:	d024      	beq.n	8009af6 <__multiply+0xf2>
 8009aac:	f104 0e14 	add.w	lr, r4, #20
 8009ab0:	46a9      	mov	r9, r5
 8009ab2:	f04f 0c00 	mov.w	ip, #0
 8009ab6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009aba:	f8d9 1000 	ldr.w	r1, [r9]
 8009abe:	fa1f fb82 	uxth.w	fp, r2
 8009ac2:	b289      	uxth	r1, r1
 8009ac4:	fb0a 110b 	mla	r1, sl, fp, r1
 8009ac8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009acc:	f8d9 2000 	ldr.w	r2, [r9]
 8009ad0:	4461      	add	r1, ip
 8009ad2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009ad6:	fb0a c20b 	mla	r2, sl, fp, ip
 8009ada:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009ade:	b289      	uxth	r1, r1
 8009ae0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009ae4:	4577      	cmp	r7, lr
 8009ae6:	f849 1b04 	str.w	r1, [r9], #4
 8009aea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009aee:	d8e2      	bhi.n	8009ab6 <__multiply+0xb2>
 8009af0:	9a01      	ldr	r2, [sp, #4]
 8009af2:	f845 c002 	str.w	ip, [r5, r2]
 8009af6:	9a03      	ldr	r2, [sp, #12]
 8009af8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009afc:	3304      	adds	r3, #4
 8009afe:	f1b9 0f00 	cmp.w	r9, #0
 8009b02:	d021      	beq.n	8009b48 <__multiply+0x144>
 8009b04:	6829      	ldr	r1, [r5, #0]
 8009b06:	f104 0c14 	add.w	ip, r4, #20
 8009b0a:	46ae      	mov	lr, r5
 8009b0c:	f04f 0a00 	mov.w	sl, #0
 8009b10:	f8bc b000 	ldrh.w	fp, [ip]
 8009b14:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009b18:	fb09 220b 	mla	r2, r9, fp, r2
 8009b1c:	4452      	add	r2, sl
 8009b1e:	b289      	uxth	r1, r1
 8009b20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009b24:	f84e 1b04 	str.w	r1, [lr], #4
 8009b28:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009b2c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009b30:	f8be 1000 	ldrh.w	r1, [lr]
 8009b34:	fb09 110a 	mla	r1, r9, sl, r1
 8009b38:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009b3c:	4567      	cmp	r7, ip
 8009b3e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009b42:	d8e5      	bhi.n	8009b10 <__multiply+0x10c>
 8009b44:	9a01      	ldr	r2, [sp, #4]
 8009b46:	50a9      	str	r1, [r5, r2]
 8009b48:	3504      	adds	r5, #4
 8009b4a:	e799      	b.n	8009a80 <__multiply+0x7c>
 8009b4c:	3e01      	subs	r6, #1
 8009b4e:	e79b      	b.n	8009a88 <__multiply+0x84>
 8009b50:	0800b130 	.word	0x0800b130
 8009b54:	0800b141 	.word	0x0800b141

08009b58 <__pow5mult>:
 8009b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b5c:	4615      	mov	r5, r2
 8009b5e:	f012 0203 	ands.w	r2, r2, #3
 8009b62:	4606      	mov	r6, r0
 8009b64:	460f      	mov	r7, r1
 8009b66:	d007      	beq.n	8009b78 <__pow5mult+0x20>
 8009b68:	4c25      	ldr	r4, [pc, #148]	; (8009c00 <__pow5mult+0xa8>)
 8009b6a:	3a01      	subs	r2, #1
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009b72:	f7ff fe9d 	bl	80098b0 <__multadd>
 8009b76:	4607      	mov	r7, r0
 8009b78:	10ad      	asrs	r5, r5, #2
 8009b7a:	d03d      	beq.n	8009bf8 <__pow5mult+0xa0>
 8009b7c:	69f4      	ldr	r4, [r6, #28]
 8009b7e:	b97c      	cbnz	r4, 8009ba0 <__pow5mult+0x48>
 8009b80:	2010      	movs	r0, #16
 8009b82:	f7ff fd7f 	bl	8009684 <malloc>
 8009b86:	4602      	mov	r2, r0
 8009b88:	61f0      	str	r0, [r6, #28]
 8009b8a:	b928      	cbnz	r0, 8009b98 <__pow5mult+0x40>
 8009b8c:	4b1d      	ldr	r3, [pc, #116]	; (8009c04 <__pow5mult+0xac>)
 8009b8e:	481e      	ldr	r0, [pc, #120]	; (8009c08 <__pow5mult+0xb0>)
 8009b90:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009b94:	f000 fbd6 	bl	800a344 <__assert_func>
 8009b98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b9c:	6004      	str	r4, [r0, #0]
 8009b9e:	60c4      	str	r4, [r0, #12]
 8009ba0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009ba4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009ba8:	b94c      	cbnz	r4, 8009bbe <__pow5mult+0x66>
 8009baa:	f240 2171 	movw	r1, #625	; 0x271
 8009bae:	4630      	mov	r0, r6
 8009bb0:	f7ff ff12 	bl	80099d8 <__i2b>
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	f8c8 0008 	str.w	r0, [r8, #8]
 8009bba:	4604      	mov	r4, r0
 8009bbc:	6003      	str	r3, [r0, #0]
 8009bbe:	f04f 0900 	mov.w	r9, #0
 8009bc2:	07eb      	lsls	r3, r5, #31
 8009bc4:	d50a      	bpl.n	8009bdc <__pow5mult+0x84>
 8009bc6:	4639      	mov	r1, r7
 8009bc8:	4622      	mov	r2, r4
 8009bca:	4630      	mov	r0, r6
 8009bcc:	f7ff ff1a 	bl	8009a04 <__multiply>
 8009bd0:	4639      	mov	r1, r7
 8009bd2:	4680      	mov	r8, r0
 8009bd4:	4630      	mov	r0, r6
 8009bd6:	f7ff fe49 	bl	800986c <_Bfree>
 8009bda:	4647      	mov	r7, r8
 8009bdc:	106d      	asrs	r5, r5, #1
 8009bde:	d00b      	beq.n	8009bf8 <__pow5mult+0xa0>
 8009be0:	6820      	ldr	r0, [r4, #0]
 8009be2:	b938      	cbnz	r0, 8009bf4 <__pow5mult+0x9c>
 8009be4:	4622      	mov	r2, r4
 8009be6:	4621      	mov	r1, r4
 8009be8:	4630      	mov	r0, r6
 8009bea:	f7ff ff0b 	bl	8009a04 <__multiply>
 8009bee:	6020      	str	r0, [r4, #0]
 8009bf0:	f8c0 9000 	str.w	r9, [r0]
 8009bf4:	4604      	mov	r4, r0
 8009bf6:	e7e4      	b.n	8009bc2 <__pow5mult+0x6a>
 8009bf8:	4638      	mov	r0, r7
 8009bfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bfe:	bf00      	nop
 8009c00:	0800b290 	.word	0x0800b290
 8009c04:	0800b0c1 	.word	0x0800b0c1
 8009c08:	0800b141 	.word	0x0800b141

08009c0c <__lshift>:
 8009c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c10:	460c      	mov	r4, r1
 8009c12:	6849      	ldr	r1, [r1, #4]
 8009c14:	6923      	ldr	r3, [r4, #16]
 8009c16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009c1a:	68a3      	ldr	r3, [r4, #8]
 8009c1c:	4607      	mov	r7, r0
 8009c1e:	4691      	mov	r9, r2
 8009c20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009c24:	f108 0601 	add.w	r6, r8, #1
 8009c28:	42b3      	cmp	r3, r6
 8009c2a:	db0b      	blt.n	8009c44 <__lshift+0x38>
 8009c2c:	4638      	mov	r0, r7
 8009c2e:	f7ff fddd 	bl	80097ec <_Balloc>
 8009c32:	4605      	mov	r5, r0
 8009c34:	b948      	cbnz	r0, 8009c4a <__lshift+0x3e>
 8009c36:	4602      	mov	r2, r0
 8009c38:	4b28      	ldr	r3, [pc, #160]	; (8009cdc <__lshift+0xd0>)
 8009c3a:	4829      	ldr	r0, [pc, #164]	; (8009ce0 <__lshift+0xd4>)
 8009c3c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009c40:	f000 fb80 	bl	800a344 <__assert_func>
 8009c44:	3101      	adds	r1, #1
 8009c46:	005b      	lsls	r3, r3, #1
 8009c48:	e7ee      	b.n	8009c28 <__lshift+0x1c>
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	f100 0114 	add.w	r1, r0, #20
 8009c50:	f100 0210 	add.w	r2, r0, #16
 8009c54:	4618      	mov	r0, r3
 8009c56:	4553      	cmp	r3, sl
 8009c58:	db33      	blt.n	8009cc2 <__lshift+0xb6>
 8009c5a:	6920      	ldr	r0, [r4, #16]
 8009c5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009c60:	f104 0314 	add.w	r3, r4, #20
 8009c64:	f019 091f 	ands.w	r9, r9, #31
 8009c68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009c6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009c70:	d02b      	beq.n	8009cca <__lshift+0xbe>
 8009c72:	f1c9 0e20 	rsb	lr, r9, #32
 8009c76:	468a      	mov	sl, r1
 8009c78:	2200      	movs	r2, #0
 8009c7a:	6818      	ldr	r0, [r3, #0]
 8009c7c:	fa00 f009 	lsl.w	r0, r0, r9
 8009c80:	4310      	orrs	r0, r2
 8009c82:	f84a 0b04 	str.w	r0, [sl], #4
 8009c86:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c8a:	459c      	cmp	ip, r3
 8009c8c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009c90:	d8f3      	bhi.n	8009c7a <__lshift+0x6e>
 8009c92:	ebac 0304 	sub.w	r3, ip, r4
 8009c96:	3b15      	subs	r3, #21
 8009c98:	f023 0303 	bic.w	r3, r3, #3
 8009c9c:	3304      	adds	r3, #4
 8009c9e:	f104 0015 	add.w	r0, r4, #21
 8009ca2:	4584      	cmp	ip, r0
 8009ca4:	bf38      	it	cc
 8009ca6:	2304      	movcc	r3, #4
 8009ca8:	50ca      	str	r2, [r1, r3]
 8009caa:	b10a      	cbz	r2, 8009cb0 <__lshift+0xa4>
 8009cac:	f108 0602 	add.w	r6, r8, #2
 8009cb0:	3e01      	subs	r6, #1
 8009cb2:	4638      	mov	r0, r7
 8009cb4:	612e      	str	r6, [r5, #16]
 8009cb6:	4621      	mov	r1, r4
 8009cb8:	f7ff fdd8 	bl	800986c <_Bfree>
 8009cbc:	4628      	mov	r0, r5
 8009cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cc2:	f842 0f04 	str.w	r0, [r2, #4]!
 8009cc6:	3301      	adds	r3, #1
 8009cc8:	e7c5      	b.n	8009c56 <__lshift+0x4a>
 8009cca:	3904      	subs	r1, #4
 8009ccc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cd0:	f841 2f04 	str.w	r2, [r1, #4]!
 8009cd4:	459c      	cmp	ip, r3
 8009cd6:	d8f9      	bhi.n	8009ccc <__lshift+0xc0>
 8009cd8:	e7ea      	b.n	8009cb0 <__lshift+0xa4>
 8009cda:	bf00      	nop
 8009cdc:	0800b130 	.word	0x0800b130
 8009ce0:	0800b141 	.word	0x0800b141

08009ce4 <__mcmp>:
 8009ce4:	b530      	push	{r4, r5, lr}
 8009ce6:	6902      	ldr	r2, [r0, #16]
 8009ce8:	690c      	ldr	r4, [r1, #16]
 8009cea:	1b12      	subs	r2, r2, r4
 8009cec:	d10e      	bne.n	8009d0c <__mcmp+0x28>
 8009cee:	f100 0314 	add.w	r3, r0, #20
 8009cf2:	3114      	adds	r1, #20
 8009cf4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009cf8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009cfc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009d00:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009d04:	42a5      	cmp	r5, r4
 8009d06:	d003      	beq.n	8009d10 <__mcmp+0x2c>
 8009d08:	d305      	bcc.n	8009d16 <__mcmp+0x32>
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	4610      	mov	r0, r2
 8009d0e:	bd30      	pop	{r4, r5, pc}
 8009d10:	4283      	cmp	r3, r0
 8009d12:	d3f3      	bcc.n	8009cfc <__mcmp+0x18>
 8009d14:	e7fa      	b.n	8009d0c <__mcmp+0x28>
 8009d16:	f04f 32ff 	mov.w	r2, #4294967295
 8009d1a:	e7f7      	b.n	8009d0c <__mcmp+0x28>

08009d1c <__mdiff>:
 8009d1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d20:	460c      	mov	r4, r1
 8009d22:	4606      	mov	r6, r0
 8009d24:	4611      	mov	r1, r2
 8009d26:	4620      	mov	r0, r4
 8009d28:	4690      	mov	r8, r2
 8009d2a:	f7ff ffdb 	bl	8009ce4 <__mcmp>
 8009d2e:	1e05      	subs	r5, r0, #0
 8009d30:	d110      	bne.n	8009d54 <__mdiff+0x38>
 8009d32:	4629      	mov	r1, r5
 8009d34:	4630      	mov	r0, r6
 8009d36:	f7ff fd59 	bl	80097ec <_Balloc>
 8009d3a:	b930      	cbnz	r0, 8009d4a <__mdiff+0x2e>
 8009d3c:	4b3a      	ldr	r3, [pc, #232]	; (8009e28 <__mdiff+0x10c>)
 8009d3e:	4602      	mov	r2, r0
 8009d40:	f240 2137 	movw	r1, #567	; 0x237
 8009d44:	4839      	ldr	r0, [pc, #228]	; (8009e2c <__mdiff+0x110>)
 8009d46:	f000 fafd 	bl	800a344 <__assert_func>
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009d50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d54:	bfa4      	itt	ge
 8009d56:	4643      	movge	r3, r8
 8009d58:	46a0      	movge	r8, r4
 8009d5a:	4630      	mov	r0, r6
 8009d5c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009d60:	bfa6      	itte	ge
 8009d62:	461c      	movge	r4, r3
 8009d64:	2500      	movge	r5, #0
 8009d66:	2501      	movlt	r5, #1
 8009d68:	f7ff fd40 	bl	80097ec <_Balloc>
 8009d6c:	b920      	cbnz	r0, 8009d78 <__mdiff+0x5c>
 8009d6e:	4b2e      	ldr	r3, [pc, #184]	; (8009e28 <__mdiff+0x10c>)
 8009d70:	4602      	mov	r2, r0
 8009d72:	f240 2145 	movw	r1, #581	; 0x245
 8009d76:	e7e5      	b.n	8009d44 <__mdiff+0x28>
 8009d78:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009d7c:	6926      	ldr	r6, [r4, #16]
 8009d7e:	60c5      	str	r5, [r0, #12]
 8009d80:	f104 0914 	add.w	r9, r4, #20
 8009d84:	f108 0514 	add.w	r5, r8, #20
 8009d88:	f100 0e14 	add.w	lr, r0, #20
 8009d8c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009d90:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009d94:	f108 0210 	add.w	r2, r8, #16
 8009d98:	46f2      	mov	sl, lr
 8009d9a:	2100      	movs	r1, #0
 8009d9c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009da0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009da4:	fa11 f88b 	uxtah	r8, r1, fp
 8009da8:	b299      	uxth	r1, r3
 8009daa:	0c1b      	lsrs	r3, r3, #16
 8009dac:	eba8 0801 	sub.w	r8, r8, r1
 8009db0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009db4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009db8:	fa1f f888 	uxth.w	r8, r8
 8009dbc:	1419      	asrs	r1, r3, #16
 8009dbe:	454e      	cmp	r6, r9
 8009dc0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009dc4:	f84a 3b04 	str.w	r3, [sl], #4
 8009dc8:	d8e8      	bhi.n	8009d9c <__mdiff+0x80>
 8009dca:	1b33      	subs	r3, r6, r4
 8009dcc:	3b15      	subs	r3, #21
 8009dce:	f023 0303 	bic.w	r3, r3, #3
 8009dd2:	3304      	adds	r3, #4
 8009dd4:	3415      	adds	r4, #21
 8009dd6:	42a6      	cmp	r6, r4
 8009dd8:	bf38      	it	cc
 8009dda:	2304      	movcc	r3, #4
 8009ddc:	441d      	add	r5, r3
 8009dde:	4473      	add	r3, lr
 8009de0:	469e      	mov	lr, r3
 8009de2:	462e      	mov	r6, r5
 8009de4:	4566      	cmp	r6, ip
 8009de6:	d30e      	bcc.n	8009e06 <__mdiff+0xea>
 8009de8:	f10c 0203 	add.w	r2, ip, #3
 8009dec:	1b52      	subs	r2, r2, r5
 8009dee:	f022 0203 	bic.w	r2, r2, #3
 8009df2:	3d03      	subs	r5, #3
 8009df4:	45ac      	cmp	ip, r5
 8009df6:	bf38      	it	cc
 8009df8:	2200      	movcc	r2, #0
 8009dfa:	4413      	add	r3, r2
 8009dfc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009e00:	b17a      	cbz	r2, 8009e22 <__mdiff+0x106>
 8009e02:	6107      	str	r7, [r0, #16]
 8009e04:	e7a4      	b.n	8009d50 <__mdiff+0x34>
 8009e06:	f856 8b04 	ldr.w	r8, [r6], #4
 8009e0a:	fa11 f288 	uxtah	r2, r1, r8
 8009e0e:	1414      	asrs	r4, r2, #16
 8009e10:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009e14:	b292      	uxth	r2, r2
 8009e16:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009e1a:	f84e 2b04 	str.w	r2, [lr], #4
 8009e1e:	1421      	asrs	r1, r4, #16
 8009e20:	e7e0      	b.n	8009de4 <__mdiff+0xc8>
 8009e22:	3f01      	subs	r7, #1
 8009e24:	e7ea      	b.n	8009dfc <__mdiff+0xe0>
 8009e26:	bf00      	nop
 8009e28:	0800b130 	.word	0x0800b130
 8009e2c:	0800b141 	.word	0x0800b141

08009e30 <__d2b>:
 8009e30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e34:	460f      	mov	r7, r1
 8009e36:	2101      	movs	r1, #1
 8009e38:	ec59 8b10 	vmov	r8, r9, d0
 8009e3c:	4616      	mov	r6, r2
 8009e3e:	f7ff fcd5 	bl	80097ec <_Balloc>
 8009e42:	4604      	mov	r4, r0
 8009e44:	b930      	cbnz	r0, 8009e54 <__d2b+0x24>
 8009e46:	4602      	mov	r2, r0
 8009e48:	4b24      	ldr	r3, [pc, #144]	; (8009edc <__d2b+0xac>)
 8009e4a:	4825      	ldr	r0, [pc, #148]	; (8009ee0 <__d2b+0xb0>)
 8009e4c:	f240 310f 	movw	r1, #783	; 0x30f
 8009e50:	f000 fa78 	bl	800a344 <__assert_func>
 8009e54:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009e58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e5c:	bb2d      	cbnz	r5, 8009eaa <__d2b+0x7a>
 8009e5e:	9301      	str	r3, [sp, #4]
 8009e60:	f1b8 0300 	subs.w	r3, r8, #0
 8009e64:	d026      	beq.n	8009eb4 <__d2b+0x84>
 8009e66:	4668      	mov	r0, sp
 8009e68:	9300      	str	r3, [sp, #0]
 8009e6a:	f7ff fd87 	bl	800997c <__lo0bits>
 8009e6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009e72:	b1e8      	cbz	r0, 8009eb0 <__d2b+0x80>
 8009e74:	f1c0 0320 	rsb	r3, r0, #32
 8009e78:	fa02 f303 	lsl.w	r3, r2, r3
 8009e7c:	430b      	orrs	r3, r1
 8009e7e:	40c2      	lsrs	r2, r0
 8009e80:	6163      	str	r3, [r4, #20]
 8009e82:	9201      	str	r2, [sp, #4]
 8009e84:	9b01      	ldr	r3, [sp, #4]
 8009e86:	61a3      	str	r3, [r4, #24]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	bf14      	ite	ne
 8009e8c:	2202      	movne	r2, #2
 8009e8e:	2201      	moveq	r2, #1
 8009e90:	6122      	str	r2, [r4, #16]
 8009e92:	b1bd      	cbz	r5, 8009ec4 <__d2b+0x94>
 8009e94:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009e98:	4405      	add	r5, r0
 8009e9a:	603d      	str	r5, [r7, #0]
 8009e9c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009ea0:	6030      	str	r0, [r6, #0]
 8009ea2:	4620      	mov	r0, r4
 8009ea4:	b003      	add	sp, #12
 8009ea6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009eaa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009eae:	e7d6      	b.n	8009e5e <__d2b+0x2e>
 8009eb0:	6161      	str	r1, [r4, #20]
 8009eb2:	e7e7      	b.n	8009e84 <__d2b+0x54>
 8009eb4:	a801      	add	r0, sp, #4
 8009eb6:	f7ff fd61 	bl	800997c <__lo0bits>
 8009eba:	9b01      	ldr	r3, [sp, #4]
 8009ebc:	6163      	str	r3, [r4, #20]
 8009ebe:	3020      	adds	r0, #32
 8009ec0:	2201      	movs	r2, #1
 8009ec2:	e7e5      	b.n	8009e90 <__d2b+0x60>
 8009ec4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009ec8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009ecc:	6038      	str	r0, [r7, #0]
 8009ece:	6918      	ldr	r0, [r3, #16]
 8009ed0:	f7ff fd34 	bl	800993c <__hi0bits>
 8009ed4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009ed8:	e7e2      	b.n	8009ea0 <__d2b+0x70>
 8009eda:	bf00      	nop
 8009edc:	0800b130 	.word	0x0800b130
 8009ee0:	0800b141 	.word	0x0800b141

08009ee4 <__ssputs_r>:
 8009ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ee8:	688e      	ldr	r6, [r1, #8]
 8009eea:	461f      	mov	r7, r3
 8009eec:	42be      	cmp	r6, r7
 8009eee:	680b      	ldr	r3, [r1, #0]
 8009ef0:	4682      	mov	sl, r0
 8009ef2:	460c      	mov	r4, r1
 8009ef4:	4690      	mov	r8, r2
 8009ef6:	d82c      	bhi.n	8009f52 <__ssputs_r+0x6e>
 8009ef8:	898a      	ldrh	r2, [r1, #12]
 8009efa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009efe:	d026      	beq.n	8009f4e <__ssputs_r+0x6a>
 8009f00:	6965      	ldr	r5, [r4, #20]
 8009f02:	6909      	ldr	r1, [r1, #16]
 8009f04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009f08:	eba3 0901 	sub.w	r9, r3, r1
 8009f0c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009f10:	1c7b      	adds	r3, r7, #1
 8009f12:	444b      	add	r3, r9
 8009f14:	106d      	asrs	r5, r5, #1
 8009f16:	429d      	cmp	r5, r3
 8009f18:	bf38      	it	cc
 8009f1a:	461d      	movcc	r5, r3
 8009f1c:	0553      	lsls	r3, r2, #21
 8009f1e:	d527      	bpl.n	8009f70 <__ssputs_r+0x8c>
 8009f20:	4629      	mov	r1, r5
 8009f22:	f7ff fbd7 	bl	80096d4 <_malloc_r>
 8009f26:	4606      	mov	r6, r0
 8009f28:	b360      	cbz	r0, 8009f84 <__ssputs_r+0xa0>
 8009f2a:	6921      	ldr	r1, [r4, #16]
 8009f2c:	464a      	mov	r2, r9
 8009f2e:	f7fe fcd2 	bl	80088d6 <memcpy>
 8009f32:	89a3      	ldrh	r3, [r4, #12]
 8009f34:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009f38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f3c:	81a3      	strh	r3, [r4, #12]
 8009f3e:	6126      	str	r6, [r4, #16]
 8009f40:	6165      	str	r5, [r4, #20]
 8009f42:	444e      	add	r6, r9
 8009f44:	eba5 0509 	sub.w	r5, r5, r9
 8009f48:	6026      	str	r6, [r4, #0]
 8009f4a:	60a5      	str	r5, [r4, #8]
 8009f4c:	463e      	mov	r6, r7
 8009f4e:	42be      	cmp	r6, r7
 8009f50:	d900      	bls.n	8009f54 <__ssputs_r+0x70>
 8009f52:	463e      	mov	r6, r7
 8009f54:	6820      	ldr	r0, [r4, #0]
 8009f56:	4632      	mov	r2, r6
 8009f58:	4641      	mov	r1, r8
 8009f5a:	f000 f9c9 	bl	800a2f0 <memmove>
 8009f5e:	68a3      	ldr	r3, [r4, #8]
 8009f60:	1b9b      	subs	r3, r3, r6
 8009f62:	60a3      	str	r3, [r4, #8]
 8009f64:	6823      	ldr	r3, [r4, #0]
 8009f66:	4433      	add	r3, r6
 8009f68:	6023      	str	r3, [r4, #0]
 8009f6a:	2000      	movs	r0, #0
 8009f6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f70:	462a      	mov	r2, r5
 8009f72:	f000 fa2d 	bl	800a3d0 <_realloc_r>
 8009f76:	4606      	mov	r6, r0
 8009f78:	2800      	cmp	r0, #0
 8009f7a:	d1e0      	bne.n	8009f3e <__ssputs_r+0x5a>
 8009f7c:	6921      	ldr	r1, [r4, #16]
 8009f7e:	4650      	mov	r0, sl
 8009f80:	f7ff fb34 	bl	80095ec <_free_r>
 8009f84:	230c      	movs	r3, #12
 8009f86:	f8ca 3000 	str.w	r3, [sl]
 8009f8a:	89a3      	ldrh	r3, [r4, #12]
 8009f8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f90:	81a3      	strh	r3, [r4, #12]
 8009f92:	f04f 30ff 	mov.w	r0, #4294967295
 8009f96:	e7e9      	b.n	8009f6c <__ssputs_r+0x88>

08009f98 <_svfiprintf_r>:
 8009f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f9c:	4698      	mov	r8, r3
 8009f9e:	898b      	ldrh	r3, [r1, #12]
 8009fa0:	061b      	lsls	r3, r3, #24
 8009fa2:	b09d      	sub	sp, #116	; 0x74
 8009fa4:	4607      	mov	r7, r0
 8009fa6:	460d      	mov	r5, r1
 8009fa8:	4614      	mov	r4, r2
 8009faa:	d50e      	bpl.n	8009fca <_svfiprintf_r+0x32>
 8009fac:	690b      	ldr	r3, [r1, #16]
 8009fae:	b963      	cbnz	r3, 8009fca <_svfiprintf_r+0x32>
 8009fb0:	2140      	movs	r1, #64	; 0x40
 8009fb2:	f7ff fb8f 	bl	80096d4 <_malloc_r>
 8009fb6:	6028      	str	r0, [r5, #0]
 8009fb8:	6128      	str	r0, [r5, #16]
 8009fba:	b920      	cbnz	r0, 8009fc6 <_svfiprintf_r+0x2e>
 8009fbc:	230c      	movs	r3, #12
 8009fbe:	603b      	str	r3, [r7, #0]
 8009fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fc4:	e0d0      	b.n	800a168 <_svfiprintf_r+0x1d0>
 8009fc6:	2340      	movs	r3, #64	; 0x40
 8009fc8:	616b      	str	r3, [r5, #20]
 8009fca:	2300      	movs	r3, #0
 8009fcc:	9309      	str	r3, [sp, #36]	; 0x24
 8009fce:	2320      	movs	r3, #32
 8009fd0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009fd4:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fd8:	2330      	movs	r3, #48	; 0x30
 8009fda:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a180 <_svfiprintf_r+0x1e8>
 8009fde:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009fe2:	f04f 0901 	mov.w	r9, #1
 8009fe6:	4623      	mov	r3, r4
 8009fe8:	469a      	mov	sl, r3
 8009fea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fee:	b10a      	cbz	r2, 8009ff4 <_svfiprintf_r+0x5c>
 8009ff0:	2a25      	cmp	r2, #37	; 0x25
 8009ff2:	d1f9      	bne.n	8009fe8 <_svfiprintf_r+0x50>
 8009ff4:	ebba 0b04 	subs.w	fp, sl, r4
 8009ff8:	d00b      	beq.n	800a012 <_svfiprintf_r+0x7a>
 8009ffa:	465b      	mov	r3, fp
 8009ffc:	4622      	mov	r2, r4
 8009ffe:	4629      	mov	r1, r5
 800a000:	4638      	mov	r0, r7
 800a002:	f7ff ff6f 	bl	8009ee4 <__ssputs_r>
 800a006:	3001      	adds	r0, #1
 800a008:	f000 80a9 	beq.w	800a15e <_svfiprintf_r+0x1c6>
 800a00c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a00e:	445a      	add	r2, fp
 800a010:	9209      	str	r2, [sp, #36]	; 0x24
 800a012:	f89a 3000 	ldrb.w	r3, [sl]
 800a016:	2b00      	cmp	r3, #0
 800a018:	f000 80a1 	beq.w	800a15e <_svfiprintf_r+0x1c6>
 800a01c:	2300      	movs	r3, #0
 800a01e:	f04f 32ff 	mov.w	r2, #4294967295
 800a022:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a026:	f10a 0a01 	add.w	sl, sl, #1
 800a02a:	9304      	str	r3, [sp, #16]
 800a02c:	9307      	str	r3, [sp, #28]
 800a02e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a032:	931a      	str	r3, [sp, #104]	; 0x68
 800a034:	4654      	mov	r4, sl
 800a036:	2205      	movs	r2, #5
 800a038:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a03c:	4850      	ldr	r0, [pc, #320]	; (800a180 <_svfiprintf_r+0x1e8>)
 800a03e:	f7f6 f8ef 	bl	8000220 <memchr>
 800a042:	9a04      	ldr	r2, [sp, #16]
 800a044:	b9d8      	cbnz	r0, 800a07e <_svfiprintf_r+0xe6>
 800a046:	06d0      	lsls	r0, r2, #27
 800a048:	bf44      	itt	mi
 800a04a:	2320      	movmi	r3, #32
 800a04c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a050:	0711      	lsls	r1, r2, #28
 800a052:	bf44      	itt	mi
 800a054:	232b      	movmi	r3, #43	; 0x2b
 800a056:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a05a:	f89a 3000 	ldrb.w	r3, [sl]
 800a05e:	2b2a      	cmp	r3, #42	; 0x2a
 800a060:	d015      	beq.n	800a08e <_svfiprintf_r+0xf6>
 800a062:	9a07      	ldr	r2, [sp, #28]
 800a064:	4654      	mov	r4, sl
 800a066:	2000      	movs	r0, #0
 800a068:	f04f 0c0a 	mov.w	ip, #10
 800a06c:	4621      	mov	r1, r4
 800a06e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a072:	3b30      	subs	r3, #48	; 0x30
 800a074:	2b09      	cmp	r3, #9
 800a076:	d94d      	bls.n	800a114 <_svfiprintf_r+0x17c>
 800a078:	b1b0      	cbz	r0, 800a0a8 <_svfiprintf_r+0x110>
 800a07a:	9207      	str	r2, [sp, #28]
 800a07c:	e014      	b.n	800a0a8 <_svfiprintf_r+0x110>
 800a07e:	eba0 0308 	sub.w	r3, r0, r8
 800a082:	fa09 f303 	lsl.w	r3, r9, r3
 800a086:	4313      	orrs	r3, r2
 800a088:	9304      	str	r3, [sp, #16]
 800a08a:	46a2      	mov	sl, r4
 800a08c:	e7d2      	b.n	800a034 <_svfiprintf_r+0x9c>
 800a08e:	9b03      	ldr	r3, [sp, #12]
 800a090:	1d19      	adds	r1, r3, #4
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	9103      	str	r1, [sp, #12]
 800a096:	2b00      	cmp	r3, #0
 800a098:	bfbb      	ittet	lt
 800a09a:	425b      	neglt	r3, r3
 800a09c:	f042 0202 	orrlt.w	r2, r2, #2
 800a0a0:	9307      	strge	r3, [sp, #28]
 800a0a2:	9307      	strlt	r3, [sp, #28]
 800a0a4:	bfb8      	it	lt
 800a0a6:	9204      	strlt	r2, [sp, #16]
 800a0a8:	7823      	ldrb	r3, [r4, #0]
 800a0aa:	2b2e      	cmp	r3, #46	; 0x2e
 800a0ac:	d10c      	bne.n	800a0c8 <_svfiprintf_r+0x130>
 800a0ae:	7863      	ldrb	r3, [r4, #1]
 800a0b0:	2b2a      	cmp	r3, #42	; 0x2a
 800a0b2:	d134      	bne.n	800a11e <_svfiprintf_r+0x186>
 800a0b4:	9b03      	ldr	r3, [sp, #12]
 800a0b6:	1d1a      	adds	r2, r3, #4
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	9203      	str	r2, [sp, #12]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	bfb8      	it	lt
 800a0c0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a0c4:	3402      	adds	r4, #2
 800a0c6:	9305      	str	r3, [sp, #20]
 800a0c8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a190 <_svfiprintf_r+0x1f8>
 800a0cc:	7821      	ldrb	r1, [r4, #0]
 800a0ce:	2203      	movs	r2, #3
 800a0d0:	4650      	mov	r0, sl
 800a0d2:	f7f6 f8a5 	bl	8000220 <memchr>
 800a0d6:	b138      	cbz	r0, 800a0e8 <_svfiprintf_r+0x150>
 800a0d8:	9b04      	ldr	r3, [sp, #16]
 800a0da:	eba0 000a 	sub.w	r0, r0, sl
 800a0de:	2240      	movs	r2, #64	; 0x40
 800a0e0:	4082      	lsls	r2, r0
 800a0e2:	4313      	orrs	r3, r2
 800a0e4:	3401      	adds	r4, #1
 800a0e6:	9304      	str	r3, [sp, #16]
 800a0e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0ec:	4825      	ldr	r0, [pc, #148]	; (800a184 <_svfiprintf_r+0x1ec>)
 800a0ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a0f2:	2206      	movs	r2, #6
 800a0f4:	f7f6 f894 	bl	8000220 <memchr>
 800a0f8:	2800      	cmp	r0, #0
 800a0fa:	d038      	beq.n	800a16e <_svfiprintf_r+0x1d6>
 800a0fc:	4b22      	ldr	r3, [pc, #136]	; (800a188 <_svfiprintf_r+0x1f0>)
 800a0fe:	bb1b      	cbnz	r3, 800a148 <_svfiprintf_r+0x1b0>
 800a100:	9b03      	ldr	r3, [sp, #12]
 800a102:	3307      	adds	r3, #7
 800a104:	f023 0307 	bic.w	r3, r3, #7
 800a108:	3308      	adds	r3, #8
 800a10a:	9303      	str	r3, [sp, #12]
 800a10c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a10e:	4433      	add	r3, r6
 800a110:	9309      	str	r3, [sp, #36]	; 0x24
 800a112:	e768      	b.n	8009fe6 <_svfiprintf_r+0x4e>
 800a114:	fb0c 3202 	mla	r2, ip, r2, r3
 800a118:	460c      	mov	r4, r1
 800a11a:	2001      	movs	r0, #1
 800a11c:	e7a6      	b.n	800a06c <_svfiprintf_r+0xd4>
 800a11e:	2300      	movs	r3, #0
 800a120:	3401      	adds	r4, #1
 800a122:	9305      	str	r3, [sp, #20]
 800a124:	4619      	mov	r1, r3
 800a126:	f04f 0c0a 	mov.w	ip, #10
 800a12a:	4620      	mov	r0, r4
 800a12c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a130:	3a30      	subs	r2, #48	; 0x30
 800a132:	2a09      	cmp	r2, #9
 800a134:	d903      	bls.n	800a13e <_svfiprintf_r+0x1a6>
 800a136:	2b00      	cmp	r3, #0
 800a138:	d0c6      	beq.n	800a0c8 <_svfiprintf_r+0x130>
 800a13a:	9105      	str	r1, [sp, #20]
 800a13c:	e7c4      	b.n	800a0c8 <_svfiprintf_r+0x130>
 800a13e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a142:	4604      	mov	r4, r0
 800a144:	2301      	movs	r3, #1
 800a146:	e7f0      	b.n	800a12a <_svfiprintf_r+0x192>
 800a148:	ab03      	add	r3, sp, #12
 800a14a:	9300      	str	r3, [sp, #0]
 800a14c:	462a      	mov	r2, r5
 800a14e:	4b0f      	ldr	r3, [pc, #60]	; (800a18c <_svfiprintf_r+0x1f4>)
 800a150:	a904      	add	r1, sp, #16
 800a152:	4638      	mov	r0, r7
 800a154:	f7fd fe54 	bl	8007e00 <_printf_float>
 800a158:	1c42      	adds	r2, r0, #1
 800a15a:	4606      	mov	r6, r0
 800a15c:	d1d6      	bne.n	800a10c <_svfiprintf_r+0x174>
 800a15e:	89ab      	ldrh	r3, [r5, #12]
 800a160:	065b      	lsls	r3, r3, #25
 800a162:	f53f af2d 	bmi.w	8009fc0 <_svfiprintf_r+0x28>
 800a166:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a168:	b01d      	add	sp, #116	; 0x74
 800a16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a16e:	ab03      	add	r3, sp, #12
 800a170:	9300      	str	r3, [sp, #0]
 800a172:	462a      	mov	r2, r5
 800a174:	4b05      	ldr	r3, [pc, #20]	; (800a18c <_svfiprintf_r+0x1f4>)
 800a176:	a904      	add	r1, sp, #16
 800a178:	4638      	mov	r0, r7
 800a17a:	f7fe f8e5 	bl	8008348 <_printf_i>
 800a17e:	e7eb      	b.n	800a158 <_svfiprintf_r+0x1c0>
 800a180:	0800b29c 	.word	0x0800b29c
 800a184:	0800b2a6 	.word	0x0800b2a6
 800a188:	08007e01 	.word	0x08007e01
 800a18c:	08009ee5 	.word	0x08009ee5
 800a190:	0800b2a2 	.word	0x0800b2a2

0800a194 <__sflush_r>:
 800a194:	898a      	ldrh	r2, [r1, #12]
 800a196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a19a:	4605      	mov	r5, r0
 800a19c:	0710      	lsls	r0, r2, #28
 800a19e:	460c      	mov	r4, r1
 800a1a0:	d458      	bmi.n	800a254 <__sflush_r+0xc0>
 800a1a2:	684b      	ldr	r3, [r1, #4]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	dc05      	bgt.n	800a1b4 <__sflush_r+0x20>
 800a1a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	dc02      	bgt.n	800a1b4 <__sflush_r+0x20>
 800a1ae:	2000      	movs	r0, #0
 800a1b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a1b6:	2e00      	cmp	r6, #0
 800a1b8:	d0f9      	beq.n	800a1ae <__sflush_r+0x1a>
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a1c0:	682f      	ldr	r7, [r5, #0]
 800a1c2:	6a21      	ldr	r1, [r4, #32]
 800a1c4:	602b      	str	r3, [r5, #0]
 800a1c6:	d032      	beq.n	800a22e <__sflush_r+0x9a>
 800a1c8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a1ca:	89a3      	ldrh	r3, [r4, #12]
 800a1cc:	075a      	lsls	r2, r3, #29
 800a1ce:	d505      	bpl.n	800a1dc <__sflush_r+0x48>
 800a1d0:	6863      	ldr	r3, [r4, #4]
 800a1d2:	1ac0      	subs	r0, r0, r3
 800a1d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a1d6:	b10b      	cbz	r3, 800a1dc <__sflush_r+0x48>
 800a1d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a1da:	1ac0      	subs	r0, r0, r3
 800a1dc:	2300      	movs	r3, #0
 800a1de:	4602      	mov	r2, r0
 800a1e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a1e2:	6a21      	ldr	r1, [r4, #32]
 800a1e4:	4628      	mov	r0, r5
 800a1e6:	47b0      	blx	r6
 800a1e8:	1c43      	adds	r3, r0, #1
 800a1ea:	89a3      	ldrh	r3, [r4, #12]
 800a1ec:	d106      	bne.n	800a1fc <__sflush_r+0x68>
 800a1ee:	6829      	ldr	r1, [r5, #0]
 800a1f0:	291d      	cmp	r1, #29
 800a1f2:	d82b      	bhi.n	800a24c <__sflush_r+0xb8>
 800a1f4:	4a29      	ldr	r2, [pc, #164]	; (800a29c <__sflush_r+0x108>)
 800a1f6:	410a      	asrs	r2, r1
 800a1f8:	07d6      	lsls	r6, r2, #31
 800a1fa:	d427      	bmi.n	800a24c <__sflush_r+0xb8>
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	6062      	str	r2, [r4, #4]
 800a200:	04d9      	lsls	r1, r3, #19
 800a202:	6922      	ldr	r2, [r4, #16]
 800a204:	6022      	str	r2, [r4, #0]
 800a206:	d504      	bpl.n	800a212 <__sflush_r+0x7e>
 800a208:	1c42      	adds	r2, r0, #1
 800a20a:	d101      	bne.n	800a210 <__sflush_r+0x7c>
 800a20c:	682b      	ldr	r3, [r5, #0]
 800a20e:	b903      	cbnz	r3, 800a212 <__sflush_r+0x7e>
 800a210:	6560      	str	r0, [r4, #84]	; 0x54
 800a212:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a214:	602f      	str	r7, [r5, #0]
 800a216:	2900      	cmp	r1, #0
 800a218:	d0c9      	beq.n	800a1ae <__sflush_r+0x1a>
 800a21a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a21e:	4299      	cmp	r1, r3
 800a220:	d002      	beq.n	800a228 <__sflush_r+0x94>
 800a222:	4628      	mov	r0, r5
 800a224:	f7ff f9e2 	bl	80095ec <_free_r>
 800a228:	2000      	movs	r0, #0
 800a22a:	6360      	str	r0, [r4, #52]	; 0x34
 800a22c:	e7c0      	b.n	800a1b0 <__sflush_r+0x1c>
 800a22e:	2301      	movs	r3, #1
 800a230:	4628      	mov	r0, r5
 800a232:	47b0      	blx	r6
 800a234:	1c41      	adds	r1, r0, #1
 800a236:	d1c8      	bne.n	800a1ca <__sflush_r+0x36>
 800a238:	682b      	ldr	r3, [r5, #0]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d0c5      	beq.n	800a1ca <__sflush_r+0x36>
 800a23e:	2b1d      	cmp	r3, #29
 800a240:	d001      	beq.n	800a246 <__sflush_r+0xb2>
 800a242:	2b16      	cmp	r3, #22
 800a244:	d101      	bne.n	800a24a <__sflush_r+0xb6>
 800a246:	602f      	str	r7, [r5, #0]
 800a248:	e7b1      	b.n	800a1ae <__sflush_r+0x1a>
 800a24a:	89a3      	ldrh	r3, [r4, #12]
 800a24c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a250:	81a3      	strh	r3, [r4, #12]
 800a252:	e7ad      	b.n	800a1b0 <__sflush_r+0x1c>
 800a254:	690f      	ldr	r7, [r1, #16]
 800a256:	2f00      	cmp	r7, #0
 800a258:	d0a9      	beq.n	800a1ae <__sflush_r+0x1a>
 800a25a:	0793      	lsls	r3, r2, #30
 800a25c:	680e      	ldr	r6, [r1, #0]
 800a25e:	bf08      	it	eq
 800a260:	694b      	ldreq	r3, [r1, #20]
 800a262:	600f      	str	r7, [r1, #0]
 800a264:	bf18      	it	ne
 800a266:	2300      	movne	r3, #0
 800a268:	eba6 0807 	sub.w	r8, r6, r7
 800a26c:	608b      	str	r3, [r1, #8]
 800a26e:	f1b8 0f00 	cmp.w	r8, #0
 800a272:	dd9c      	ble.n	800a1ae <__sflush_r+0x1a>
 800a274:	6a21      	ldr	r1, [r4, #32]
 800a276:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a278:	4643      	mov	r3, r8
 800a27a:	463a      	mov	r2, r7
 800a27c:	4628      	mov	r0, r5
 800a27e:	47b0      	blx	r6
 800a280:	2800      	cmp	r0, #0
 800a282:	dc06      	bgt.n	800a292 <__sflush_r+0xfe>
 800a284:	89a3      	ldrh	r3, [r4, #12]
 800a286:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a28a:	81a3      	strh	r3, [r4, #12]
 800a28c:	f04f 30ff 	mov.w	r0, #4294967295
 800a290:	e78e      	b.n	800a1b0 <__sflush_r+0x1c>
 800a292:	4407      	add	r7, r0
 800a294:	eba8 0800 	sub.w	r8, r8, r0
 800a298:	e7e9      	b.n	800a26e <__sflush_r+0xda>
 800a29a:	bf00      	nop
 800a29c:	dfbffffe 	.word	0xdfbffffe

0800a2a0 <_fflush_r>:
 800a2a0:	b538      	push	{r3, r4, r5, lr}
 800a2a2:	690b      	ldr	r3, [r1, #16]
 800a2a4:	4605      	mov	r5, r0
 800a2a6:	460c      	mov	r4, r1
 800a2a8:	b913      	cbnz	r3, 800a2b0 <_fflush_r+0x10>
 800a2aa:	2500      	movs	r5, #0
 800a2ac:	4628      	mov	r0, r5
 800a2ae:	bd38      	pop	{r3, r4, r5, pc}
 800a2b0:	b118      	cbz	r0, 800a2ba <_fflush_r+0x1a>
 800a2b2:	6a03      	ldr	r3, [r0, #32]
 800a2b4:	b90b      	cbnz	r3, 800a2ba <_fflush_r+0x1a>
 800a2b6:	f7fe f9f5 	bl	80086a4 <__sinit>
 800a2ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d0f3      	beq.n	800a2aa <_fflush_r+0xa>
 800a2c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a2c4:	07d0      	lsls	r0, r2, #31
 800a2c6:	d404      	bmi.n	800a2d2 <_fflush_r+0x32>
 800a2c8:	0599      	lsls	r1, r3, #22
 800a2ca:	d402      	bmi.n	800a2d2 <_fflush_r+0x32>
 800a2cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a2ce:	f7fe fb00 	bl	80088d2 <__retarget_lock_acquire_recursive>
 800a2d2:	4628      	mov	r0, r5
 800a2d4:	4621      	mov	r1, r4
 800a2d6:	f7ff ff5d 	bl	800a194 <__sflush_r>
 800a2da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a2dc:	07da      	lsls	r2, r3, #31
 800a2de:	4605      	mov	r5, r0
 800a2e0:	d4e4      	bmi.n	800a2ac <_fflush_r+0xc>
 800a2e2:	89a3      	ldrh	r3, [r4, #12]
 800a2e4:	059b      	lsls	r3, r3, #22
 800a2e6:	d4e1      	bmi.n	800a2ac <_fflush_r+0xc>
 800a2e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a2ea:	f7fe faf3 	bl	80088d4 <__retarget_lock_release_recursive>
 800a2ee:	e7dd      	b.n	800a2ac <_fflush_r+0xc>

0800a2f0 <memmove>:
 800a2f0:	4288      	cmp	r0, r1
 800a2f2:	b510      	push	{r4, lr}
 800a2f4:	eb01 0402 	add.w	r4, r1, r2
 800a2f8:	d902      	bls.n	800a300 <memmove+0x10>
 800a2fa:	4284      	cmp	r4, r0
 800a2fc:	4623      	mov	r3, r4
 800a2fe:	d807      	bhi.n	800a310 <memmove+0x20>
 800a300:	1e43      	subs	r3, r0, #1
 800a302:	42a1      	cmp	r1, r4
 800a304:	d008      	beq.n	800a318 <memmove+0x28>
 800a306:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a30a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a30e:	e7f8      	b.n	800a302 <memmove+0x12>
 800a310:	4402      	add	r2, r0
 800a312:	4601      	mov	r1, r0
 800a314:	428a      	cmp	r2, r1
 800a316:	d100      	bne.n	800a31a <memmove+0x2a>
 800a318:	bd10      	pop	{r4, pc}
 800a31a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a31e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a322:	e7f7      	b.n	800a314 <memmove+0x24>

0800a324 <_sbrk_r>:
 800a324:	b538      	push	{r3, r4, r5, lr}
 800a326:	4d06      	ldr	r5, [pc, #24]	; (800a340 <_sbrk_r+0x1c>)
 800a328:	2300      	movs	r3, #0
 800a32a:	4604      	mov	r4, r0
 800a32c:	4608      	mov	r0, r1
 800a32e:	602b      	str	r3, [r5, #0]
 800a330:	f7f8 f8e6 	bl	8002500 <_sbrk>
 800a334:	1c43      	adds	r3, r0, #1
 800a336:	d102      	bne.n	800a33e <_sbrk_r+0x1a>
 800a338:	682b      	ldr	r3, [r5, #0]
 800a33a:	b103      	cbz	r3, 800a33e <_sbrk_r+0x1a>
 800a33c:	6023      	str	r3, [r4, #0]
 800a33e:	bd38      	pop	{r3, r4, r5, pc}
 800a340:	2000056c 	.word	0x2000056c

0800a344 <__assert_func>:
 800a344:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a346:	4614      	mov	r4, r2
 800a348:	461a      	mov	r2, r3
 800a34a:	4b09      	ldr	r3, [pc, #36]	; (800a370 <__assert_func+0x2c>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	4605      	mov	r5, r0
 800a350:	68d8      	ldr	r0, [r3, #12]
 800a352:	b14c      	cbz	r4, 800a368 <__assert_func+0x24>
 800a354:	4b07      	ldr	r3, [pc, #28]	; (800a374 <__assert_func+0x30>)
 800a356:	9100      	str	r1, [sp, #0]
 800a358:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a35c:	4906      	ldr	r1, [pc, #24]	; (800a378 <__assert_func+0x34>)
 800a35e:	462b      	mov	r3, r5
 800a360:	f000 f872 	bl	800a448 <fiprintf>
 800a364:	f000 f882 	bl	800a46c <abort>
 800a368:	4b04      	ldr	r3, [pc, #16]	; (800a37c <__assert_func+0x38>)
 800a36a:	461c      	mov	r4, r3
 800a36c:	e7f3      	b.n	800a356 <__assert_func+0x12>
 800a36e:	bf00      	nop
 800a370:	20000064 	.word	0x20000064
 800a374:	0800b2b7 	.word	0x0800b2b7
 800a378:	0800b2c4 	.word	0x0800b2c4
 800a37c:	0800b2f2 	.word	0x0800b2f2

0800a380 <_calloc_r>:
 800a380:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a382:	fba1 2402 	umull	r2, r4, r1, r2
 800a386:	b94c      	cbnz	r4, 800a39c <_calloc_r+0x1c>
 800a388:	4611      	mov	r1, r2
 800a38a:	9201      	str	r2, [sp, #4]
 800a38c:	f7ff f9a2 	bl	80096d4 <_malloc_r>
 800a390:	9a01      	ldr	r2, [sp, #4]
 800a392:	4605      	mov	r5, r0
 800a394:	b930      	cbnz	r0, 800a3a4 <_calloc_r+0x24>
 800a396:	4628      	mov	r0, r5
 800a398:	b003      	add	sp, #12
 800a39a:	bd30      	pop	{r4, r5, pc}
 800a39c:	220c      	movs	r2, #12
 800a39e:	6002      	str	r2, [r0, #0]
 800a3a0:	2500      	movs	r5, #0
 800a3a2:	e7f8      	b.n	800a396 <_calloc_r+0x16>
 800a3a4:	4621      	mov	r1, r4
 800a3a6:	f7fe fa16 	bl	80087d6 <memset>
 800a3aa:	e7f4      	b.n	800a396 <_calloc_r+0x16>

0800a3ac <__ascii_mbtowc>:
 800a3ac:	b082      	sub	sp, #8
 800a3ae:	b901      	cbnz	r1, 800a3b2 <__ascii_mbtowc+0x6>
 800a3b0:	a901      	add	r1, sp, #4
 800a3b2:	b142      	cbz	r2, 800a3c6 <__ascii_mbtowc+0x1a>
 800a3b4:	b14b      	cbz	r3, 800a3ca <__ascii_mbtowc+0x1e>
 800a3b6:	7813      	ldrb	r3, [r2, #0]
 800a3b8:	600b      	str	r3, [r1, #0]
 800a3ba:	7812      	ldrb	r2, [r2, #0]
 800a3bc:	1e10      	subs	r0, r2, #0
 800a3be:	bf18      	it	ne
 800a3c0:	2001      	movne	r0, #1
 800a3c2:	b002      	add	sp, #8
 800a3c4:	4770      	bx	lr
 800a3c6:	4610      	mov	r0, r2
 800a3c8:	e7fb      	b.n	800a3c2 <__ascii_mbtowc+0x16>
 800a3ca:	f06f 0001 	mvn.w	r0, #1
 800a3ce:	e7f8      	b.n	800a3c2 <__ascii_mbtowc+0x16>

0800a3d0 <_realloc_r>:
 800a3d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3d4:	4680      	mov	r8, r0
 800a3d6:	4614      	mov	r4, r2
 800a3d8:	460e      	mov	r6, r1
 800a3da:	b921      	cbnz	r1, 800a3e6 <_realloc_r+0x16>
 800a3dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3e0:	4611      	mov	r1, r2
 800a3e2:	f7ff b977 	b.w	80096d4 <_malloc_r>
 800a3e6:	b92a      	cbnz	r2, 800a3f4 <_realloc_r+0x24>
 800a3e8:	f7ff f900 	bl	80095ec <_free_r>
 800a3ec:	4625      	mov	r5, r4
 800a3ee:	4628      	mov	r0, r5
 800a3f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3f4:	f000 f841 	bl	800a47a <_malloc_usable_size_r>
 800a3f8:	4284      	cmp	r4, r0
 800a3fa:	4607      	mov	r7, r0
 800a3fc:	d802      	bhi.n	800a404 <_realloc_r+0x34>
 800a3fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a402:	d812      	bhi.n	800a42a <_realloc_r+0x5a>
 800a404:	4621      	mov	r1, r4
 800a406:	4640      	mov	r0, r8
 800a408:	f7ff f964 	bl	80096d4 <_malloc_r>
 800a40c:	4605      	mov	r5, r0
 800a40e:	2800      	cmp	r0, #0
 800a410:	d0ed      	beq.n	800a3ee <_realloc_r+0x1e>
 800a412:	42bc      	cmp	r4, r7
 800a414:	4622      	mov	r2, r4
 800a416:	4631      	mov	r1, r6
 800a418:	bf28      	it	cs
 800a41a:	463a      	movcs	r2, r7
 800a41c:	f7fe fa5b 	bl	80088d6 <memcpy>
 800a420:	4631      	mov	r1, r6
 800a422:	4640      	mov	r0, r8
 800a424:	f7ff f8e2 	bl	80095ec <_free_r>
 800a428:	e7e1      	b.n	800a3ee <_realloc_r+0x1e>
 800a42a:	4635      	mov	r5, r6
 800a42c:	e7df      	b.n	800a3ee <_realloc_r+0x1e>

0800a42e <__ascii_wctomb>:
 800a42e:	b149      	cbz	r1, 800a444 <__ascii_wctomb+0x16>
 800a430:	2aff      	cmp	r2, #255	; 0xff
 800a432:	bf85      	ittet	hi
 800a434:	238a      	movhi	r3, #138	; 0x8a
 800a436:	6003      	strhi	r3, [r0, #0]
 800a438:	700a      	strbls	r2, [r1, #0]
 800a43a:	f04f 30ff 	movhi.w	r0, #4294967295
 800a43e:	bf98      	it	ls
 800a440:	2001      	movls	r0, #1
 800a442:	4770      	bx	lr
 800a444:	4608      	mov	r0, r1
 800a446:	4770      	bx	lr

0800a448 <fiprintf>:
 800a448:	b40e      	push	{r1, r2, r3}
 800a44a:	b503      	push	{r0, r1, lr}
 800a44c:	4601      	mov	r1, r0
 800a44e:	ab03      	add	r3, sp, #12
 800a450:	4805      	ldr	r0, [pc, #20]	; (800a468 <fiprintf+0x20>)
 800a452:	f853 2b04 	ldr.w	r2, [r3], #4
 800a456:	6800      	ldr	r0, [r0, #0]
 800a458:	9301      	str	r3, [sp, #4]
 800a45a:	f000 f83f 	bl	800a4dc <_vfiprintf_r>
 800a45e:	b002      	add	sp, #8
 800a460:	f85d eb04 	ldr.w	lr, [sp], #4
 800a464:	b003      	add	sp, #12
 800a466:	4770      	bx	lr
 800a468:	20000064 	.word	0x20000064

0800a46c <abort>:
 800a46c:	b508      	push	{r3, lr}
 800a46e:	2006      	movs	r0, #6
 800a470:	f000 fa0c 	bl	800a88c <raise>
 800a474:	2001      	movs	r0, #1
 800a476:	f7f7 ffcb 	bl	8002410 <_exit>

0800a47a <_malloc_usable_size_r>:
 800a47a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a47e:	1f18      	subs	r0, r3, #4
 800a480:	2b00      	cmp	r3, #0
 800a482:	bfbc      	itt	lt
 800a484:	580b      	ldrlt	r3, [r1, r0]
 800a486:	18c0      	addlt	r0, r0, r3
 800a488:	4770      	bx	lr

0800a48a <__sfputc_r>:
 800a48a:	6893      	ldr	r3, [r2, #8]
 800a48c:	3b01      	subs	r3, #1
 800a48e:	2b00      	cmp	r3, #0
 800a490:	b410      	push	{r4}
 800a492:	6093      	str	r3, [r2, #8]
 800a494:	da08      	bge.n	800a4a8 <__sfputc_r+0x1e>
 800a496:	6994      	ldr	r4, [r2, #24]
 800a498:	42a3      	cmp	r3, r4
 800a49a:	db01      	blt.n	800a4a0 <__sfputc_r+0x16>
 800a49c:	290a      	cmp	r1, #10
 800a49e:	d103      	bne.n	800a4a8 <__sfputc_r+0x1e>
 800a4a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4a4:	f000 b934 	b.w	800a710 <__swbuf_r>
 800a4a8:	6813      	ldr	r3, [r2, #0]
 800a4aa:	1c58      	adds	r0, r3, #1
 800a4ac:	6010      	str	r0, [r2, #0]
 800a4ae:	7019      	strb	r1, [r3, #0]
 800a4b0:	4608      	mov	r0, r1
 800a4b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4b6:	4770      	bx	lr

0800a4b8 <__sfputs_r>:
 800a4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4ba:	4606      	mov	r6, r0
 800a4bc:	460f      	mov	r7, r1
 800a4be:	4614      	mov	r4, r2
 800a4c0:	18d5      	adds	r5, r2, r3
 800a4c2:	42ac      	cmp	r4, r5
 800a4c4:	d101      	bne.n	800a4ca <__sfputs_r+0x12>
 800a4c6:	2000      	movs	r0, #0
 800a4c8:	e007      	b.n	800a4da <__sfputs_r+0x22>
 800a4ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4ce:	463a      	mov	r2, r7
 800a4d0:	4630      	mov	r0, r6
 800a4d2:	f7ff ffda 	bl	800a48a <__sfputc_r>
 800a4d6:	1c43      	adds	r3, r0, #1
 800a4d8:	d1f3      	bne.n	800a4c2 <__sfputs_r+0xa>
 800a4da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a4dc <_vfiprintf_r>:
 800a4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e0:	460d      	mov	r5, r1
 800a4e2:	b09d      	sub	sp, #116	; 0x74
 800a4e4:	4614      	mov	r4, r2
 800a4e6:	4698      	mov	r8, r3
 800a4e8:	4606      	mov	r6, r0
 800a4ea:	b118      	cbz	r0, 800a4f4 <_vfiprintf_r+0x18>
 800a4ec:	6a03      	ldr	r3, [r0, #32]
 800a4ee:	b90b      	cbnz	r3, 800a4f4 <_vfiprintf_r+0x18>
 800a4f0:	f7fe f8d8 	bl	80086a4 <__sinit>
 800a4f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4f6:	07d9      	lsls	r1, r3, #31
 800a4f8:	d405      	bmi.n	800a506 <_vfiprintf_r+0x2a>
 800a4fa:	89ab      	ldrh	r3, [r5, #12]
 800a4fc:	059a      	lsls	r2, r3, #22
 800a4fe:	d402      	bmi.n	800a506 <_vfiprintf_r+0x2a>
 800a500:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a502:	f7fe f9e6 	bl	80088d2 <__retarget_lock_acquire_recursive>
 800a506:	89ab      	ldrh	r3, [r5, #12]
 800a508:	071b      	lsls	r3, r3, #28
 800a50a:	d501      	bpl.n	800a510 <_vfiprintf_r+0x34>
 800a50c:	692b      	ldr	r3, [r5, #16]
 800a50e:	b99b      	cbnz	r3, 800a538 <_vfiprintf_r+0x5c>
 800a510:	4629      	mov	r1, r5
 800a512:	4630      	mov	r0, r6
 800a514:	f000 f93a 	bl	800a78c <__swsetup_r>
 800a518:	b170      	cbz	r0, 800a538 <_vfiprintf_r+0x5c>
 800a51a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a51c:	07dc      	lsls	r4, r3, #31
 800a51e:	d504      	bpl.n	800a52a <_vfiprintf_r+0x4e>
 800a520:	f04f 30ff 	mov.w	r0, #4294967295
 800a524:	b01d      	add	sp, #116	; 0x74
 800a526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a52a:	89ab      	ldrh	r3, [r5, #12]
 800a52c:	0598      	lsls	r0, r3, #22
 800a52e:	d4f7      	bmi.n	800a520 <_vfiprintf_r+0x44>
 800a530:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a532:	f7fe f9cf 	bl	80088d4 <__retarget_lock_release_recursive>
 800a536:	e7f3      	b.n	800a520 <_vfiprintf_r+0x44>
 800a538:	2300      	movs	r3, #0
 800a53a:	9309      	str	r3, [sp, #36]	; 0x24
 800a53c:	2320      	movs	r3, #32
 800a53e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a542:	f8cd 800c 	str.w	r8, [sp, #12]
 800a546:	2330      	movs	r3, #48	; 0x30
 800a548:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a6fc <_vfiprintf_r+0x220>
 800a54c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a550:	f04f 0901 	mov.w	r9, #1
 800a554:	4623      	mov	r3, r4
 800a556:	469a      	mov	sl, r3
 800a558:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a55c:	b10a      	cbz	r2, 800a562 <_vfiprintf_r+0x86>
 800a55e:	2a25      	cmp	r2, #37	; 0x25
 800a560:	d1f9      	bne.n	800a556 <_vfiprintf_r+0x7a>
 800a562:	ebba 0b04 	subs.w	fp, sl, r4
 800a566:	d00b      	beq.n	800a580 <_vfiprintf_r+0xa4>
 800a568:	465b      	mov	r3, fp
 800a56a:	4622      	mov	r2, r4
 800a56c:	4629      	mov	r1, r5
 800a56e:	4630      	mov	r0, r6
 800a570:	f7ff ffa2 	bl	800a4b8 <__sfputs_r>
 800a574:	3001      	adds	r0, #1
 800a576:	f000 80a9 	beq.w	800a6cc <_vfiprintf_r+0x1f0>
 800a57a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a57c:	445a      	add	r2, fp
 800a57e:	9209      	str	r2, [sp, #36]	; 0x24
 800a580:	f89a 3000 	ldrb.w	r3, [sl]
 800a584:	2b00      	cmp	r3, #0
 800a586:	f000 80a1 	beq.w	800a6cc <_vfiprintf_r+0x1f0>
 800a58a:	2300      	movs	r3, #0
 800a58c:	f04f 32ff 	mov.w	r2, #4294967295
 800a590:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a594:	f10a 0a01 	add.w	sl, sl, #1
 800a598:	9304      	str	r3, [sp, #16]
 800a59a:	9307      	str	r3, [sp, #28]
 800a59c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a5a0:	931a      	str	r3, [sp, #104]	; 0x68
 800a5a2:	4654      	mov	r4, sl
 800a5a4:	2205      	movs	r2, #5
 800a5a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5aa:	4854      	ldr	r0, [pc, #336]	; (800a6fc <_vfiprintf_r+0x220>)
 800a5ac:	f7f5 fe38 	bl	8000220 <memchr>
 800a5b0:	9a04      	ldr	r2, [sp, #16]
 800a5b2:	b9d8      	cbnz	r0, 800a5ec <_vfiprintf_r+0x110>
 800a5b4:	06d1      	lsls	r1, r2, #27
 800a5b6:	bf44      	itt	mi
 800a5b8:	2320      	movmi	r3, #32
 800a5ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5be:	0713      	lsls	r3, r2, #28
 800a5c0:	bf44      	itt	mi
 800a5c2:	232b      	movmi	r3, #43	; 0x2b
 800a5c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5c8:	f89a 3000 	ldrb.w	r3, [sl]
 800a5cc:	2b2a      	cmp	r3, #42	; 0x2a
 800a5ce:	d015      	beq.n	800a5fc <_vfiprintf_r+0x120>
 800a5d0:	9a07      	ldr	r2, [sp, #28]
 800a5d2:	4654      	mov	r4, sl
 800a5d4:	2000      	movs	r0, #0
 800a5d6:	f04f 0c0a 	mov.w	ip, #10
 800a5da:	4621      	mov	r1, r4
 800a5dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5e0:	3b30      	subs	r3, #48	; 0x30
 800a5e2:	2b09      	cmp	r3, #9
 800a5e4:	d94d      	bls.n	800a682 <_vfiprintf_r+0x1a6>
 800a5e6:	b1b0      	cbz	r0, 800a616 <_vfiprintf_r+0x13a>
 800a5e8:	9207      	str	r2, [sp, #28]
 800a5ea:	e014      	b.n	800a616 <_vfiprintf_r+0x13a>
 800a5ec:	eba0 0308 	sub.w	r3, r0, r8
 800a5f0:	fa09 f303 	lsl.w	r3, r9, r3
 800a5f4:	4313      	orrs	r3, r2
 800a5f6:	9304      	str	r3, [sp, #16]
 800a5f8:	46a2      	mov	sl, r4
 800a5fa:	e7d2      	b.n	800a5a2 <_vfiprintf_r+0xc6>
 800a5fc:	9b03      	ldr	r3, [sp, #12]
 800a5fe:	1d19      	adds	r1, r3, #4
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	9103      	str	r1, [sp, #12]
 800a604:	2b00      	cmp	r3, #0
 800a606:	bfbb      	ittet	lt
 800a608:	425b      	neglt	r3, r3
 800a60a:	f042 0202 	orrlt.w	r2, r2, #2
 800a60e:	9307      	strge	r3, [sp, #28]
 800a610:	9307      	strlt	r3, [sp, #28]
 800a612:	bfb8      	it	lt
 800a614:	9204      	strlt	r2, [sp, #16]
 800a616:	7823      	ldrb	r3, [r4, #0]
 800a618:	2b2e      	cmp	r3, #46	; 0x2e
 800a61a:	d10c      	bne.n	800a636 <_vfiprintf_r+0x15a>
 800a61c:	7863      	ldrb	r3, [r4, #1]
 800a61e:	2b2a      	cmp	r3, #42	; 0x2a
 800a620:	d134      	bne.n	800a68c <_vfiprintf_r+0x1b0>
 800a622:	9b03      	ldr	r3, [sp, #12]
 800a624:	1d1a      	adds	r2, r3, #4
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	9203      	str	r2, [sp, #12]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	bfb8      	it	lt
 800a62e:	f04f 33ff 	movlt.w	r3, #4294967295
 800a632:	3402      	adds	r4, #2
 800a634:	9305      	str	r3, [sp, #20]
 800a636:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a70c <_vfiprintf_r+0x230>
 800a63a:	7821      	ldrb	r1, [r4, #0]
 800a63c:	2203      	movs	r2, #3
 800a63e:	4650      	mov	r0, sl
 800a640:	f7f5 fdee 	bl	8000220 <memchr>
 800a644:	b138      	cbz	r0, 800a656 <_vfiprintf_r+0x17a>
 800a646:	9b04      	ldr	r3, [sp, #16]
 800a648:	eba0 000a 	sub.w	r0, r0, sl
 800a64c:	2240      	movs	r2, #64	; 0x40
 800a64e:	4082      	lsls	r2, r0
 800a650:	4313      	orrs	r3, r2
 800a652:	3401      	adds	r4, #1
 800a654:	9304      	str	r3, [sp, #16]
 800a656:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a65a:	4829      	ldr	r0, [pc, #164]	; (800a700 <_vfiprintf_r+0x224>)
 800a65c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a660:	2206      	movs	r2, #6
 800a662:	f7f5 fddd 	bl	8000220 <memchr>
 800a666:	2800      	cmp	r0, #0
 800a668:	d03f      	beq.n	800a6ea <_vfiprintf_r+0x20e>
 800a66a:	4b26      	ldr	r3, [pc, #152]	; (800a704 <_vfiprintf_r+0x228>)
 800a66c:	bb1b      	cbnz	r3, 800a6b6 <_vfiprintf_r+0x1da>
 800a66e:	9b03      	ldr	r3, [sp, #12]
 800a670:	3307      	adds	r3, #7
 800a672:	f023 0307 	bic.w	r3, r3, #7
 800a676:	3308      	adds	r3, #8
 800a678:	9303      	str	r3, [sp, #12]
 800a67a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a67c:	443b      	add	r3, r7
 800a67e:	9309      	str	r3, [sp, #36]	; 0x24
 800a680:	e768      	b.n	800a554 <_vfiprintf_r+0x78>
 800a682:	fb0c 3202 	mla	r2, ip, r2, r3
 800a686:	460c      	mov	r4, r1
 800a688:	2001      	movs	r0, #1
 800a68a:	e7a6      	b.n	800a5da <_vfiprintf_r+0xfe>
 800a68c:	2300      	movs	r3, #0
 800a68e:	3401      	adds	r4, #1
 800a690:	9305      	str	r3, [sp, #20]
 800a692:	4619      	mov	r1, r3
 800a694:	f04f 0c0a 	mov.w	ip, #10
 800a698:	4620      	mov	r0, r4
 800a69a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a69e:	3a30      	subs	r2, #48	; 0x30
 800a6a0:	2a09      	cmp	r2, #9
 800a6a2:	d903      	bls.n	800a6ac <_vfiprintf_r+0x1d0>
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d0c6      	beq.n	800a636 <_vfiprintf_r+0x15a>
 800a6a8:	9105      	str	r1, [sp, #20]
 800a6aa:	e7c4      	b.n	800a636 <_vfiprintf_r+0x15a>
 800a6ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6b0:	4604      	mov	r4, r0
 800a6b2:	2301      	movs	r3, #1
 800a6b4:	e7f0      	b.n	800a698 <_vfiprintf_r+0x1bc>
 800a6b6:	ab03      	add	r3, sp, #12
 800a6b8:	9300      	str	r3, [sp, #0]
 800a6ba:	462a      	mov	r2, r5
 800a6bc:	4b12      	ldr	r3, [pc, #72]	; (800a708 <_vfiprintf_r+0x22c>)
 800a6be:	a904      	add	r1, sp, #16
 800a6c0:	4630      	mov	r0, r6
 800a6c2:	f7fd fb9d 	bl	8007e00 <_printf_float>
 800a6c6:	4607      	mov	r7, r0
 800a6c8:	1c78      	adds	r0, r7, #1
 800a6ca:	d1d6      	bne.n	800a67a <_vfiprintf_r+0x19e>
 800a6cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6ce:	07d9      	lsls	r1, r3, #31
 800a6d0:	d405      	bmi.n	800a6de <_vfiprintf_r+0x202>
 800a6d2:	89ab      	ldrh	r3, [r5, #12]
 800a6d4:	059a      	lsls	r2, r3, #22
 800a6d6:	d402      	bmi.n	800a6de <_vfiprintf_r+0x202>
 800a6d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6da:	f7fe f8fb 	bl	80088d4 <__retarget_lock_release_recursive>
 800a6de:	89ab      	ldrh	r3, [r5, #12]
 800a6e0:	065b      	lsls	r3, r3, #25
 800a6e2:	f53f af1d 	bmi.w	800a520 <_vfiprintf_r+0x44>
 800a6e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6e8:	e71c      	b.n	800a524 <_vfiprintf_r+0x48>
 800a6ea:	ab03      	add	r3, sp, #12
 800a6ec:	9300      	str	r3, [sp, #0]
 800a6ee:	462a      	mov	r2, r5
 800a6f0:	4b05      	ldr	r3, [pc, #20]	; (800a708 <_vfiprintf_r+0x22c>)
 800a6f2:	a904      	add	r1, sp, #16
 800a6f4:	4630      	mov	r0, r6
 800a6f6:	f7fd fe27 	bl	8008348 <_printf_i>
 800a6fa:	e7e4      	b.n	800a6c6 <_vfiprintf_r+0x1ea>
 800a6fc:	0800b29c 	.word	0x0800b29c
 800a700:	0800b2a6 	.word	0x0800b2a6
 800a704:	08007e01 	.word	0x08007e01
 800a708:	0800a4b9 	.word	0x0800a4b9
 800a70c:	0800b2a2 	.word	0x0800b2a2

0800a710 <__swbuf_r>:
 800a710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a712:	460e      	mov	r6, r1
 800a714:	4614      	mov	r4, r2
 800a716:	4605      	mov	r5, r0
 800a718:	b118      	cbz	r0, 800a722 <__swbuf_r+0x12>
 800a71a:	6a03      	ldr	r3, [r0, #32]
 800a71c:	b90b      	cbnz	r3, 800a722 <__swbuf_r+0x12>
 800a71e:	f7fd ffc1 	bl	80086a4 <__sinit>
 800a722:	69a3      	ldr	r3, [r4, #24]
 800a724:	60a3      	str	r3, [r4, #8]
 800a726:	89a3      	ldrh	r3, [r4, #12]
 800a728:	071a      	lsls	r2, r3, #28
 800a72a:	d525      	bpl.n	800a778 <__swbuf_r+0x68>
 800a72c:	6923      	ldr	r3, [r4, #16]
 800a72e:	b31b      	cbz	r3, 800a778 <__swbuf_r+0x68>
 800a730:	6823      	ldr	r3, [r4, #0]
 800a732:	6922      	ldr	r2, [r4, #16]
 800a734:	1a98      	subs	r0, r3, r2
 800a736:	6963      	ldr	r3, [r4, #20]
 800a738:	b2f6      	uxtb	r6, r6
 800a73a:	4283      	cmp	r3, r0
 800a73c:	4637      	mov	r7, r6
 800a73e:	dc04      	bgt.n	800a74a <__swbuf_r+0x3a>
 800a740:	4621      	mov	r1, r4
 800a742:	4628      	mov	r0, r5
 800a744:	f7ff fdac 	bl	800a2a0 <_fflush_r>
 800a748:	b9e0      	cbnz	r0, 800a784 <__swbuf_r+0x74>
 800a74a:	68a3      	ldr	r3, [r4, #8]
 800a74c:	3b01      	subs	r3, #1
 800a74e:	60a3      	str	r3, [r4, #8]
 800a750:	6823      	ldr	r3, [r4, #0]
 800a752:	1c5a      	adds	r2, r3, #1
 800a754:	6022      	str	r2, [r4, #0]
 800a756:	701e      	strb	r6, [r3, #0]
 800a758:	6962      	ldr	r2, [r4, #20]
 800a75a:	1c43      	adds	r3, r0, #1
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d004      	beq.n	800a76a <__swbuf_r+0x5a>
 800a760:	89a3      	ldrh	r3, [r4, #12]
 800a762:	07db      	lsls	r3, r3, #31
 800a764:	d506      	bpl.n	800a774 <__swbuf_r+0x64>
 800a766:	2e0a      	cmp	r6, #10
 800a768:	d104      	bne.n	800a774 <__swbuf_r+0x64>
 800a76a:	4621      	mov	r1, r4
 800a76c:	4628      	mov	r0, r5
 800a76e:	f7ff fd97 	bl	800a2a0 <_fflush_r>
 800a772:	b938      	cbnz	r0, 800a784 <__swbuf_r+0x74>
 800a774:	4638      	mov	r0, r7
 800a776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a778:	4621      	mov	r1, r4
 800a77a:	4628      	mov	r0, r5
 800a77c:	f000 f806 	bl	800a78c <__swsetup_r>
 800a780:	2800      	cmp	r0, #0
 800a782:	d0d5      	beq.n	800a730 <__swbuf_r+0x20>
 800a784:	f04f 37ff 	mov.w	r7, #4294967295
 800a788:	e7f4      	b.n	800a774 <__swbuf_r+0x64>
	...

0800a78c <__swsetup_r>:
 800a78c:	b538      	push	{r3, r4, r5, lr}
 800a78e:	4b2a      	ldr	r3, [pc, #168]	; (800a838 <__swsetup_r+0xac>)
 800a790:	4605      	mov	r5, r0
 800a792:	6818      	ldr	r0, [r3, #0]
 800a794:	460c      	mov	r4, r1
 800a796:	b118      	cbz	r0, 800a7a0 <__swsetup_r+0x14>
 800a798:	6a03      	ldr	r3, [r0, #32]
 800a79a:	b90b      	cbnz	r3, 800a7a0 <__swsetup_r+0x14>
 800a79c:	f7fd ff82 	bl	80086a4 <__sinit>
 800a7a0:	89a3      	ldrh	r3, [r4, #12]
 800a7a2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a7a6:	0718      	lsls	r0, r3, #28
 800a7a8:	d422      	bmi.n	800a7f0 <__swsetup_r+0x64>
 800a7aa:	06d9      	lsls	r1, r3, #27
 800a7ac:	d407      	bmi.n	800a7be <__swsetup_r+0x32>
 800a7ae:	2309      	movs	r3, #9
 800a7b0:	602b      	str	r3, [r5, #0]
 800a7b2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a7b6:	81a3      	strh	r3, [r4, #12]
 800a7b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a7bc:	e034      	b.n	800a828 <__swsetup_r+0x9c>
 800a7be:	0758      	lsls	r0, r3, #29
 800a7c0:	d512      	bpl.n	800a7e8 <__swsetup_r+0x5c>
 800a7c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a7c4:	b141      	cbz	r1, 800a7d8 <__swsetup_r+0x4c>
 800a7c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a7ca:	4299      	cmp	r1, r3
 800a7cc:	d002      	beq.n	800a7d4 <__swsetup_r+0x48>
 800a7ce:	4628      	mov	r0, r5
 800a7d0:	f7fe ff0c 	bl	80095ec <_free_r>
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	6363      	str	r3, [r4, #52]	; 0x34
 800a7d8:	89a3      	ldrh	r3, [r4, #12]
 800a7da:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a7de:	81a3      	strh	r3, [r4, #12]
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	6063      	str	r3, [r4, #4]
 800a7e4:	6923      	ldr	r3, [r4, #16]
 800a7e6:	6023      	str	r3, [r4, #0]
 800a7e8:	89a3      	ldrh	r3, [r4, #12]
 800a7ea:	f043 0308 	orr.w	r3, r3, #8
 800a7ee:	81a3      	strh	r3, [r4, #12]
 800a7f0:	6923      	ldr	r3, [r4, #16]
 800a7f2:	b94b      	cbnz	r3, 800a808 <__swsetup_r+0x7c>
 800a7f4:	89a3      	ldrh	r3, [r4, #12]
 800a7f6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a7fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a7fe:	d003      	beq.n	800a808 <__swsetup_r+0x7c>
 800a800:	4621      	mov	r1, r4
 800a802:	4628      	mov	r0, r5
 800a804:	f000 f884 	bl	800a910 <__smakebuf_r>
 800a808:	89a0      	ldrh	r0, [r4, #12]
 800a80a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a80e:	f010 0301 	ands.w	r3, r0, #1
 800a812:	d00a      	beq.n	800a82a <__swsetup_r+0x9e>
 800a814:	2300      	movs	r3, #0
 800a816:	60a3      	str	r3, [r4, #8]
 800a818:	6963      	ldr	r3, [r4, #20]
 800a81a:	425b      	negs	r3, r3
 800a81c:	61a3      	str	r3, [r4, #24]
 800a81e:	6923      	ldr	r3, [r4, #16]
 800a820:	b943      	cbnz	r3, 800a834 <__swsetup_r+0xa8>
 800a822:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a826:	d1c4      	bne.n	800a7b2 <__swsetup_r+0x26>
 800a828:	bd38      	pop	{r3, r4, r5, pc}
 800a82a:	0781      	lsls	r1, r0, #30
 800a82c:	bf58      	it	pl
 800a82e:	6963      	ldrpl	r3, [r4, #20]
 800a830:	60a3      	str	r3, [r4, #8]
 800a832:	e7f4      	b.n	800a81e <__swsetup_r+0x92>
 800a834:	2000      	movs	r0, #0
 800a836:	e7f7      	b.n	800a828 <__swsetup_r+0x9c>
 800a838:	20000064 	.word	0x20000064

0800a83c <_raise_r>:
 800a83c:	291f      	cmp	r1, #31
 800a83e:	b538      	push	{r3, r4, r5, lr}
 800a840:	4604      	mov	r4, r0
 800a842:	460d      	mov	r5, r1
 800a844:	d904      	bls.n	800a850 <_raise_r+0x14>
 800a846:	2316      	movs	r3, #22
 800a848:	6003      	str	r3, [r0, #0]
 800a84a:	f04f 30ff 	mov.w	r0, #4294967295
 800a84e:	bd38      	pop	{r3, r4, r5, pc}
 800a850:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a852:	b112      	cbz	r2, 800a85a <_raise_r+0x1e>
 800a854:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a858:	b94b      	cbnz	r3, 800a86e <_raise_r+0x32>
 800a85a:	4620      	mov	r0, r4
 800a85c:	f000 f830 	bl	800a8c0 <_getpid_r>
 800a860:	462a      	mov	r2, r5
 800a862:	4601      	mov	r1, r0
 800a864:	4620      	mov	r0, r4
 800a866:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a86a:	f000 b817 	b.w	800a89c <_kill_r>
 800a86e:	2b01      	cmp	r3, #1
 800a870:	d00a      	beq.n	800a888 <_raise_r+0x4c>
 800a872:	1c59      	adds	r1, r3, #1
 800a874:	d103      	bne.n	800a87e <_raise_r+0x42>
 800a876:	2316      	movs	r3, #22
 800a878:	6003      	str	r3, [r0, #0]
 800a87a:	2001      	movs	r0, #1
 800a87c:	e7e7      	b.n	800a84e <_raise_r+0x12>
 800a87e:	2400      	movs	r4, #0
 800a880:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a884:	4628      	mov	r0, r5
 800a886:	4798      	blx	r3
 800a888:	2000      	movs	r0, #0
 800a88a:	e7e0      	b.n	800a84e <_raise_r+0x12>

0800a88c <raise>:
 800a88c:	4b02      	ldr	r3, [pc, #8]	; (800a898 <raise+0xc>)
 800a88e:	4601      	mov	r1, r0
 800a890:	6818      	ldr	r0, [r3, #0]
 800a892:	f7ff bfd3 	b.w	800a83c <_raise_r>
 800a896:	bf00      	nop
 800a898:	20000064 	.word	0x20000064

0800a89c <_kill_r>:
 800a89c:	b538      	push	{r3, r4, r5, lr}
 800a89e:	4d07      	ldr	r5, [pc, #28]	; (800a8bc <_kill_r+0x20>)
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	4604      	mov	r4, r0
 800a8a4:	4608      	mov	r0, r1
 800a8a6:	4611      	mov	r1, r2
 800a8a8:	602b      	str	r3, [r5, #0]
 800a8aa:	f7f7 fda1 	bl	80023f0 <_kill>
 800a8ae:	1c43      	adds	r3, r0, #1
 800a8b0:	d102      	bne.n	800a8b8 <_kill_r+0x1c>
 800a8b2:	682b      	ldr	r3, [r5, #0]
 800a8b4:	b103      	cbz	r3, 800a8b8 <_kill_r+0x1c>
 800a8b6:	6023      	str	r3, [r4, #0]
 800a8b8:	bd38      	pop	{r3, r4, r5, pc}
 800a8ba:	bf00      	nop
 800a8bc:	2000056c 	.word	0x2000056c

0800a8c0 <_getpid_r>:
 800a8c0:	f7f7 bd8e 	b.w	80023e0 <_getpid>

0800a8c4 <__swhatbuf_r>:
 800a8c4:	b570      	push	{r4, r5, r6, lr}
 800a8c6:	460c      	mov	r4, r1
 800a8c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8cc:	2900      	cmp	r1, #0
 800a8ce:	b096      	sub	sp, #88	; 0x58
 800a8d0:	4615      	mov	r5, r2
 800a8d2:	461e      	mov	r6, r3
 800a8d4:	da0d      	bge.n	800a8f2 <__swhatbuf_r+0x2e>
 800a8d6:	89a3      	ldrh	r3, [r4, #12]
 800a8d8:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a8dc:	f04f 0100 	mov.w	r1, #0
 800a8e0:	bf0c      	ite	eq
 800a8e2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a8e6:	2340      	movne	r3, #64	; 0x40
 800a8e8:	2000      	movs	r0, #0
 800a8ea:	6031      	str	r1, [r6, #0]
 800a8ec:	602b      	str	r3, [r5, #0]
 800a8ee:	b016      	add	sp, #88	; 0x58
 800a8f0:	bd70      	pop	{r4, r5, r6, pc}
 800a8f2:	466a      	mov	r2, sp
 800a8f4:	f000 f848 	bl	800a988 <_fstat_r>
 800a8f8:	2800      	cmp	r0, #0
 800a8fa:	dbec      	blt.n	800a8d6 <__swhatbuf_r+0x12>
 800a8fc:	9901      	ldr	r1, [sp, #4]
 800a8fe:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a902:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a906:	4259      	negs	r1, r3
 800a908:	4159      	adcs	r1, r3
 800a90a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a90e:	e7eb      	b.n	800a8e8 <__swhatbuf_r+0x24>

0800a910 <__smakebuf_r>:
 800a910:	898b      	ldrh	r3, [r1, #12]
 800a912:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a914:	079d      	lsls	r5, r3, #30
 800a916:	4606      	mov	r6, r0
 800a918:	460c      	mov	r4, r1
 800a91a:	d507      	bpl.n	800a92c <__smakebuf_r+0x1c>
 800a91c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a920:	6023      	str	r3, [r4, #0]
 800a922:	6123      	str	r3, [r4, #16]
 800a924:	2301      	movs	r3, #1
 800a926:	6163      	str	r3, [r4, #20]
 800a928:	b002      	add	sp, #8
 800a92a:	bd70      	pop	{r4, r5, r6, pc}
 800a92c:	ab01      	add	r3, sp, #4
 800a92e:	466a      	mov	r2, sp
 800a930:	f7ff ffc8 	bl	800a8c4 <__swhatbuf_r>
 800a934:	9900      	ldr	r1, [sp, #0]
 800a936:	4605      	mov	r5, r0
 800a938:	4630      	mov	r0, r6
 800a93a:	f7fe fecb 	bl	80096d4 <_malloc_r>
 800a93e:	b948      	cbnz	r0, 800a954 <__smakebuf_r+0x44>
 800a940:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a944:	059a      	lsls	r2, r3, #22
 800a946:	d4ef      	bmi.n	800a928 <__smakebuf_r+0x18>
 800a948:	f023 0303 	bic.w	r3, r3, #3
 800a94c:	f043 0302 	orr.w	r3, r3, #2
 800a950:	81a3      	strh	r3, [r4, #12]
 800a952:	e7e3      	b.n	800a91c <__smakebuf_r+0xc>
 800a954:	89a3      	ldrh	r3, [r4, #12]
 800a956:	6020      	str	r0, [r4, #0]
 800a958:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a95c:	81a3      	strh	r3, [r4, #12]
 800a95e:	9b00      	ldr	r3, [sp, #0]
 800a960:	6163      	str	r3, [r4, #20]
 800a962:	9b01      	ldr	r3, [sp, #4]
 800a964:	6120      	str	r0, [r4, #16]
 800a966:	b15b      	cbz	r3, 800a980 <__smakebuf_r+0x70>
 800a968:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a96c:	4630      	mov	r0, r6
 800a96e:	f000 f81d 	bl	800a9ac <_isatty_r>
 800a972:	b128      	cbz	r0, 800a980 <__smakebuf_r+0x70>
 800a974:	89a3      	ldrh	r3, [r4, #12]
 800a976:	f023 0303 	bic.w	r3, r3, #3
 800a97a:	f043 0301 	orr.w	r3, r3, #1
 800a97e:	81a3      	strh	r3, [r4, #12]
 800a980:	89a3      	ldrh	r3, [r4, #12]
 800a982:	431d      	orrs	r5, r3
 800a984:	81a5      	strh	r5, [r4, #12]
 800a986:	e7cf      	b.n	800a928 <__smakebuf_r+0x18>

0800a988 <_fstat_r>:
 800a988:	b538      	push	{r3, r4, r5, lr}
 800a98a:	4d07      	ldr	r5, [pc, #28]	; (800a9a8 <_fstat_r+0x20>)
 800a98c:	2300      	movs	r3, #0
 800a98e:	4604      	mov	r4, r0
 800a990:	4608      	mov	r0, r1
 800a992:	4611      	mov	r1, r2
 800a994:	602b      	str	r3, [r5, #0]
 800a996:	f7f7 fd8a 	bl	80024ae <_fstat>
 800a99a:	1c43      	adds	r3, r0, #1
 800a99c:	d102      	bne.n	800a9a4 <_fstat_r+0x1c>
 800a99e:	682b      	ldr	r3, [r5, #0]
 800a9a0:	b103      	cbz	r3, 800a9a4 <_fstat_r+0x1c>
 800a9a2:	6023      	str	r3, [r4, #0]
 800a9a4:	bd38      	pop	{r3, r4, r5, pc}
 800a9a6:	bf00      	nop
 800a9a8:	2000056c 	.word	0x2000056c

0800a9ac <_isatty_r>:
 800a9ac:	b538      	push	{r3, r4, r5, lr}
 800a9ae:	4d06      	ldr	r5, [pc, #24]	; (800a9c8 <_isatty_r+0x1c>)
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	4604      	mov	r4, r0
 800a9b4:	4608      	mov	r0, r1
 800a9b6:	602b      	str	r3, [r5, #0]
 800a9b8:	f7f7 fd89 	bl	80024ce <_isatty>
 800a9bc:	1c43      	adds	r3, r0, #1
 800a9be:	d102      	bne.n	800a9c6 <_isatty_r+0x1a>
 800a9c0:	682b      	ldr	r3, [r5, #0]
 800a9c2:	b103      	cbz	r3, 800a9c6 <_isatty_r+0x1a>
 800a9c4:	6023      	str	r3, [r4, #0]
 800a9c6:	bd38      	pop	{r3, r4, r5, pc}
 800a9c8:	2000056c 	.word	0x2000056c

0800a9cc <atan2>:
 800a9cc:	f000 b800 	b.w	800a9d0 <__ieee754_atan2>

0800a9d0 <__ieee754_atan2>:
 800a9d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9d4:	ec57 6b11 	vmov	r6, r7, d1
 800a9d8:	4273      	negs	r3, r6
 800a9da:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800ab58 <__ieee754_atan2+0x188>
 800a9de:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800a9e2:	4333      	orrs	r3, r6
 800a9e4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800a9e8:	4543      	cmp	r3, r8
 800a9ea:	ec51 0b10 	vmov	r0, r1, d0
 800a9ee:	ee11 5a10 	vmov	r5, s2
 800a9f2:	d80a      	bhi.n	800aa0a <__ieee754_atan2+0x3a>
 800a9f4:	4244      	negs	r4, r0
 800a9f6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a9fa:	4304      	orrs	r4, r0
 800a9fc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800aa00:	4544      	cmp	r4, r8
 800aa02:	ee10 9a10 	vmov	r9, s0
 800aa06:	468e      	mov	lr, r1
 800aa08:	d907      	bls.n	800aa1a <__ieee754_atan2+0x4a>
 800aa0a:	4632      	mov	r2, r6
 800aa0c:	463b      	mov	r3, r7
 800aa0e:	f7f5 fc65 	bl	80002dc <__adddf3>
 800aa12:	ec41 0b10 	vmov	d0, r0, r1
 800aa16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa1a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800aa1e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800aa22:	4334      	orrs	r4, r6
 800aa24:	d103      	bne.n	800aa2e <__ieee754_atan2+0x5e>
 800aa26:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa2a:	f000 b899 	b.w	800ab60 <atan>
 800aa2e:	17bc      	asrs	r4, r7, #30
 800aa30:	f004 0402 	and.w	r4, r4, #2
 800aa34:	ea53 0909 	orrs.w	r9, r3, r9
 800aa38:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800aa3c:	d107      	bne.n	800aa4e <__ieee754_atan2+0x7e>
 800aa3e:	2c02      	cmp	r4, #2
 800aa40:	d05f      	beq.n	800ab02 <__ieee754_atan2+0x132>
 800aa42:	2c03      	cmp	r4, #3
 800aa44:	d1e5      	bne.n	800aa12 <__ieee754_atan2+0x42>
 800aa46:	a140      	add	r1, pc, #256	; (adr r1, 800ab48 <__ieee754_atan2+0x178>)
 800aa48:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa4c:	e7e1      	b.n	800aa12 <__ieee754_atan2+0x42>
 800aa4e:	4315      	orrs	r5, r2
 800aa50:	d106      	bne.n	800aa60 <__ieee754_atan2+0x90>
 800aa52:	f1be 0f00 	cmp.w	lr, #0
 800aa56:	da5f      	bge.n	800ab18 <__ieee754_atan2+0x148>
 800aa58:	a13d      	add	r1, pc, #244	; (adr r1, 800ab50 <__ieee754_atan2+0x180>)
 800aa5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa5e:	e7d8      	b.n	800aa12 <__ieee754_atan2+0x42>
 800aa60:	4542      	cmp	r2, r8
 800aa62:	d10f      	bne.n	800aa84 <__ieee754_atan2+0xb4>
 800aa64:	4293      	cmp	r3, r2
 800aa66:	f104 34ff 	add.w	r4, r4, #4294967295
 800aa6a:	d107      	bne.n	800aa7c <__ieee754_atan2+0xac>
 800aa6c:	2c02      	cmp	r4, #2
 800aa6e:	d84c      	bhi.n	800ab0a <__ieee754_atan2+0x13a>
 800aa70:	4b33      	ldr	r3, [pc, #204]	; (800ab40 <__ieee754_atan2+0x170>)
 800aa72:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aa76:	e9d3 0100 	ldrd	r0, r1, [r3]
 800aa7a:	e7ca      	b.n	800aa12 <__ieee754_atan2+0x42>
 800aa7c:	2c02      	cmp	r4, #2
 800aa7e:	d848      	bhi.n	800ab12 <__ieee754_atan2+0x142>
 800aa80:	4b30      	ldr	r3, [pc, #192]	; (800ab44 <__ieee754_atan2+0x174>)
 800aa82:	e7f6      	b.n	800aa72 <__ieee754_atan2+0xa2>
 800aa84:	4543      	cmp	r3, r8
 800aa86:	d0e4      	beq.n	800aa52 <__ieee754_atan2+0x82>
 800aa88:	1a9b      	subs	r3, r3, r2
 800aa8a:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800aa8e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800aa92:	da1e      	bge.n	800aad2 <__ieee754_atan2+0x102>
 800aa94:	2f00      	cmp	r7, #0
 800aa96:	da01      	bge.n	800aa9c <__ieee754_atan2+0xcc>
 800aa98:	323c      	adds	r2, #60	; 0x3c
 800aa9a:	db1e      	blt.n	800aada <__ieee754_atan2+0x10a>
 800aa9c:	4632      	mov	r2, r6
 800aa9e:	463b      	mov	r3, r7
 800aaa0:	f7f5 fefc 	bl	800089c <__aeabi_ddiv>
 800aaa4:	ec41 0b10 	vmov	d0, r0, r1
 800aaa8:	f000 f9fa 	bl	800aea0 <fabs>
 800aaac:	f000 f858 	bl	800ab60 <atan>
 800aab0:	ec51 0b10 	vmov	r0, r1, d0
 800aab4:	2c01      	cmp	r4, #1
 800aab6:	d013      	beq.n	800aae0 <__ieee754_atan2+0x110>
 800aab8:	2c02      	cmp	r4, #2
 800aaba:	d015      	beq.n	800aae8 <__ieee754_atan2+0x118>
 800aabc:	2c00      	cmp	r4, #0
 800aabe:	d0a8      	beq.n	800aa12 <__ieee754_atan2+0x42>
 800aac0:	a317      	add	r3, pc, #92	; (adr r3, 800ab20 <__ieee754_atan2+0x150>)
 800aac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac6:	f7f5 fc07 	bl	80002d8 <__aeabi_dsub>
 800aaca:	a317      	add	r3, pc, #92	; (adr r3, 800ab28 <__ieee754_atan2+0x158>)
 800aacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad0:	e014      	b.n	800aafc <__ieee754_atan2+0x12c>
 800aad2:	a117      	add	r1, pc, #92	; (adr r1, 800ab30 <__ieee754_atan2+0x160>)
 800aad4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aad8:	e7ec      	b.n	800aab4 <__ieee754_atan2+0xe4>
 800aada:	2000      	movs	r0, #0
 800aadc:	2100      	movs	r1, #0
 800aade:	e7e9      	b.n	800aab4 <__ieee754_atan2+0xe4>
 800aae0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aae4:	4619      	mov	r1, r3
 800aae6:	e794      	b.n	800aa12 <__ieee754_atan2+0x42>
 800aae8:	a30d      	add	r3, pc, #52	; (adr r3, 800ab20 <__ieee754_atan2+0x150>)
 800aaea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaee:	f7f5 fbf3 	bl	80002d8 <__aeabi_dsub>
 800aaf2:	4602      	mov	r2, r0
 800aaf4:	460b      	mov	r3, r1
 800aaf6:	a10c      	add	r1, pc, #48	; (adr r1, 800ab28 <__ieee754_atan2+0x158>)
 800aaf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aafc:	f7f5 fbec 	bl	80002d8 <__aeabi_dsub>
 800ab00:	e787      	b.n	800aa12 <__ieee754_atan2+0x42>
 800ab02:	a109      	add	r1, pc, #36	; (adr r1, 800ab28 <__ieee754_atan2+0x158>)
 800ab04:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab08:	e783      	b.n	800aa12 <__ieee754_atan2+0x42>
 800ab0a:	a10b      	add	r1, pc, #44	; (adr r1, 800ab38 <__ieee754_atan2+0x168>)
 800ab0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab10:	e77f      	b.n	800aa12 <__ieee754_atan2+0x42>
 800ab12:	2000      	movs	r0, #0
 800ab14:	2100      	movs	r1, #0
 800ab16:	e77c      	b.n	800aa12 <__ieee754_atan2+0x42>
 800ab18:	a105      	add	r1, pc, #20	; (adr r1, 800ab30 <__ieee754_atan2+0x160>)
 800ab1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab1e:	e778      	b.n	800aa12 <__ieee754_atan2+0x42>
 800ab20:	33145c07 	.word	0x33145c07
 800ab24:	3ca1a626 	.word	0x3ca1a626
 800ab28:	54442d18 	.word	0x54442d18
 800ab2c:	400921fb 	.word	0x400921fb
 800ab30:	54442d18 	.word	0x54442d18
 800ab34:	3ff921fb 	.word	0x3ff921fb
 800ab38:	54442d18 	.word	0x54442d18
 800ab3c:	3fe921fb 	.word	0x3fe921fb
 800ab40:	0800b3f8 	.word	0x0800b3f8
 800ab44:	0800b410 	.word	0x0800b410
 800ab48:	54442d18 	.word	0x54442d18
 800ab4c:	c00921fb 	.word	0xc00921fb
 800ab50:	54442d18 	.word	0x54442d18
 800ab54:	bff921fb 	.word	0xbff921fb
 800ab58:	7ff00000 	.word	0x7ff00000
 800ab5c:	00000000 	.word	0x00000000

0800ab60 <atan>:
 800ab60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab64:	ec55 4b10 	vmov	r4, r5, d0
 800ab68:	4bc3      	ldr	r3, [pc, #780]	; (800ae78 <atan+0x318>)
 800ab6a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ab6e:	429e      	cmp	r6, r3
 800ab70:	46ab      	mov	fp, r5
 800ab72:	dd18      	ble.n	800aba6 <atan+0x46>
 800ab74:	4bc1      	ldr	r3, [pc, #772]	; (800ae7c <atan+0x31c>)
 800ab76:	429e      	cmp	r6, r3
 800ab78:	dc01      	bgt.n	800ab7e <atan+0x1e>
 800ab7a:	d109      	bne.n	800ab90 <atan+0x30>
 800ab7c:	b144      	cbz	r4, 800ab90 <atan+0x30>
 800ab7e:	4622      	mov	r2, r4
 800ab80:	462b      	mov	r3, r5
 800ab82:	4620      	mov	r0, r4
 800ab84:	4629      	mov	r1, r5
 800ab86:	f7f5 fba9 	bl	80002dc <__adddf3>
 800ab8a:	4604      	mov	r4, r0
 800ab8c:	460d      	mov	r5, r1
 800ab8e:	e006      	b.n	800ab9e <atan+0x3e>
 800ab90:	f1bb 0f00 	cmp.w	fp, #0
 800ab94:	f300 8131 	bgt.w	800adfa <atan+0x29a>
 800ab98:	a59b      	add	r5, pc, #620	; (adr r5, 800ae08 <atan+0x2a8>)
 800ab9a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ab9e:	ec45 4b10 	vmov	d0, r4, r5
 800aba2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aba6:	4bb6      	ldr	r3, [pc, #728]	; (800ae80 <atan+0x320>)
 800aba8:	429e      	cmp	r6, r3
 800abaa:	dc14      	bgt.n	800abd6 <atan+0x76>
 800abac:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800abb0:	429e      	cmp	r6, r3
 800abb2:	dc0d      	bgt.n	800abd0 <atan+0x70>
 800abb4:	a396      	add	r3, pc, #600	; (adr r3, 800ae10 <atan+0x2b0>)
 800abb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abba:	ee10 0a10 	vmov	r0, s0
 800abbe:	4629      	mov	r1, r5
 800abc0:	f7f5 fb8c 	bl	80002dc <__adddf3>
 800abc4:	4baf      	ldr	r3, [pc, #700]	; (800ae84 <atan+0x324>)
 800abc6:	2200      	movs	r2, #0
 800abc8:	f7f5 ffce 	bl	8000b68 <__aeabi_dcmpgt>
 800abcc:	2800      	cmp	r0, #0
 800abce:	d1e6      	bne.n	800ab9e <atan+0x3e>
 800abd0:	f04f 3aff 	mov.w	sl, #4294967295
 800abd4:	e02b      	b.n	800ac2e <atan+0xce>
 800abd6:	f000 f963 	bl	800aea0 <fabs>
 800abda:	4bab      	ldr	r3, [pc, #684]	; (800ae88 <atan+0x328>)
 800abdc:	429e      	cmp	r6, r3
 800abde:	ec55 4b10 	vmov	r4, r5, d0
 800abe2:	f300 80bf 	bgt.w	800ad64 <atan+0x204>
 800abe6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800abea:	429e      	cmp	r6, r3
 800abec:	f300 80a0 	bgt.w	800ad30 <atan+0x1d0>
 800abf0:	ee10 2a10 	vmov	r2, s0
 800abf4:	ee10 0a10 	vmov	r0, s0
 800abf8:	462b      	mov	r3, r5
 800abfa:	4629      	mov	r1, r5
 800abfc:	f7f5 fb6e 	bl	80002dc <__adddf3>
 800ac00:	4ba0      	ldr	r3, [pc, #640]	; (800ae84 <atan+0x324>)
 800ac02:	2200      	movs	r2, #0
 800ac04:	f7f5 fb68 	bl	80002d8 <__aeabi_dsub>
 800ac08:	2200      	movs	r2, #0
 800ac0a:	4606      	mov	r6, r0
 800ac0c:	460f      	mov	r7, r1
 800ac0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ac12:	4620      	mov	r0, r4
 800ac14:	4629      	mov	r1, r5
 800ac16:	f7f5 fb61 	bl	80002dc <__adddf3>
 800ac1a:	4602      	mov	r2, r0
 800ac1c:	460b      	mov	r3, r1
 800ac1e:	4630      	mov	r0, r6
 800ac20:	4639      	mov	r1, r7
 800ac22:	f7f5 fe3b 	bl	800089c <__aeabi_ddiv>
 800ac26:	f04f 0a00 	mov.w	sl, #0
 800ac2a:	4604      	mov	r4, r0
 800ac2c:	460d      	mov	r5, r1
 800ac2e:	4622      	mov	r2, r4
 800ac30:	462b      	mov	r3, r5
 800ac32:	4620      	mov	r0, r4
 800ac34:	4629      	mov	r1, r5
 800ac36:	f7f5 fd07 	bl	8000648 <__aeabi_dmul>
 800ac3a:	4602      	mov	r2, r0
 800ac3c:	460b      	mov	r3, r1
 800ac3e:	4680      	mov	r8, r0
 800ac40:	4689      	mov	r9, r1
 800ac42:	f7f5 fd01 	bl	8000648 <__aeabi_dmul>
 800ac46:	a374      	add	r3, pc, #464	; (adr r3, 800ae18 <atan+0x2b8>)
 800ac48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac4c:	4606      	mov	r6, r0
 800ac4e:	460f      	mov	r7, r1
 800ac50:	f7f5 fcfa 	bl	8000648 <__aeabi_dmul>
 800ac54:	a372      	add	r3, pc, #456	; (adr r3, 800ae20 <atan+0x2c0>)
 800ac56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5a:	f7f5 fb3f 	bl	80002dc <__adddf3>
 800ac5e:	4632      	mov	r2, r6
 800ac60:	463b      	mov	r3, r7
 800ac62:	f7f5 fcf1 	bl	8000648 <__aeabi_dmul>
 800ac66:	a370      	add	r3, pc, #448	; (adr r3, 800ae28 <atan+0x2c8>)
 800ac68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac6c:	f7f5 fb36 	bl	80002dc <__adddf3>
 800ac70:	4632      	mov	r2, r6
 800ac72:	463b      	mov	r3, r7
 800ac74:	f7f5 fce8 	bl	8000648 <__aeabi_dmul>
 800ac78:	a36d      	add	r3, pc, #436	; (adr r3, 800ae30 <atan+0x2d0>)
 800ac7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac7e:	f7f5 fb2d 	bl	80002dc <__adddf3>
 800ac82:	4632      	mov	r2, r6
 800ac84:	463b      	mov	r3, r7
 800ac86:	f7f5 fcdf 	bl	8000648 <__aeabi_dmul>
 800ac8a:	a36b      	add	r3, pc, #428	; (adr r3, 800ae38 <atan+0x2d8>)
 800ac8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac90:	f7f5 fb24 	bl	80002dc <__adddf3>
 800ac94:	4632      	mov	r2, r6
 800ac96:	463b      	mov	r3, r7
 800ac98:	f7f5 fcd6 	bl	8000648 <__aeabi_dmul>
 800ac9c:	a368      	add	r3, pc, #416	; (adr r3, 800ae40 <atan+0x2e0>)
 800ac9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aca2:	f7f5 fb1b 	bl	80002dc <__adddf3>
 800aca6:	4642      	mov	r2, r8
 800aca8:	464b      	mov	r3, r9
 800acaa:	f7f5 fccd 	bl	8000648 <__aeabi_dmul>
 800acae:	a366      	add	r3, pc, #408	; (adr r3, 800ae48 <atan+0x2e8>)
 800acb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb4:	4680      	mov	r8, r0
 800acb6:	4689      	mov	r9, r1
 800acb8:	4630      	mov	r0, r6
 800acba:	4639      	mov	r1, r7
 800acbc:	f7f5 fcc4 	bl	8000648 <__aeabi_dmul>
 800acc0:	a363      	add	r3, pc, #396	; (adr r3, 800ae50 <atan+0x2f0>)
 800acc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc6:	f7f5 fb07 	bl	80002d8 <__aeabi_dsub>
 800acca:	4632      	mov	r2, r6
 800accc:	463b      	mov	r3, r7
 800acce:	f7f5 fcbb 	bl	8000648 <__aeabi_dmul>
 800acd2:	a361      	add	r3, pc, #388	; (adr r3, 800ae58 <atan+0x2f8>)
 800acd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd8:	f7f5 fafe 	bl	80002d8 <__aeabi_dsub>
 800acdc:	4632      	mov	r2, r6
 800acde:	463b      	mov	r3, r7
 800ace0:	f7f5 fcb2 	bl	8000648 <__aeabi_dmul>
 800ace4:	a35e      	add	r3, pc, #376	; (adr r3, 800ae60 <atan+0x300>)
 800ace6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acea:	f7f5 faf5 	bl	80002d8 <__aeabi_dsub>
 800acee:	4632      	mov	r2, r6
 800acf0:	463b      	mov	r3, r7
 800acf2:	f7f5 fca9 	bl	8000648 <__aeabi_dmul>
 800acf6:	a35c      	add	r3, pc, #368	; (adr r3, 800ae68 <atan+0x308>)
 800acf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acfc:	f7f5 faec 	bl	80002d8 <__aeabi_dsub>
 800ad00:	4632      	mov	r2, r6
 800ad02:	463b      	mov	r3, r7
 800ad04:	f7f5 fca0 	bl	8000648 <__aeabi_dmul>
 800ad08:	4602      	mov	r2, r0
 800ad0a:	460b      	mov	r3, r1
 800ad0c:	4640      	mov	r0, r8
 800ad0e:	4649      	mov	r1, r9
 800ad10:	f7f5 fae4 	bl	80002dc <__adddf3>
 800ad14:	4622      	mov	r2, r4
 800ad16:	462b      	mov	r3, r5
 800ad18:	f7f5 fc96 	bl	8000648 <__aeabi_dmul>
 800ad1c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800ad20:	4602      	mov	r2, r0
 800ad22:	460b      	mov	r3, r1
 800ad24:	d14b      	bne.n	800adbe <atan+0x25e>
 800ad26:	4620      	mov	r0, r4
 800ad28:	4629      	mov	r1, r5
 800ad2a:	f7f5 fad5 	bl	80002d8 <__aeabi_dsub>
 800ad2e:	e72c      	b.n	800ab8a <atan+0x2a>
 800ad30:	ee10 0a10 	vmov	r0, s0
 800ad34:	4b53      	ldr	r3, [pc, #332]	; (800ae84 <atan+0x324>)
 800ad36:	2200      	movs	r2, #0
 800ad38:	4629      	mov	r1, r5
 800ad3a:	f7f5 facd 	bl	80002d8 <__aeabi_dsub>
 800ad3e:	4b51      	ldr	r3, [pc, #324]	; (800ae84 <atan+0x324>)
 800ad40:	4606      	mov	r6, r0
 800ad42:	460f      	mov	r7, r1
 800ad44:	2200      	movs	r2, #0
 800ad46:	4620      	mov	r0, r4
 800ad48:	4629      	mov	r1, r5
 800ad4a:	f7f5 fac7 	bl	80002dc <__adddf3>
 800ad4e:	4602      	mov	r2, r0
 800ad50:	460b      	mov	r3, r1
 800ad52:	4630      	mov	r0, r6
 800ad54:	4639      	mov	r1, r7
 800ad56:	f7f5 fda1 	bl	800089c <__aeabi_ddiv>
 800ad5a:	f04f 0a01 	mov.w	sl, #1
 800ad5e:	4604      	mov	r4, r0
 800ad60:	460d      	mov	r5, r1
 800ad62:	e764      	b.n	800ac2e <atan+0xce>
 800ad64:	4b49      	ldr	r3, [pc, #292]	; (800ae8c <atan+0x32c>)
 800ad66:	429e      	cmp	r6, r3
 800ad68:	da1d      	bge.n	800ada6 <atan+0x246>
 800ad6a:	ee10 0a10 	vmov	r0, s0
 800ad6e:	4b48      	ldr	r3, [pc, #288]	; (800ae90 <atan+0x330>)
 800ad70:	2200      	movs	r2, #0
 800ad72:	4629      	mov	r1, r5
 800ad74:	f7f5 fab0 	bl	80002d8 <__aeabi_dsub>
 800ad78:	4b45      	ldr	r3, [pc, #276]	; (800ae90 <atan+0x330>)
 800ad7a:	4606      	mov	r6, r0
 800ad7c:	460f      	mov	r7, r1
 800ad7e:	2200      	movs	r2, #0
 800ad80:	4620      	mov	r0, r4
 800ad82:	4629      	mov	r1, r5
 800ad84:	f7f5 fc60 	bl	8000648 <__aeabi_dmul>
 800ad88:	4b3e      	ldr	r3, [pc, #248]	; (800ae84 <atan+0x324>)
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	f7f5 faa6 	bl	80002dc <__adddf3>
 800ad90:	4602      	mov	r2, r0
 800ad92:	460b      	mov	r3, r1
 800ad94:	4630      	mov	r0, r6
 800ad96:	4639      	mov	r1, r7
 800ad98:	f7f5 fd80 	bl	800089c <__aeabi_ddiv>
 800ad9c:	f04f 0a02 	mov.w	sl, #2
 800ada0:	4604      	mov	r4, r0
 800ada2:	460d      	mov	r5, r1
 800ada4:	e743      	b.n	800ac2e <atan+0xce>
 800ada6:	462b      	mov	r3, r5
 800ada8:	ee10 2a10 	vmov	r2, s0
 800adac:	4939      	ldr	r1, [pc, #228]	; (800ae94 <atan+0x334>)
 800adae:	2000      	movs	r0, #0
 800adb0:	f7f5 fd74 	bl	800089c <__aeabi_ddiv>
 800adb4:	f04f 0a03 	mov.w	sl, #3
 800adb8:	4604      	mov	r4, r0
 800adba:	460d      	mov	r5, r1
 800adbc:	e737      	b.n	800ac2e <atan+0xce>
 800adbe:	4b36      	ldr	r3, [pc, #216]	; (800ae98 <atan+0x338>)
 800adc0:	4e36      	ldr	r6, [pc, #216]	; (800ae9c <atan+0x33c>)
 800adc2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800adc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adca:	f7f5 fa85 	bl	80002d8 <__aeabi_dsub>
 800adce:	4622      	mov	r2, r4
 800add0:	462b      	mov	r3, r5
 800add2:	f7f5 fa81 	bl	80002d8 <__aeabi_dsub>
 800add6:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800adda:	4602      	mov	r2, r0
 800addc:	460b      	mov	r3, r1
 800adde:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ade2:	f7f5 fa79 	bl	80002d8 <__aeabi_dsub>
 800ade6:	f1bb 0f00 	cmp.w	fp, #0
 800adea:	4604      	mov	r4, r0
 800adec:	460d      	mov	r5, r1
 800adee:	f6bf aed6 	bge.w	800ab9e <atan+0x3e>
 800adf2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800adf6:	461d      	mov	r5, r3
 800adf8:	e6d1      	b.n	800ab9e <atan+0x3e>
 800adfa:	a51d      	add	r5, pc, #116	; (adr r5, 800ae70 <atan+0x310>)
 800adfc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ae00:	e6cd      	b.n	800ab9e <atan+0x3e>
 800ae02:	bf00      	nop
 800ae04:	f3af 8000 	nop.w
 800ae08:	54442d18 	.word	0x54442d18
 800ae0c:	bff921fb 	.word	0xbff921fb
 800ae10:	8800759c 	.word	0x8800759c
 800ae14:	7e37e43c 	.word	0x7e37e43c
 800ae18:	e322da11 	.word	0xe322da11
 800ae1c:	3f90ad3a 	.word	0x3f90ad3a
 800ae20:	24760deb 	.word	0x24760deb
 800ae24:	3fa97b4b 	.word	0x3fa97b4b
 800ae28:	a0d03d51 	.word	0xa0d03d51
 800ae2c:	3fb10d66 	.word	0x3fb10d66
 800ae30:	c54c206e 	.word	0xc54c206e
 800ae34:	3fb745cd 	.word	0x3fb745cd
 800ae38:	920083ff 	.word	0x920083ff
 800ae3c:	3fc24924 	.word	0x3fc24924
 800ae40:	5555550d 	.word	0x5555550d
 800ae44:	3fd55555 	.word	0x3fd55555
 800ae48:	2c6a6c2f 	.word	0x2c6a6c2f
 800ae4c:	bfa2b444 	.word	0xbfa2b444
 800ae50:	52defd9a 	.word	0x52defd9a
 800ae54:	3fadde2d 	.word	0x3fadde2d
 800ae58:	af749a6d 	.word	0xaf749a6d
 800ae5c:	3fb3b0f2 	.word	0x3fb3b0f2
 800ae60:	fe231671 	.word	0xfe231671
 800ae64:	3fbc71c6 	.word	0x3fbc71c6
 800ae68:	9998ebc4 	.word	0x9998ebc4
 800ae6c:	3fc99999 	.word	0x3fc99999
 800ae70:	54442d18 	.word	0x54442d18
 800ae74:	3ff921fb 	.word	0x3ff921fb
 800ae78:	440fffff 	.word	0x440fffff
 800ae7c:	7ff00000 	.word	0x7ff00000
 800ae80:	3fdbffff 	.word	0x3fdbffff
 800ae84:	3ff00000 	.word	0x3ff00000
 800ae88:	3ff2ffff 	.word	0x3ff2ffff
 800ae8c:	40038000 	.word	0x40038000
 800ae90:	3ff80000 	.word	0x3ff80000
 800ae94:	bff00000 	.word	0xbff00000
 800ae98:	0800b448 	.word	0x0800b448
 800ae9c:	0800b428 	.word	0x0800b428

0800aea0 <fabs>:
 800aea0:	ec51 0b10 	vmov	r0, r1, d0
 800aea4:	ee10 2a10 	vmov	r2, s0
 800aea8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800aeac:	ec43 2b10 	vmov	d0, r2, r3
 800aeb0:	4770      	bx	lr
	...

0800aeb4 <_init>:
 800aeb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeb6:	bf00      	nop
 800aeb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aeba:	bc08      	pop	{r3}
 800aebc:	469e      	mov	lr, r3
 800aebe:	4770      	bx	lr

0800aec0 <_fini>:
 800aec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aec2:	bf00      	nop
 800aec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aec6:	bc08      	pop	{r3}
 800aec8:	469e      	mov	lr, r3
 800aeca:	4770      	bx	lr
