INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/32_up_down_counter/32_up_down_counter.srcs/sources_1/new/up_down_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'up_down_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/32_up_down_counter/32_up_down_counter.srcs/sim_1/new/up_down_counter_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'up_down_counter_sim'
