Warning (10268): Verilog HDL information at uart_rx.sv(16): always construct contains both blocking and non-blocking assignments File: E:/Data_Files/Educational/Computer Vision/Final_Project_Outcomes/uart_rx.sv Line: 16
Warning (10268): Verilog HDL information at uart_edge_detection.sv(91): always construct contains both blocking and non-blocking assignments File: E:/Data_Files/Educational/Computer Vision/Final_Project_Outcomes/uart_edge_detection.sv Line: 91
