
---------- Begin Simulation Statistics ----------
final_tick                                32286012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95559                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724100                       # Number of bytes of host memory used
host_op_rate                                   148239                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1046.47                       # Real time elapsed on the host
host_tick_rate                               30852269                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032286                       # Number of seconds simulated
sim_ticks                                 32286012000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  87521483                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85236170                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.645720                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.645720                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7490513                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5741445                       # number of floating regfile writes
system.cpu.idleCycles                          134251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               544633                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 12005545                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.666007                       # Inst execution rate
system.cpu.iew.exec_refs                     45811272                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13750345                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4202100                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34717003                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                936                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2368                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13995026                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           185024213                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32060927                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1324489                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             172149488                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10641                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2270379                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 479791                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2284676                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1898                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       285734                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         258899                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 229144126                       # num instructions consuming a value
system.cpu.iew.wb_count                     171025500                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560965                       # average fanout of values written-back
system.cpu.iew.wb_producers                 128541850                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.648601                       # insts written-back per cycle
system.cpu.iew.wb_sent                      171497344                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                290335708                       # number of integer regfile reads
system.cpu.int_regfile_writes               138033536                       # number of integer regfile writes
system.cpu.ipc                               1.548658                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.548658                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2086259      1.20%      1.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             120051655     69.20%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   53      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44024      0.03%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1677279      0.97%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1391      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8861      0.01%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               123844      0.07%     71.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19503      0.01%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3357403      1.94%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4900      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           45803      0.03%     73.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          23188      0.01%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32117828     18.51%     91.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12668453      7.30%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          109380      0.06%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1134148      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              173473978                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7341586                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14268438                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6876514                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7426888                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2898062                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016706                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1202376     41.49%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    158      0.01%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1052      0.04%     41.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412331     14.23%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   76      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1271420     43.87%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9181      0.32%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               619      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              845      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              166944195                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          400122307                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    164148986                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         207495220                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  185022828                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 173473978                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1385                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        29896007                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            106954                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            182                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     54595701                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      64437774                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.692116                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.202868                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13038680     20.23%     20.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9783573     15.18%     35.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10648534     16.53%     51.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10653500     16.53%     68.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5750162      8.92%     77.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5349806      8.30%     85.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5703743      8.85%     94.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1617507      2.51%     97.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1892269      2.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        64437774                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.686519                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2941644                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1036791                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34717003                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13995026                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                71236553                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         64572025                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        92602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          896                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       186226                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            896                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                17744659                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12890794                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            478482                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8966074                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8956566                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.893956                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2157642                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22322                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11338                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10984                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1907                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        29890198                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            477539                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     60437744                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.566743                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.511617                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12010007     19.87%     19.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14291427     23.65%     43.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12675212     20.97%     64.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7005994     11.59%     76.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1452696      2.40%     78.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3957729      6.55%     85.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1332429      2.20%     87.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          823706      1.36%     88.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6888544     11.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     60437744                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6888544                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34500165                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34500165                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34500165                       # number of overall hits
system.cpu.dcache.overall_hits::total        34500165                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       164110                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         164110                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       164110                       # number of overall misses
system.cpu.dcache.overall_misses::total        164110                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6689111493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6689111493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6689111493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6689111493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34664275                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34664275                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34664275                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34664275                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004734                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004734                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004734                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40759.926226                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40759.926226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40759.926226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40759.926226                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29466                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          134                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               751                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              24                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.235686                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.583333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72485                       # number of writebacks
system.cpu.dcache.writebacks::total             72485                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        73065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        73065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        73065                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        73065                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91045                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91045                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        91045                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        91045                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4072505493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4072505493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4072505493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4072505493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002626                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002626                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44730.688044                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44730.688044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44730.688044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44730.688044                       # average overall mshr miss latency
system.cpu.dcache.replacements                  90533                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21202948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21202948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       123653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        123653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3770742000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3770742000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21326601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21326601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005798                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005798                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30494.545219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30494.545219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        73053                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        73053                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        50600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        50600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1194998000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1194998000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23616.561265                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23616.561265                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2918369493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2918369493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72135.093877                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72135.093877                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40445                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40445                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2877507493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2877507493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71146.186006                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71146.186006                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.471831                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34591210                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91045                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            379.935307                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.471831                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69419595                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69419595                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10061632                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27550799                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  19150994                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7194558                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 479791                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8554483                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1761                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              192533865                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8718                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32059509                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13750356                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3059                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16755                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10796284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      122621382                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    17744659                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11125546                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      53153201                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  963022                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  803                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5916                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10441094                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                103363                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           64437774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.063317                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.500124                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 32467866     50.39%     50.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1296388      2.01%     52.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3149402      4.89%     57.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1751078      2.72%     60.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1504551      2.33%     62.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2280652      3.54%     65.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3910726      6.07%     71.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   957792      1.49%     73.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17119319     26.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             64437774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.274804                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.898986                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10437792                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10437792                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10437792                       # number of overall hits
system.cpu.icache.overall_hits::total        10437792                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3302                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3302                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3302                       # number of overall misses
system.cpu.icache.overall_misses::total          3302                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201247500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201247500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201247500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201247500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10441094                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10441094                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10441094                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10441094                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000316                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000316                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000316                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000316                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60947.153240                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60947.153240                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60947.153240                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60947.153240                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          464                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2069                       # number of writebacks
system.cpu.icache.writebacks::total              2069                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          723                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          723                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2579                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2579                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2579                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2579                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161664000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161664000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161664000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161664000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000247                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000247                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000247                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000247                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62684.761535                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62684.761535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62684.761535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62684.761535                       # average overall mshr miss latency
system.cpu.icache.replacements                   2069                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10437792                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10437792                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3302                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3302                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10441094                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10441094                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000316                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000316                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60947.153240                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60947.153240                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2579                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2579                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161664000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161664000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62684.761535                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62684.761535                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.635113                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10440371                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2579                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4048.224506                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.635113                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993428                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993428                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20884767                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20884767                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10442005                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1231                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10731205                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5165016                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 9754                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1898                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 657361                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    602                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  32286012000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 479791                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12998433                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7002185                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13547                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  23301168                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20642650                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              189893466                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 15831                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7105914                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10005498                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4073636                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              48                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           251815802                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   521432314                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                321513659                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7811156                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 40065545                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     748                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  36295107                       # count of insts added to the skid buffer
system.cpu.rob.reads                        238554996                       # The number of ROB reads
system.cpu.rob.writes                       374043026                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                43123                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43596                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 473                       # number of overall hits
system.l2.overall_hits::.cpu.data               43123                       # number of overall hits
system.l2.overall_hits::total                   43596                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47922                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50027                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2105                       # number of overall misses
system.l2.overall_misses::.cpu.data             47922                       # number of overall misses
system.l2.overall_misses::total                 50027                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    152622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3475506000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3628128000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    152622000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3475506000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3628128000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2578                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91045                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                93623                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2578                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91045                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               93623                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.816524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.526355                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.534345                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.816524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.526355                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.534345                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72504.513064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72524.226869                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72523.397365                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72504.513064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72524.226869                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72523.397365                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31280                       # number of writebacks
system.l2.writebacks::total                     31280                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50027                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50027                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    131118000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2985814750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3116932750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    131118000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2985814750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3116932750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.816524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.526355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.534345                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.816524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.526355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.534345                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62288.836105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62305.720755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62305.010294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62288.836105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62305.720755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62305.010294                       # average overall mshr miss latency
system.l2.replacements                          42289                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72485                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72485                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72485                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72485                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2065                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2065                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2065                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2065                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1627                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1627                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38819                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2797619500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2797619500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.959774                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959774                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72068.304181                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72068.304181                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2400785000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2400785000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.959774                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.959774                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61845.616837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61845.616837                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            473                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                473                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    152622000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    152622000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.816524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.816524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72504.513064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72504.513064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131118000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131118000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.816524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.816524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62288.836105                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62288.836105                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         41496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677886500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677886500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        50599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         50599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.179905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.179905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74468.471932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74468.471932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    585029750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    585029750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.179905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.179905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64267.796331                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64267.796331                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8101.350262                       # Cycle average of tags in use
system.l2.tags.total_refs                      186204                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50481                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.688596                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.340198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       115.584827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7918.425237                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988934                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6842                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1540121                       # Number of tag accesses
system.l2.tags.data_accesses                  1540121                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002743736250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137506                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29378                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50027                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31280                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50027                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31280                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50027                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31280                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.032275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.141770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.038556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1913     99.58%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.36%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.269131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.255117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.696666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1667     86.78%     86.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.21%     86.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              238     12.39%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.57%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1921                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3201728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     99.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32284504000                       # Total gap between requests
system.mem_ctrls.avgGap                     397069.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3066560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000192                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4172704.885323092341                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 94981071.059504032135                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 61952278.280761331320                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2105                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47922                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31280                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     61652250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1404455750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 732788489500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29288.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29307.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23426741.99                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3067008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3201728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001920                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001920                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2105                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47922                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50027                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31280                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31280                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4172705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     94994947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         99167652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4172705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4172705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     62005800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        62005800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     62005800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4172705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     94994947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       161173452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50020                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31253                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3323                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2019                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2061                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               528233000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250100000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1466108000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10560.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29310.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40026                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28211                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.27                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        13035                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   399.033985                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   206.349930                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   406.113502                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5735     44.00%     44.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1666     12.78%     56.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          656      5.03%     61.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          459      3.52%     65.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          448      3.44%     68.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          276      2.12%     70.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          398      3.05%     73.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          260      1.99%     75.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3137     24.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        13035                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3201280                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000192                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               99.153776                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               61.952278                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50636880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26914140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187339320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83582640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2548297440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3787397490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9208441440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15892609350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.244423                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23878739500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1077960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7329312500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42440160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22553685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169803480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79558020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2548297440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3141171390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9752631840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15756456015                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.027323                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  25304928250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1077960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5903123750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11208                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31280                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10114                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38819                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38819                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11208                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141448                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141448                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141448                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5203648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5203648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5203648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50027                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50027    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50027                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54135250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62533750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             53178                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       103765                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2069                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40446                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40446                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2579                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        50599                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7226                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       272623                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                279849                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       297408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10465920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10763328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42290                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           135913                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006747                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081863                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 134996     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    917      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             135913                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  32286012000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          167667000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3869498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         136567999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
