# RISC-V + ML Coprocessor SoC

A custom System-on-Chip (SoC) featuring a minimal RISC-V CPU and a memory-mapped ML accelerator coprocessor. This project is built in Verilog and goes through the full ASIC flow using open-source tools.

---

## üìÅ Folder Structure

- `rtl/` ‚Äî RTL Verilog source files  
- `testbench/` ‚Äî Testbenches and simulations  
- `synthesis/` ‚Äî Yosys synthesis scripts and reports  
- `openlane/` ‚Äî ASIC layout with OpenLane  
- `doc/` ‚Äî Block diagrams, FSMs, specs  
- `scripts/` ‚Äî Custom utilities  
- `results/` ‚Äî Waveform and layout screenshots  

---

## üîß Tools Used

- Verilog, Icarus Verilog, GTKWave  
- Yosys, OpenLane, Magic VLSI  
- Python (for optional scripting/testing)

---

## ‚úÖ Modules Implemented

| Module        | Description                        | Status                           |
|---------------|------------------------------------|----------------------------------|
| `pc.v`        | Program Counter                    | ‚úÖ Tested in Vivado & iverilog   |
| `instr_mem.v` | Instruction Memory (preloaded ROM) | ‚úÖ Tested in Vivado & iverilog   |
| `regfile.v`   | 32-register file with dual-read, single-write port | ‚úÖ Tested in Vivado & iverilog |
| `alu.v`    | Arithmetic Logic Unit (ALU)     | ‚úÖ Tested in Vivado & iverilog |
| `alu_control.v` | ALU Control Decoder | ‚úÖ Tested in Vivado & iverilog |
| `control.v` | Main Control Unit (Opcode decoder) | ‚úÖ Tested in Vivado & iverilog |
| `imm_gen.v` | Immediate Generator (I/S/B/U/J types) | ‚úÖ Tested in Vivado & iverilog |
---

## ‚ñ∂Ô∏è Running Simulations (Linux)

### ‚ñ∂Ô∏è Simulate the PC module:
```bash
cd testbench
iverilog -o pc_test pc_tb.v ../rtl/pc.v
./pc_test
gtkwave pc.vcd
```

### ‚ñ∂Ô∏è Simulate the Instruction Memory module
```bash
cd testbench
iverilog -o instr_mem_test instr_mem_tb.v ../rtl/instr_mem.v
./instr_mem_test
gtkwave instr_mem.vcd
```

### ‚ñ∂Ô∏è Simulate the Register File Module
```bash
cd testbench
iverilog -o regfile_test regfile_tb.v ../rtl/regfile.v
./regfile_test
gtkwave regfile.vcd
```
### ‚ñ∂Ô∏è Simulate the ALU Module

```bash
cd testbench
iverilog -g2012 -o alu_test alu_tb.sv ../rtl/alu.v
./alu_test > alu_output.txt
gtkwave alu.vcd
```
### ‚ñ∂Ô∏è Simulate the ALU Control Module
```bash
cd testbench
iverilog -g2012 -o alu_control_test alu_control_tb.sv ../rtl/alu_control.v
./alu_control_test > alu_control_output.txt
gtkwave alu_control.vcd
```
### ‚ñ∂Ô∏è Simulate the Main Control Unit Module
```bash
cd testbench
iverilog -g2012 -o control_test control_tb.sv ../rtl/control.v
./control_test > control_output.txt
gtkwave control.vcd
```
### ‚ñ∂Ô∏è Simulate the Immediate Generator Module
```bash
cd testbench
iverilog -g2012 -o imm_gen_test imm_gen_tb.sv ../rtl/imm_gen.v
./imm_gen_test
```
