set ::env(PROJECT_NAME) fast_antilog
set ::env(DESIGN_TOP) AntiLog2
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/fast_antilog/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/fast_antilog/rtl/AntiLog2.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
