<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright (c) 2001-2013 Xilinx Inc, All rights reserved -->

<Project Version="7" Minor="1" Path="C:/Temp/RC/IDE/HWA_system/HWA_system.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="f9d4db4d9651481ea523c47615a6e05a"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="SimulatorLanguage" Val="Verilog"/>
    <Option Name="BoardPart" Val="xilinx.com:zc702:part0:1.0"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../../../temp/rc/checkpoints/static_route_design.dcp">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../temp/rc/solutions/solution_prime/hwa_ip.dcp">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ScopedToCell" Val="HWA_func_0"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../solutions/solution_fib/hwa_ip.dcp">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ScopedToCell" Val="HWA_func_0"/>
          <Attr Name="ScopedToCell" Val="HWA_func_1"/>
          <Attr Name="ScopedToCell" Val="HWA_func_2"/>
          <Attr Name="ScopedToCell" Val="HWA_func_3"/>
          <Attr Name="ScopedToCell" Val="HWA_func_4"/>
          <Attr Name="ScopedToCell" Val="HWA_func_5"/>
          <Attr Name="ScopedToCell" Val="HWA_func_6"/>
          <Attr Name="ScopedToCell" Val="HWA_func_7"/>
          <Attr Name="ScopedToCell" Val="HWA_func_8"/>
          <Attr Name="ScopedToCell" Val="HWA_func_9"/>
          <Attr Name="ScopedToCell" Val="HWA_func_10"/>
          <Attr Name="ScopedToCell" Val="HWA_func_11"/>
          <Attr Name="ScopedToCell" Val="HWA_func_12"/>
          <Attr Name="ScopedToCell" Val="HWA_func_13"/>
          <Attr Name="ScopedToCell" Val="HWA_func_14"/>
          <Attr Name="ScopedToCell" Val="HWA_func_15"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_3/system_HWA_func_0_3.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_processing_system7_0_0/system_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_5/system_HWA_func_0_5.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_4/system_HWA_func_0_4.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_2/system_HWA_func_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_14/system_HWA_func_0_14.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_13/system_HWA_func_0_13.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_12/system_HWA_func_0_12.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_11/system_HWA_func_0_11.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_10/system_HWA_func_0_10.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_9/system_HWA_func_0_9.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_8/system_HWA_func_0_8.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_7/system_HWA_func_0_7.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_6/system_HWA_func_0_6.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="hw_handoff/system.hwh"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_auto_pc_0/system_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_xbar_0/system_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_17/system_HWA_func_0_17.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_16/system_HWA_func_0_16.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_HWA_func_0_15/system_HWA_func_0_15.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="system_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="hdl/system.v"/>
      </File>
      <File Path="$PPRDIR/../../../../temp/rc/solutions/solution_prime/impl/ip/hdl/verilog/temp.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="system"/>
        <Option Name="IPRepoPath" Val="$PPRDIR/../../solution_gcd_all_addr/impl/ip"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/system.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PIOPLANDIR/constrs_1/designprops.xml">
        <FileInfo SFType="CompatPartsDb"/>
      </File>
      <File Path="$PIOPLANDIR/constrs_1/usercols.xml">
        <FileInfo SFType="UserColsDb"/>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/system.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
