

================================================================
== Vivado HLS Report for 'peaks'
================================================================
* Date:           Mon May 08 22:12:57 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        peaks
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.10|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  113|  113|  114|  114|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_shift_buf  |    5|    5|         2|          -|          -|     3|    no    |
        |- Local_Maxima      |  105|  105|         7|          1|          1|   100|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     57|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     150|    496|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    148|
|Register         |        -|      -|     134|     73|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     284|    774|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------+--------------------------+---------+-------+----+-----+
    |peaks_fcmp_32ns_32ns_1_4_U0  |peaks_fcmp_32ns_32ns_1_4  |        0|      0|  75|  248|
    |peaks_fcmp_32ns_32ns_1_4_U1  |peaks_fcmp_32ns_32ns_1_4  |        0|      0|  75|  248|
    +-----------------------------+--------------------------+---------+-------+----+-----+
    |Total                        |                          |        0|      0| 150|  496|
    +-----------------------------+--------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_191_p2          |     +    |      0|  0|   7|           7|           1|
    |indvarinc_fu_157_p2  |     +    |      0|  0|   2|           2|           1|
    |ap_sig_bdd_57        |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_324_p2    |    and   |      0|  0|   1|           1|           1|
    |tmp_11_fu_308_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_15_fu_314_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_17_fu_318_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_9_fu_304_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_185_p2   |   icmp   |      0|  0|   3|           7|           6|
    |notlhs4_fu_251_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs8_fu_286_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_215_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs5_fu_257_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs9_fu_292_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_221_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_1_fu_173_p2      |   icmp   |      0|  0|   2|           2|           3|
    |ap_sig_bdd_77        |    or    |      0|  0|   1|           1|           1|
    |tmp_14_fu_298_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_2_fu_227_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_7_fu_263_p2      |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  57|         121|          30|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   1|          6|    1|          6|
    |ap_reg_ppiten_pp0_it1        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it2        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it6        |   1|          2|    1|          2|
    |invdar_reg_100               |   2|          2|    2|          4|
    |shift_buf_1_2_phi_fu_126_p4  |  32|          2|   32|         64|
    |shift_buf_1_2_reg_123        |  32|          2|   32|         64|
    |shift_buf_1_9_phi_fu_138_p4  |  32|          2|   32|         64|
    |shift_buf_1_9_reg_133        |  32|          2|   32|         64|
    |tmp_6_phi_fu_115_p4          |   7|          2|    7|         14|
    |tmp_6_reg_111                |   7|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 148|         26|  148|        300|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   5|   0|    5|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6  |   1|   0|    1|          0|
    |exitcond_reg_364       |   1|   0|    1|          0|
    |i_reg_368              |   7|   0|    7|          0|
    |indvarinc_reg_345      |   2|   0|    2|          0|
    |invdar_reg_100         |   2|   0|    2|          0|
    |or_cond_reg_406        |   1|   0|    1|          0|
    |shift_buf_1_2_reg_123  |  32|   0|   32|          0|
    |shift_buf_1_9_reg_133  |  32|   0|   32|          0|
    |tmp_11_reg_396         |   1|   0|    1|          0|
    |tmp_14_reg_391         |   1|   0|    1|          0|
    |tmp_17_reg_401         |   1|   0|    1|          0|
    |tmp_1_reg_350          |   1|   0|    1|          0|
    |tmp_20_reg_373         |  32|   0|   32|          0|
    |tmp_2_reg_380          |   1|   0|    1|          0|
    |tmp_6_reg_111          |   7|   0|    7|          0|
    |tmp_7_reg_385          |   1|   0|    1|          0|
    |exitcond_reg_364       |   0|   1|    1|          0|
    |shift_buf_1_9_reg_133  |   0|  32|   32|          0|
    |tmp_20_reg_373         |   0|  32|   32|          0|
    |tmp_2_reg_380          |   0|   1|    1|          0|
    |tmp_6_reg_111          |   0|   7|    7|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 134|  73|  207|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     peaks    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     peaks    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     peaks    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     peaks    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     peaks    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     peaks    | return value |
|samples_V_dout      |  in |   32|   ap_fifo  |   samples_V  |    pointer   |
|samples_V_empty_n   |  in |    1|   ap_fifo  |   samples_V  |    pointer   |
|samples_V_read      | out |    1|   ap_fifo  |   samples_V  |    pointer   |
|amplitude_V_din     | out |   32|   ap_fifo  |  amplitude_V |    pointer   |
|amplitude_V_full_n  |  in |    1|   ap_fifo  |  amplitude_V |    pointer   |
|amplitude_V_write   | out |    1|   ap_fifo  |  amplitude_V |    pointer   |
|locations_V_din     | out |   32|   ap_fifo  |  locations_V |    pointer   |
|locations_V_full_n  |  in |    1|   ap_fifo  |  locations_V |    pointer   |
|locations_V_write   | out |    1|   ap_fifo  |  locations_V |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

