=====
SETUP
0.669
17.039
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.480
7.851
u_v9958/u_timing_control/u_ssg/n322_s1
7.851
7.886
u_v9958/u_timing_control/u_ssg/n321_s
7.886
7.921
u_v9958/u_timing_control/u_ssg/n320_s
7.921
8.391
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.788
9.159
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.159
9.629
u_v9958/u_timing_control/u_screen_mode/n314_s
10.064
10.634
u_v9958/u_timing_control/u_screen_mode/n313_s
10.634
11.104
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.501
11.872
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.872
12.342
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
12.760
13.131
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.131
13.166
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.166
13.201
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.201
13.236
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.236
13.706
u_v9958/u_timing_control/u_screen_mode/n692_s9
14.120
14.669
u_v9958/u_timing_control/u_screen_mode/n692_s5
14.841
15.212
u_v9958/u_timing_control/u_screen_mode/n692_s3
15.609
16.164
u_v9958/u_timing_control/u_screen_mode/n692_s1
16.577
17.039
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0
17.039
=====
SETUP
1.044
16.665
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.480
7.851
u_v9958/u_timing_control/u_ssg/n322_s1
7.851
7.886
u_v9958/u_timing_control/u_ssg/n321_s
7.886
7.921
u_v9958/u_timing_control/u_ssg/n320_s
7.921
8.391
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.788
9.159
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.159
9.629
u_v9958/u_timing_control/u_screen_mode/n314_s
10.064
10.634
u_v9958/u_timing_control/u_screen_mode/n313_s
10.634
11.104
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.501
11.872
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.872
12.342
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
12.760
13.131
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.131
13.166
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.166
13.201
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.201
13.236
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.236
13.272
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
13.272
13.307
u_v9958/u_timing_control/u_screen_mode/n690_s6
14.190
14.643
u_v9958/u_timing_control/u_screen_mode/n690_s3
15.554
15.925
u_v9958/u_timing_control/u_screen_mode/n690_s1
16.095
16.665
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0
16.665
=====
SETUP
1.141
16.567
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.480
7.851
u_v9958/u_timing_control/u_ssg/n322_s1
7.851
7.886
u_v9958/u_timing_control/u_ssg/n321_s
7.886
7.921
u_v9958/u_timing_control/u_ssg/n320_s
7.921
8.391
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.788
9.159
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.159
9.629
u_v9958/u_timing_control/u_screen_mode/n314_s
10.064
10.634
u_v9958/u_timing_control/u_screen_mode/n313_s
10.634
11.104
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.501
11.872
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.872
12.342
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
12.760
13.131
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.131
13.166
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.166
13.201
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.201
13.236
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.236
13.272
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
13.272
13.742
u_v9958/u_timing_control/u_screen_mode/n691_s9
14.155
14.608
u_v9958/u_timing_control/u_screen_mode/n691_s5
15.005
15.554
u_v9958/u_timing_control/u_screen_mode/n691_s3
15.555
16.104
u_v9958/u_timing_control/u_screen_mode/n691_s1
16.105
16.567
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0
16.567
=====
SETUP
1.153
16.555
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.480
7.851
u_v9958/u_timing_control/u_ssg/n322_s1
7.851
7.886
u_v9958/u_timing_control/u_ssg/n321_s
7.886
7.921
u_v9958/u_timing_control/u_ssg/n320_s
7.921
8.391
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.788
9.159
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.159
9.629
u_v9958/u_timing_control/u_screen_mode/n314_s
10.064
10.634
u_v9958/u_timing_control/u_screen_mode/n313_s
10.634
11.104
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.501
11.872
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.872
12.342
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
12.760
13.131
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.131
13.166
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.166
13.201
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.201
13.671
u_v9958/u_timing_control/u_screen_mode/n693_s13
14.084
14.546
u_v9958/u_timing_control/u_screen_mode/n693_s8
14.548
15.001
u_v9958/u_timing_control/u_screen_mode/n693_s4
15.414
15.984
u_v9958/u_timing_control/u_screen_mode/n693_s1
15.985
16.555
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0
16.555
=====
SETUP
1.322
16.387
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.480
7.851
u_v9958/u_timing_control/u_ssg/n322_s1
7.851
7.886
u_v9958/u_timing_control/u_ssg/n321_s
7.886
7.921
u_v9958/u_timing_control/u_ssg/n320_s
7.921
8.391
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.788
9.159
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.159
9.629
u_v9958/u_timing_control/u_screen_mode/n314_s
10.064
10.634
u_v9958/u_timing_control/u_screen_mode/n313_s
10.634
11.104
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.501
11.872
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.872
12.342
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
12.760
13.131
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.131
13.601
u_v9958/u_timing_control/u_screen_mode/n695_s8
14.257
14.719
u_v9958/u_timing_control/u_screen_mode/n695_s5
14.720
15.269
u_v9958/u_timing_control/u_screen_mode/n695_s2
15.442
15.813
u_v9958/u_timing_control/u_screen_mode/n695_s1
15.817
16.387
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0
16.387
=====
SETUP
1.371
16.338
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.480
7.851
u_v9958/u_timing_control/u_ssg/n322_s1
7.851
7.886
u_v9958/u_timing_control/u_ssg/n321_s
7.886
7.921
u_v9958/u_timing_control/u_ssg/n320_s
7.921
8.391
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.788
9.159
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.159
9.629
u_v9958/u_timing_control/u_screen_mode/n314_s
10.064
10.634
u_v9958/u_timing_control/u_screen_mode/n313_s
10.634
11.104
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.501
11.872
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.872
12.342
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
12.760
13.131
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.131
13.166
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.166
13.636
u_v9958/u_timing_control/u_screen_mode/n694_s12
14.276
14.738
u_v9958/u_timing_control/u_screen_mode/n694_s6
14.739
15.201
u_v9958/u_timing_control/u_screen_mode/n694_s3
15.202
15.719
u_v9958/u_timing_control/u_screen_mode/n694_s1
15.967
16.338
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0
16.338
=====
SETUP
1.548
16.161
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.480
7.851
u_v9958/u_timing_control/u_ssg/n322_s1
7.851
7.886
u_v9958/u_timing_control/u_ssg/n321_s
7.886
7.921
u_v9958/u_timing_control/u_ssg/n320_s
7.921
8.391
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.788
9.159
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.159
9.629
u_v9958/u_timing_control/u_screen_mode/n316_s
10.064
10.435
u_v9958/u_timing_control/u_screen_mode/n315_s
10.435
10.905
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.302
11.673
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.673
12.143
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_8_s
12.557
12.928
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
12.928
13.398
u_v9958/u_timing_control/u_screen_mode/n696_s8
13.811
14.182
u_v9958/u_timing_control/u_screen_mode/n696_s3
14.838
15.393
u_v9958/u_timing_control/u_screen_mode/n696_s1
15.790
16.161
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0
16.161
=====
SETUP
1.908
15.801
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n5614_s4
9.936
10.453
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8
11.131
11.680
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
11.853
12.306
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.274
13.829
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.324
14.786
u_v9958/u_command/u_cache/ff_vram_data_mask_0_s0
15.801
=====
SETUP
2.065
15.644
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.480
7.851
u_v9958/u_timing_control/u_ssg/n322_s1
7.851
7.886
u_v9958/u_timing_control/u_ssg/n321_s
7.886
7.921
u_v9958/u_timing_control/u_ssg/n320_s
7.921
8.391
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.788
9.159
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.159
9.629
u_v9958/u_timing_control/u_screen_mode/n316_s
10.064
10.435
u_v9958/u_timing_control/u_screen_mode/n315_s
10.435
10.905
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.302
11.673
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.673
12.143
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_8_s
12.557
12.928
u_v9958/u_timing_control/u_screen_mode/n697_s8
13.583
14.132
u_v9958/u_timing_control/u_screen_mode/n697_s2
14.305
14.860
u_v9958/u_timing_control/u_screen_mode/n697_s1
15.273
15.644
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_8_s0
15.644
=====
SETUP
2.077
15.632
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n5614_s4
9.936
10.453
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8
11.131
11.680
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
11.853
12.306
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.274
13.829
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.324
14.786
u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0
15.632
=====
SETUP
2.109
15.600
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n5614_s4
9.936
10.453
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8
11.131
11.680
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
11.853
12.306
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.274
13.829
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.324
14.786
u_v9958/u_command/u_cache/ff_vram_data_mask_3_s0
15.600
=====
SETUP
2.114
15.595
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n55_s0
7.572
8.142
u_v9958/u_command/u_cache/n56_s0
8.142
8.177
u_v9958/u_command/u_cache/n57_s0
8.177
8.212
u_v9958/u_command/u_cache/n58_s0
8.212
8.247
u_v9958/u_command/u_cache/n59_s0
8.247
8.282
u_v9958/u_command/u_cache/n60_s0
8.282
8.318
u_v9958/u_command/u_cache/n61_s0
8.318
8.353
u_v9958/u_command/u_cache/n62_s0
8.353
8.388
u_v9958/u_command/u_cache/n63_s0
8.388
8.423
u_v9958/u_command/u_cache/n64_s0
8.423
8.458
u_v9958/u_command/u_cache/n65_s0
8.458
8.494
u_v9958/u_command/u_cache/n66_s0
8.494
8.529
u_v9958/u_command/u_cache/n67_s0
8.529
8.564
u_v9958/u_command/u_cache/n68_s0
8.564
8.599
u_v9958/u_command/u_cache/n69_s0
8.599
8.634
u_v9958/u_command/u_cache/ff_cache1_already_read_s7
9.850
10.367
u_v9958/u_command/u_cache/n1505_s10
11.087
11.642
u_v9958/u_command/u_cache/ff_cache0_data_mask_2_s9
12.584
13.101
u_v9958/u_command/u_cache/ff_cache0_data_mask_0_s6
13.516
14.086
u_v9958/u_command/u_cache/ff_cache0_data_mask_0_s5
14.087
14.636
u_v9958/u_command/u_cache/ff_cache0_data_mask_0_s0
15.595
=====
SETUP
2.118
15.591
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n5614_s4
9.936
10.453
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8
11.131
11.680
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
11.853
12.306
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.274
13.829
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.324
14.786
u_v9958/u_command/u_cache/ff_vram_address_15_s0
15.591
=====
SETUP
2.126
15.583
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n5614_s4
9.936
10.453
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8
11.131
11.680
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
11.853
12.306
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.274
13.829
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.324
14.786
u_v9958/u_command/u_cache/ff_vram_data_mask_1_s0
15.583
=====
SETUP
2.149
15.560
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n5614_s4
9.936
10.453
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8
11.131
11.680
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
11.853
12.306
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.274
13.829
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.324
14.786
u_v9958/u_command/u_cache/ff_vram_write_s0
15.560
=====
SETUP
2.149
15.560
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n5614_s4
9.936
10.453
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8
11.131
11.680
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
11.853
12.306
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.274
13.829
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.324
14.786
u_v9958/u_command/u_cache/ff_vram_address_10_s0
15.560
=====
SETUP
2.152
15.557
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n5614_s4
9.936
10.453
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8
11.131
11.680
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
11.853
12.306
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.274
13.829
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.324
14.786
u_v9958/u_command/u_cache/ff_vram_address_4_s0
15.557
=====
SETUP
2.152
15.557
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n5614_s4
9.936
10.453
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8
11.131
11.680
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
11.853
12.306
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.274
13.829
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.324
14.786
u_v9958/u_command/u_cache/ff_vram_address_11_s0
15.557
=====
SETUP
2.152
15.557
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n5614_s4
9.936
10.453
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8
11.131
11.680
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
11.853
12.306
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.274
13.829
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.324
14.786
u_v9958/u_command/u_cache/ff_vram_address_14_s0
15.557
=====
SETUP
2.158
15.551
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n5614_s4
9.936
10.453
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8
11.131
11.680
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
11.853
12.306
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.274
13.829
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.324
14.786
u_v9958/u_command/u_cache/ff_vram_address_12_s0
15.551
=====
SETUP
2.162
15.547
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.480
7.851
u_v9958/u_timing_control/u_ssg/n322_s1
7.851
7.886
u_v9958/u_timing_control/u_ssg/n321_s
7.886
7.921
u_v9958/u_timing_control/u_ssg/n320_s
7.921
8.391
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.788
9.159
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.159
9.629
u_v9958/u_timing_control/u_screen_mode/n316_s
10.064
10.435
u_v9958/u_timing_control/u_screen_mode/n315_s
10.435
10.905
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.302
11.673
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.673
12.143
u_v9958/u_timing_control/u_screen_mode/n698_s10
12.949
13.466
u_v9958/u_timing_control/u_screen_mode/n698_s8
13.879
14.341
u_v9958/u_timing_control/u_screen_mode/n698_s3
14.343
14.913
u_v9958/u_timing_control/u_screen_mode/n698_s1
15.085
15.547
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_7_s0
15.547
=====
SETUP
2.202
15.507
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n5614_s4
9.936
10.453
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8
11.131
11.680
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
11.853
12.306
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.274
13.829
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.324
14.786
u_v9958/u_command/u_cache/ff_vram_address_2_s0
15.507
=====
SETUP
2.248
15.461
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n55_s0
7.572
8.142
u_v9958/u_command/u_cache/n56_s0
8.142
8.177
u_v9958/u_command/u_cache/n57_s0
8.177
8.212
u_v9958/u_command/u_cache/n58_s0
8.212
8.247
u_v9958/u_command/u_cache/n59_s0
8.247
8.282
u_v9958/u_command/u_cache/n60_s0
8.282
8.318
u_v9958/u_command/u_cache/n61_s0
8.318
8.353
u_v9958/u_command/u_cache/n62_s0
8.353
8.388
u_v9958/u_command/u_cache/n63_s0
8.388
8.423
u_v9958/u_command/u_cache/n64_s0
8.423
8.458
u_v9958/u_command/u_cache/n65_s0
8.458
8.494
u_v9958/u_command/u_cache/n66_s0
8.494
8.529
u_v9958/u_command/u_cache/n67_s0
8.529
8.564
u_v9958/u_command/u_cache/n68_s0
8.564
8.599
u_v9958/u_command/u_cache/n69_s0
8.599
8.634
u_v9958/u_command/u_cache/ff_cache1_already_read_s7
9.850
10.367
u_v9958/u_command/u_cache/n1505_s10
11.087
11.642
u_v9958/u_command/u_cache/ff_cache0_data_mask_2_s9
12.584
13.101
u_v9958/u_command/u_cache/ff_cache0_data_mask_2_s7
13.518
14.067
u_v9958/u_command/u_cache/ff_cache0_data_mask_2_s6
14.069
14.531
u_v9958/u_command/u_cache/ff_cache0_data_mask_2_s0
15.461
=====
SETUP
2.294
15.414
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.480
7.851
u_v9958/u_timing_control/u_ssg/n322_s1
7.851
7.886
u_v9958/u_timing_control/u_ssg/n321_s
7.886
7.921
u_v9958/u_timing_control/u_ssg/n320_s
7.921
8.391
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.788
9.159
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.159
9.194
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
9.194
9.664
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_6_s
10.079
10.649
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_7_s
10.649
11.119
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_7_s
12.358
12.875
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s7
13.515
13.977
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s4
13.979
14.528
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s3
14.700
15.270
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1
15.414
=====
SETUP
2.332
15.376
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n5614_s4
9.936
10.453
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8
11.131
11.680
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s4
11.853
12.306
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.274
13.829
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.324
14.786
u_v9958/u_command/u_cache/ff_vram_address_6_s0
15.376
=====
HOLD
0.230
5.822
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.822
=====
HOLD
0.230
5.822
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.822
=====
HOLD
0.230
5.822
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.822
=====
HOLD
0.230
5.822
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.822
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_1_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s
5.666
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_color_2_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_5_s
5.669
=====
HOLD
0.316
5.670
5.353
u_v9958/u_video_out/ff_tap0_b_6_s0
5.343
5.545
u_v9958/u_video_out/ff_tap1_b_0_s6
5.670
=====
HOLD
0.330
5.685
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_b_2_s0
5.685
=====
HOLD
0.344
5.697
5.353
u_v9958/u_video_out/ff_tap1_b_0_s2
5.343
5.545
u_v9958/u_video_out/ff_tap1_r_0_s6
5.697
=====
HOLD
0.351
5.943
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.943
=====
HOLD
0.352
5.944
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.944
=====
HOLD
0.352
5.944
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.944
=====
HOLD
0.360
5.821
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_8_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.821
=====
HOLD
0.360
5.821
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.821
=====
HOLD
0.360
5.821
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_8_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.821
=====
HOLD
0.360
5.821
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.821
=====
HOLD
0.364
5.956
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_21_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.956
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_22_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_20_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_19_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_18_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.366
5.958
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.958
=====
HOLD
0.366
5.958
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.958
=====
HOLD
0.367
5.960
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.960
