#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Feb  4 18:34:25 2018
# Process ID: 914
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3
# Command line: vivado
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.xpr
launch_simulation
export_ip_user_files -of_objects  [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.srcs/sim_1/new/top.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.srcs/sim_1/new/top.v
file delete -force /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.srcs/sim_1/new/top.v
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
startgroup
make_bd_pins_external  [get_bd_cells sim_clk_gen_0]
make_bd_intf_pins_external  [get_bd_cells sim_clk_gen_0]
endgroup
delete_bd_objs [get_bd_nets sim_clk_gen_0_clk] [get_bd_ports clk_0]
delete_bd_objs [get_bd_nets sim_clk_gen_0_sync_rst] [get_bd_ports sync_rst_0]
save_bd_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_target all [get_files  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_sim_clk_gen_0_0] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_sim_clk_gen_0_0_synth_1
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth2017_3/synth2017_3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
close_project
create_project synth_test_3 /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3 -part xc7a50tcsg324-1
create_bd_design -srcset sim_1 "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
save_bd_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd] -top
add_files -fileset sim_1 -norecurse /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd}
startgroup
make_bd_pins_external  [get_bd_cells sim_clk_gen_0]
make_bd_intf_pins_external  [get_bd_cells sim_clk_gen_0]
endgroup
save_bd_design
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd] -top
generate_target Simulation [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
delete_bd_objs [get_bd_nets sim_clk_gen_0_clk] [get_bd_ports clk_0]
delete_bd_objs [get_bd_nets sim_clk_gen_0_sync_rst] [get_bd_ports sync_rst_0]
startgroup
create_bd_port -dir O -type clk clk
connect_bd_net [get_bd_pins /sim_clk_gen_0/clk] [get_bd_ports clk]
endgroup
startgroup
create_bd_port -dir O -type rst sync_rst
connect_bd_net [get_bd_pins /sim_clk_gen_0/sync_rst] [get_bd_ports sync_rst]
endgroup
save_bd_design
regenerate_bd_layout
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd] -top
generate_target Simulation [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
delete_bd_objs [get_bd_nets sim_clk_gen_0_clk] [get_bd_ports clk]
delete_bd_objs [get_bd_nets sim_clk_gen_0_sync_rst] [get_bd_ports sync_rst]
startgroup
make_bd_pins_external  [get_bd_pins sim_clk_gen_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins sim_clk_gen_0/sync_rst]
endgroup
save_bd_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd] -top
generate_target Simulation [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.srcs/sim_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.3/synth_test_3/synth_test_3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
