#ifndef BCM2711_I2C_REGISTER_MAPPING_H
#define BCM2711_I2C_REGISTER_MAPPING_H

/*
 * I2C2 & I2C7 are used by the HDMI interfaces. They should not be used for peripherals.
 */

#ifdef I2C_ADDR_32BIT
#define I2C0_BASE_ADDR 0x7E205000
#define I2C1_BASE_ADDR 0x7E804000
#define I2C3_BASE_ADDR 0x7E205600
#define I2C4_BASE_ADDR 0x7E205800
#define I2C5_BASE_ADDR 0x7E205A80
#define I2C6_BASE_ADDR 0x7E205C00
#define I2C0_CTRL_REG_ADDR 0x7E205000
#define I2C1_CTRL_REG_ADDR 0x7E804000
#define I2C3_CTRL_REG_ADDR 0x7E205600
#define I2C4_CTRL_REG_ADDR 0x7E205800
#define I2C5_CTRL_REG_ADDR 0x7E205A80
#define I2C6_CTRL_REG_ADDR 0x7E205C00
#define I2C0_STATUS_REG_ADDR 0x7E205004
#define I2C1_STATUS_REG_ADDR 0x7E804004
#define I2C3_STATUS_REG_ADDR 0x7E205604
#define I2C4_STATUS_REG_ADDR 0x7E205804
#define I2C5_STATUS_REG_ADDR 0x7E205A84
#define I2C6_STATUS_REG_ADDR 0x7E205C04
#define I2C0_DATALENGTH_REG_ADDR 0x7E205008
#define I2C1_DATALENGTH_REG_ADDR 0x7E804008
#define I2C3_DATALENGTH_REG_ADDR 0x7E205608
#define I2C4_DATALENGTH_REG_ADDR 0x7E205808
#define I2C5_DATALENGTH_REG_ADDR 0x7E205A88
#define I2C6_DATALENGTH_REG_ADDR 0x7E205C08
#define I2C0_SLAVEADDR_REG_ADDR 0x7E20500C
#define I2C1_SLAVEADDR_REG_ADDR 0x7E80400C
#define I2C3_SLAVEADDR_REG_ADDR 0x7E20560C
#define I2C4_SLAVEADDR_REG_ADDR 0x7E20580C
#define I2C5_SLAVEADDR_REG_ADDR 0x7E205A8C
#define I2C6_SLAVEADDR_REG_ADDR 0x7E205C0C
#define I2C0_DATAFIFO_REG_ADDR 0x7E205010
#define I2C1_DATAFIFO_REG_ADDR 0x7E804010
#define I2C3_DATAFIFO_REG_ADDR 0x7E205610
#define I2C4_DATAFIFO_REG_ADDR 0x7E205810
#define I2C5_DATAFIFO_REG_ADDR 0x7E205A90
#define I2C6_DATAFIFO_REG_ADDR 0x7E205C10
#define I2C0_CLKDIV_REG_ADDR 0x7E205014
#define I2C1_CLKDIV_REG_ADDR 0x7E804014
#define I2C3_CLKDIV_REG_ADDR 0x7E205614
#define I2C4_CLKDIV_REG_ADDR 0x7E205814
#define I2C5_CLKDIV_REG_ADDR 0x7E205A94
#define I2C6_CLKDIV_REG_ADDR 0x7E205C14
#define I2C0_DATADELAY_REG_ADDR 0x7E205018
#define I2C1_DATADELAY_REG_ADDR 0x7E804018
#define I2C3_DATADELAY_REG_ADDR 0x7E205618
#define I2C4_DATADELAY_REG_ADDR 0x7E205818
#define I2C5_DATADELAY_REG_ADDR 0x7E205A98
#define I2C6_DATADELAY_REG_ADDR 0x7E205C18
#define I2C0_CLKTIMEOUT_REG_ADDR 0x7E20501C
#define I2C1_CLKTIMEOUT_REG_ADDR 0x7E80401C
#define I2C3_CLKTIMEOUT_REG_ADDR 0x7E20561C
#define I2C4_CLKTIMEOUT_REG_ADDR 0x7E20581C
#define I2C5_CLKTIMEOUT_REG_ADDR 0x7E205A9C
#define I2C6_CLKTIMEOUT_REG_ADDR 0x7E205C1C
#endif //I2C_ADDR_32BIT

#ifdef I2C_ADDR_35BIT
#define I2C0_BASE_ADDR 0x47E205000
#define I2C1_BASE_ADDR 0x47E804000
#define I2C3_BASE_ADDR 0x47E205600
#define I2C4_BASE_ADDR 0x47E205800
#define I2C5_BASE_ADDR 0x47E205A80
#define I2C6_BASE_ADDR 0x47E205C00
#define I2C0_CTRL_REG_ADDR 0x47E205000
#define I2C1_CTRL_REG_ADDR 0x47E804000
#define I2C3_CTRL_REG_ADDR 0x47E205600
#define I2C4_CTRL_REG_ADDR 0x47E205800
#define I2C5_CTRL_REG_ADDR 0x47E205A80
#define I2C6_CTRL_REG_ADDR 0x47E205C00
#define I2C0_STATUS_REG_ADDR 0x47E205004
#define I2C1_STATUS_REG_ADDR 0x47E804004
#define I2C3_STATUS_REG_ADDR 0x47E205604
#define I2C4_STATUS_REG_ADDR 0x47E205804
#define I2C5_STATUS_REG_ADDR 0x47E205A84
#define I2C6_STATUS_REG_ADDR 0x47E205C04
#define I2C0_DATALENGTH_REG_ADDR 0x47E205008
#define I2C1_DATALENGTH_REG_ADDR 0x47E804008
#define I2C3_DATALENGTH_REG_ADDR 0x47E205608
#define I2C4_DATALENGTH_REG_ADDR 0x47E205808
#define I2C5_DATALENGTH_REG_ADDR 0x47E205A88
#define I2C6_DATALENGTH_REG_ADDR 0x47E205C08
#define I2C0_SLAVEADDR_REG_ADDR 0x47E20500C
#define I2C1_SLAVEADDR_REG_ADDR 0x47E80400C
#define I2C3_SLAVEADDR_REG_ADDR 0x47E20560C
#define I2C4_SLAVEADDR_REG_ADDR 0x47E20580C
#define I2C5_SLAVEADDR_REG_ADDR 0x47E205A8C
#define I2C6_SLAVEADDR_REG_ADDR 0x47E205C0C
#define I2C0_DATAFIFO_REG_ADDR 0x47E205010
#define I2C1_DATAFIFO_REG_ADDR 0x47E804010
#define I2C3_DATAFIFO_REG_ADDR 0x47E205610
#define I2C4_DATAFIFO_REG_ADDR 0x47E205810
#define I2C5_DATAFIFO_REG_ADDR 0x47E205A90
#define I2C6_DATAFIFO_REG_ADDR 0x47E205C10
#define I2C0_CLKDIV_REG_ADDR 0x47E205014
#define I2C1_CLKDIV_REG_ADDR 0x47E804014
#define I2C3_CLKDIV_REG_ADDR 0x47E205614
#define I2C4_CLKDIV_REG_ADDR 0x47E205814
#define I2C5_CLKDIV_REG_ADDR 0x47E205A94
#define I2C6_CLKDIV_REG_ADDR 0x47E205C14
#define I2C0_DATADELAY_REG_ADDR 0x47E205018
#define I2C1_DATADELAY_REG_ADDR 0x47E804018
#define I2C3_DATADELAY_REG_ADDR 0x47E205618
#define I2C4_DATADELAY_REG_ADDR 0x47E205818
#define I2C5_DATADELAY_REG_ADDR 0x47E205A98
#define I2C6_DATADELAY_REG_ADDR 0x47E205C18
#define I2C0_CLKTIMEOUT_REG_ADDR 0x47E20501C
#define I2C1_CLKTIMEOUT_REG_ADDR 0x47E80401C
#define I2C3_CLKTIMEOUT_REG_ADDR 0x47E20561C
#define I2C4_CLKTIMEOUT_REG_ADDR 0x47E20581C
#define I2C5_CLKTIMEOUT_REG_ADDR 0x47E205A9C
#define I2C6_CLKTIMEOUT_REG_ADDR 0x47E205C1C
#endif //I2C_ADDR_35BIT

#ifdef I2C_ADDR_LPMODE
#define I2C0_BASE_ADDR 0xFE205000
#define I2C1_BASE_ADDR 0xFE804000
#define I2C3_BASE_ADDR 0xFE205600
#define I2C4_BASE_ADDR 0xFE205800
#define I2C5_BASE_ADDR 0xFE205A80
#define I2C6_BASE_ADDR 0xFE205C00
#define I2C0_CTRL_REG_ADDR 0xFE205000
#define I2C1_CTRL_REG_ADDR 0xFE804000
#define I2C3_CTRL_REG_ADDR 0xFE205600
#define I2C4_CTRL_REG_ADDR 0xFE205800
#define I2C5_CTRL_REG_ADDR 0xFE205A80
#define I2C6_CTRL_REG_ADDR 0xFE205C00
#define I2C0_STATUS_REG_ADDR 0xFE205004
#define I2C1_STATUS_REG_ADDR 0xFE804004
#define I2C3_STATUS_REG_ADDR 0xFE205604
#define I2C4_STATUS_REG_ADDR 0xFE205804
#define I2C5_STATUS_REG_ADDR 0xFE205A84
#define I2C6_STATUS_REG_ADDR 0xFE205C04
#define I2C0_DATALENGTH_REG_ADDR 0xFE205008
#define I2C1_DATALENGTH_REG_ADDR 0xFE804008
#define I2C3_DATALENGTH_REG_ADDR 0xFE205608
#define I2C4_DATALENGTH_REG_ADDR 0xFE205808
#define I2C5_DATALENGTH_REG_ADDR 0xFE205A88
#define I2C6_DATALENGTH_REG_ADDR 0xFE205C08
#define I2C0_SLAVEADDR_REG_ADDR 0xFE20500C
#define I2C1_SLAVEADDR_REG_ADDR 0xFE80400C
#define I2C3_SLAVEADDR_REG_ADDR 0xFE20560C
#define I2C4_SLAVEADDR_REG_ADDR 0xFE20580C
#define I2C5_SLAVEADDR_REG_ADDR 0xFE205A8C
#define I2C6_SLAVEADDR_REG_ADDR 0xFE205C0C
#define I2C0_DATAFIFO_REG_ADDR 0xFE205010
#define I2C1_DATAFIFO_REG_ADDR 0xFE804010
#define I2C3_DATAFIFO_REG_ADDR 0xFE205610
#define I2C4_DATAFIFO_REG_ADDR 0xFE205810
#define I2C5_DATAFIFO_REG_ADDR 0xFE205A90
#define I2C6_DATAFIFO_REG_ADDR 0xFE205C10
#define I2C0_CLKDIV_REG_ADDR 0xFE205014
#define I2C1_CLKDIV_REG_ADDR 0xFE804014
#define I2C3_CLKDIV_REG_ADDR 0xFE205614
#define I2C4_CLKDIV_REG_ADDR 0xFE205814
#define I2C5_CLKDIV_REG_ADDR 0xFE205A94
#define I2C6_CLKDIV_REG_ADDR 0xFE205C14
#define I2C0_DATADELAY_REG_ADDR 0xFE205018
#define I2C1_DATADELAY_REG_ADDR 0xFE804018
#define I2C3_DATADELAY_REG_ADDR 0xFE205618
#define I2C4_DATADELAY_REG_ADDR 0xFE205818
#define I2C5_DATADELAY_REG_ADDR 0xFE205A98
#define I2C6_DATADELAY_REG_ADDR 0xFE205C18
#define I2C0_CLKTIMEOUT_REG_ADDR 0xFE20501C
#define I2C1_CLKTIMEOUT_REG_ADDR 0xFE80401C
#define I2C3_CLKTIMEOUT_REG_ADDR 0xFE20561C
#define I2C4_CLKTIMEOUT_REG_ADDR 0xFE20581C
#define I2C5_CLKTIMEOUT_REG_ADDR 0xFE205A9C
#define I2C6_CLKTIMEOUT_REG_ADDR 0xFE205C1C
#endif //I2C_ADDR_LPMODE

#define I2C_MAPPING_SIZE_BYTES 32

#define I2C_MAPPING_BYTEP_SIZE 32

#define I2C_CTRL_BYTEP_POS 0
#define I2C_STATUS_BYTEP_POS 4
#define I2C_DATALENGTH_BYTEP_POS 8
#define I2C_SLAVEADDR_BYTEP_POS 12
#define I2C_DATAFIFO_BYTEP_POS 16
#define I2C_CLKDIV_BYTEP_POS 20
#define I2C_DATADELAY_BYTEP_POS 24
#define I2C_CLKTIMEOUT_BYTEP_POS 28

#define I2C_MAPPING_UINTP_SIZE 8

#define I2C_CTRL_UINTP_POS 0
#define I2C_STATUS_UINTP_POS 1
#define I2C_DATALENGTH_UINTP_POS 2
#define I2C_SLAVEADDR_UINTP_POS 3
#define I2C_DATAFIFO_UINTP_POS 4
#define I2C_CLKDIV_UINTP_POS 5
#define I2C_DATADELAY_UINTP_POS 6
#define I2C_CLKTIMEOUT_UINTP_POS 7

#endif
