Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_editions/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5b40f64eb441433caf52cfffdb70d92c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FourBitAdder_tb_func_impl xil_defaultlib.FourBitAdder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111010001110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000000101110001...]
Compiling architecture structure of entity xil_defaultlib.FourBitAdder_ZedBoard [fourbitadder_zedboard_default]
Compiling architecture behavioral of entity xil_defaultlib.fourbitadder_tb
Built simulation snapshot FourBitAdder_tb_func_impl
