

================================================================
== Vivado HLS Report for 'Conv_Accel_conv_hw_24_3_10_5_20_s'
================================================================
* Date:           Sat Jun 17 17:05:35 2017

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        Lab7_HLS_Stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3453702|  3453702|  3453702|  3453702|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |     8420|     8420|       842|          -|          -|    10|    no    |
        | + Loop 1.1                  |      840|      840|        42|          -|          -|    20|    no    |
        |  ++ Loop 1.1.1              |       40|       40|         2|          -|          -|    20|    no    |
        |- Loop 2                     |  3445280|  3445280|    344528|          -|          -|    10|    no    |
        | + Loop 2.1                  |   344526|   344526|    114842|          -|          -|     3|    no    |
        |  ++ Loop 2.1.1              |   114840|   114840|      5742|          -|          -|    20|    no    |
        |   +++ Loop 2.1.1.1          |     5740|     5740|       287|          -|          -|    20|    no    |
        |    ++++ Loop 2.1.1.1.1      |      285|      285|        57|          -|          -|     5|    no    |
        |     +++++ Loop 2.1.1.1.1.1  |       55|       55|        11|          -|          -|     5|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    357|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     98|
|Register         |        -|      -|     352|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     700|   1166|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |                  Instance                  |                  Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |Conv_Accel_fadd_32ns_32ns_32_5_full_dsp_U0  |Conv_Accel_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |Conv_Accel_fmul_32ns_32ns_32_4_max_dsp_U1   |Conv_Accel_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |Total                                       |                                         |        0|      5|  348|  711|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |ch_3_fu_413_p2       |     +    |      0|  0|   2|           2|           1|
    |filt_4_fu_234_p2     |     +    |      0|  0|   4|           4|           1|
    |filt_5_fu_353_p2     |     +    |      0|  0|   4|           4|           1|
    |i_4_fu_281_p2        |     +    |      0|  0|   5|           5|           1|
    |i_5_fu_490_p2        |     +    |      0|  0|   5|           5|           1|
    |j_4_fu_328_p2        |     +    |      0|  0|   5|           5|           1|
    |j_5_fu_537_p2        |     +    |      0|  0|   5|           5|           1|
    |lt_i_1_fu_567_p2     |     +    |      0|  0|   3|           3|           1|
    |lt_j_1_fu_655_p2     |     +    |      0|  0|   3|           3|           1|
    |tmp_22_fu_573_p2     |     +    |      0|  0|   5|           5|           5|
    |tmp_26_fu_675_p2     |     +    |      0|  0|   5|           5|           5|
    |tmp_38_fu_269_p2     |     +    |      0|  0|   9|           9|           9|
    |tmp_42_fu_401_p2     |     +    |      0|  0|   9|           9|           9|
    |tmp_43_fu_291_p2     |     +    |      0|  0|   9|           9|           9|
    |tmp_44_fu_316_p2     |     +    |      0|  0|  13|          13|          13|
    |tmp_48_fu_457_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_49_fu_478_p2     |     +    |      0|  0|  64|          64|          64|
    |tmp_50_fu_338_p2     |     +    |      0|  0|  13|          13|          13|
    |tmp_51_fu_500_p2     |     +    |      0|  0|   9|           9|           9|
    |tmp_53_fu_525_p2     |     +    |      0|  0|  13|          13|          13|
    |tmp_54_fu_547_p2     |     +    |      0|  0|  13|          13|          13|
    |tmp_55_fu_583_p2     |     +    |      0|  0|  64|          64|          64|
    |tmp_58_fu_604_p2     |     +    |      0|  0|  11|          11|          11|
    |tmp_59_fu_614_p2     |     +    |      0|  0|   9|           9|           9|
    |tmp_62_fu_665_p2     |     +    |      0|  0|  11|          11|          11|
    |tmp_63_fu_685_p2     |     +    |      0|  0|  12|          12|          12|
    |tmp_40_fu_379_p2     |     -    |      0|  0|   7|           7|           7|
    |tmp_47_fu_447_p2     |     -    |      0|  0|   8|           8|           8|
    |tmp_61_fu_639_p2     |     -    |      0|  0|  12|          12|          12|
    |exitcond1_fu_561_p2  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_531_p2  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond3_fu_484_p2  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond4_fu_407_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond5_fu_347_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond6_fu_322_p2  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond7_fu_275_p2  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond8_fu_228_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_649_p2   |   icmp   |      0|  0|   2|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 357|         376|         349|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  18|         22|    1|         22|
    |ch_reg_161            |   2|          2|    2|          4|
    |feature_map_address0  |  12|          3|   12|         36|
    |feature_map_d0        |  32|          3|   32|         96|
    |filt1_reg_150         |   4|          2|    4|          8|
    |filt_reg_117          |   4|          2|    4|          8|
    |i2_reg_172            |   5|          2|    5|         10|
    |i_reg_128             |   5|          2|    5|         10|
    |j3_reg_184            |   5|          2|    5|         10|
    |j_reg_139             |   5|          2|    5|         10|
    |lt_i_reg_196          |   3|          2|    3|          6|
    |lt_j_reg_207          |   3|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  98|         46|   81|        226|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  21|   0|   21|          0|
    |bias_addr_reg_708           |   4|   0|    4|          0|
    |ch_3_reg_760                |   2|   0|    2|          0|
    |ch_reg_161                  |   2|   0|    2|          0|
    |feature_map_addr_1_reg_796  |  12|   0|   12|          0|
    |feature_map_load_reg_852    |  32|   0|   32|          0|
    |filt1_reg_150               |   4|   0|    4|          0|
    |filt_4_reg_698              |   4|   0|    4|          0|
    |filt_5_reg_742              |   4|   0|    4|          0|
    |filt_reg_117                |   4|   0|    4|          0|
    |i2_reg_172                  |   5|   0|    5|          0|
    |i_4_reg_716                 |   5|   0|    5|          0|
    |i_5_reg_778                 |   5|   0|    5|          0|
    |i_reg_128                   |   5|   0|    5|          0|
    |j3_reg_184                  |   5|   0|    5|          0|
    |j_4_reg_729                 |   5|   0|    5|          0|
    |j_5_reg_791                 |   5|   0|    5|          0|
    |j_reg_139                   |   5|   0|    5|          0|
    |lt_i_1_reg_804              |   3|   0|    3|          0|
    |lt_i_reg_196                |   3|   0|    3|          0|
    |lt_j_1_reg_822              |   3|   0|    3|          0|
    |lt_j_reg_207                |   3|   0|    3|          0|
    |tmp_28_reg_847              |  32|   0|   32|          0|
    |tmp_29_reg_857              |  32|   0|   32|          0|
    |tmp_38_reg_703              |   7|   0|    9|          2|
    |tmp_42_reg_752              |   7|   0|    9|          2|
    |tmp_44_reg_721              |  11|   0|   13|          2|
    |tmp_49_cast_reg_747         |   8|   0|    8|          0|
    |tmp_49_reg_770              |  64|   0|   64|          0|
    |tmp_50_reg_734              |  13|   0|   13|          0|
    |tmp_53_reg_783              |  11|   0|   13|          2|
    |tmp_58_reg_809              |  11|   0|   11|          0|
    |tmp_59_cast_reg_765         |   6|   0|    9|          3|
    |tmp_61_reg_814              |   9|   0|   12|          3|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 352|   0|  366|         14|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | Conv_Accel_conv_hw<24, 3, 10, 5, 20> | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | Conv_Accel_conv_hw<24, 3, 10, 5, 20> | return value |
|ap_start              |  in |    1| ap_ctrl_hs | Conv_Accel_conv_hw<24, 3, 10, 5, 20> | return value |
|ap_done               | out |    1| ap_ctrl_hs | Conv_Accel_conv_hw<24, 3, 10, 5, 20> | return value |
|ap_idle               | out |    1| ap_ctrl_hs | Conv_Accel_conv_hw<24, 3, 10, 5, 20> | return value |
|ap_ready              | out |    1| ap_ctrl_hs | Conv_Accel_conv_hw<24, 3, 10, 5, 20> | return value |
|image_r_address0      | out |   11|  ap_memory |                image_r               |     array    |
|image_r_ce0           | out |    1|  ap_memory |                image_r               |     array    |
|image_r_q0            |  in |   32|  ap_memory |                image_r               |     array    |
|filter_address0       | out |   10|  ap_memory |                filter                |     array    |
|filter_ce0            | out |    1|  ap_memory |                filter                |     array    |
|filter_q0             |  in |   32|  ap_memory |                filter                |     array    |
|bias_address0         | out |    4|  ap_memory |                 bias                 |     array    |
|bias_ce0              | out |    1|  ap_memory |                 bias                 |     array    |
|bias_q0               |  in |   32|  ap_memory |                 bias                 |     array    |
|feature_map_address0  | out |   12|  ap_memory |              feature_map             |     array    |
|feature_map_ce0       | out |    1|  ap_memory |              feature_map             |     array    |
|feature_map_we0       | out |    1|  ap_memory |              feature_map             |     array    |
|feature_map_d0        | out |   32|  ap_memory |              feature_map             |     array    |
|feature_map_q0        |  in |   32|  ap_memory |              feature_map             |     array    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+

