//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_52
.address_size 64

	// .globl	_Z20pointer_chase_kernelPy

.visible .entry _Z20pointer_chase_kernelPy(
	.param .u64 _Z20pointer_chase_kernelPy_param_0
)
{
	.reg .pred 	%p<3>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd5, [_Z20pointer_chase_kernelPy_param_0];
	setp.eq.s64 	%p1, %rd5, 0;
	@%p1 bra 	$L__BB0_3;

$L__BB0_2:
	cvta.to.global.u64 	%rd4, %rd5;
	ld.global.nc.u64 	%rd5, [%rd4];
	setp.ne.s64 	%p2, %rd5, 0;
	@%p2 bra 	$L__BB0_2;

$L__BB0_3:
	ret;

}
	// .globl	_Z31atomic_cas_pointer_chase_kernelPy
.visible .entry _Z31atomic_cas_pointer_chase_kernelPy(
	.param .u64 _Z31atomic_cas_pointer_chase_kernelPy_param_0
)
{
	.reg .pred 	%p<3>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd5, [_Z31atomic_cas_pointer_chase_kernelPy_param_0];
	setp.eq.s64 	%p1, %rd5, 0;
	@%p1 bra 	$L__BB1_3;

$L__BB1_2:
	mov.u64 	%rd4, 0;
	atom.cas.b64 	%rd5, [%rd5], %rd4, %rd4;
	setp.ne.s64 	%p2, %rd5, 0;
	@%p2 bra 	$L__BB1_2;

$L__BB1_3:
	ret;

}
	// .globl	_Z20strided_write_kernelIcLj0EEvPT_
.visible .entry _Z20strided_write_kernelIcLj0EEvPT_(
	.param .u64 _Z20strided_write_kernelIcLj0EEvPT__param_0
)
{
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_Z20strided_write_kernelIcLj0EEvPT__param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd2], %rs1;
	ret;

}
	// .globl	_Z20strided_write_kernelIfLj1EEvPT_
.visible .entry _Z20strided_write_kernelIfLj1EEvPT_(
	.param .u64 _Z20strided_write_kernelIfLj1EEvPT__param_0
)
{
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd1, [_Z20strided_write_kernelIfLj1EEvPT__param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %ctaid.z;
	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %nctaid.y;
	mul.wide.u32 	%rd3, %r7, %r5;
	cvt.u64.u32 	%rd4, %r6;
	cvt.u64.u32 	%rd5, %r4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.lo.s64 	%rd7, %rd6, %rd4;
	cvt.u64.u32 	%rd8, %r3;
	add.s64 	%rd9, %rd7, %rd8;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %ntid.y;
	mul.lo.s32 	%r10, %r8, %r9;
	mov.u32 	%r11, %ntid.z;
	mul.lo.s32 	%r12, %r10, %r11;
	cvt.u64.u32 	%rd10, %r12;
	mul.lo.s64 	%rd11, %rd9, %rd10;
	mov.u32 	%r13, %tid.x;
	mov.u32 	%r14, %tid.y;
	mov.u32 	%r15, %tid.z;
	mad.lo.s32 	%r16, %r9, %r15, %r14;
	mad.lo.s32 	%r17, %r16, %r8, %r13;
	cvt.u64.u32 	%rd12, %r17;
	add.s64 	%rd13, %rd11, %rd12;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	mov.u32 	%r18, 0;
	st.global.u32 	[%rd15], %r18;
	ret;

}
	// .globl	_Z19strided_read_kernelIfLj1EEvPKT_
.visible .entry _Z19strided_read_kernelIfLj1EEvPKT_(
	.param .u64 _Z19strided_read_kernelIfLj1EEvPKT__param_0
)
{
	.reg .f32 	%f<2>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd2, [_Z19strided_read_kernelIfLj1EEvPKT__param_0];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %ctaid.z;
	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %nctaid.y;
	mul.wide.u32 	%rd3, %r7, %r5;
	cvt.u64.u32 	%rd4, %r6;
	cvt.u64.u32 	%rd5, %r4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.lo.s64 	%rd7, %rd6, %rd4;
	cvt.u64.u32 	%rd8, %r3;
	add.s64 	%rd9, %rd7, %rd8;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %ntid.y;
	mul.lo.s32 	%r10, %r8, %r9;
	mov.u32 	%r11, %ntid.z;
	mul.lo.s32 	%r12, %r10, %r11;
	cvt.u64.u32 	%rd10, %r12;
	mul.lo.s64 	%rd11, %rd9, %rd10;
	mov.u32 	%r13, %tid.x;
	mov.u32 	%r14, %tid.y;
	mov.u32 	%r15, %tid.z;
	mad.lo.s32 	%r16, %r9, %r15, %r14;
	mad.lo.s32 	%r17, %r16, %r8, %r13;
	cvt.u64.u32 	%rd12, %r17;
	add.s64 	%rd13, %rd11, %rd12;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd1, %rd2, %rd14;
	// begin inline asm
	ld.global.f32 %f1, [%rd1];
	// end inline asm
	ret;

}
	// .globl	_Z19strided_copy_kernelIfLj1EEvPT_PKS0_
.visible .entry _Z19strided_copy_kernelIfLj1EEvPT_PKS0_(
	.param .u64 _Z19strided_copy_kernelIfLj1EEvPT_PKS0__param_0,
	.param .u64 _Z19strided_copy_kernelIfLj1EEvPT_PKS0__param_1
)
{
	.reg .f32 	%f<2>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd1, [_Z19strided_copy_kernelIfLj1EEvPT_PKS0__param_0];
	ld.param.u64 	%rd2, [_Z19strided_copy_kernelIfLj1EEvPT_PKS0__param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %ctaid.z;
	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %nctaid.y;
	mul.wide.u32 	%rd5, %r7, %r5;
	cvt.u64.u32 	%rd6, %r6;
	cvt.u64.u32 	%rd7, %r4;
	add.s64 	%rd8, %rd5, %rd7;
	mul.lo.s64 	%rd9, %rd8, %rd6;
	cvt.u64.u32 	%rd10, %r3;
	add.s64 	%rd11, %rd9, %rd10;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %ntid.y;
	mul.lo.s32 	%r10, %r8, %r9;
	mov.u32 	%r11, %ntid.z;
	mul.lo.s32 	%r12, %r10, %r11;
	cvt.u64.u32 	%rd12, %r12;
	mul.lo.s64 	%rd13, %rd11, %rd12;
	mov.u32 	%r13, %tid.x;
	mov.u32 	%r14, %tid.y;
	mov.u32 	%r15, %tid.z;
	mad.lo.s32 	%r16, %r9, %r15, %r14;
	mad.lo.s32 	%r17, %r16, %r8, %r13;
	cvt.u64.u32 	%rd14, %r17;
	add.s64 	%rd15, %rd13, %rd14;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd4, %rd16;
	ld.global.f32 	%f1, [%rd17];
	add.s64 	%rd18, %rd3, %rd16;
	st.global.f32 	[%rd18], %f1;
	ret;

}

