
03_AUDIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099c8  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  08009b88  08009b88  00019b88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f74  08009f74  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009f74  08009f74  00019f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f7c  08009f7c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f7c  08009f7c  00019f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f80  08009f80  00019f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009f84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000064c  200001d4  0800a158  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000820  0800a158  00020820  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019ae4  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ecb  00000000  00000000  00039d2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001680  00000000  00000000  0003cbf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000117e  00000000  00000000  0003e278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002e57f  00000000  00000000  0003f3f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001abf7  00000000  00000000  0006d975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011e708  00000000  00000000  0008856c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007100  00000000  00000000  001a6c74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001add74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009b70 	.word	0x08009b70

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	08009b70 	.word	0x08009b70

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b970 	b.w	8000ed0 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9e08      	ldr	r6, [sp, #32]
 8000c0e:	460d      	mov	r5, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	460f      	mov	r7, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4694      	mov	ip, r2
 8000c1c:	d965      	bls.n	8000cea <__udivmoddi4+0xe2>
 8000c1e:	fab2 f382 	clz	r3, r2
 8000c22:	b143      	cbz	r3, 8000c36 <__udivmoddi4+0x2e>
 8000c24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c28:	f1c3 0220 	rsb	r2, r3, #32
 8000c2c:	409f      	lsls	r7, r3
 8000c2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c32:	4317      	orrs	r7, r2
 8000c34:	409c      	lsls	r4, r3
 8000c36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c3a:	fa1f f58c 	uxth.w	r5, ip
 8000c3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c42:	0c22      	lsrs	r2, r4, #16
 8000c44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c4c:	fb01 f005 	mul.w	r0, r1, r5
 8000c50:	4290      	cmp	r0, r2
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c54:	eb1c 0202 	adds.w	r2, ip, r2
 8000c58:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c5c:	f080 811c 	bcs.w	8000e98 <__udivmoddi4+0x290>
 8000c60:	4290      	cmp	r0, r2
 8000c62:	f240 8119 	bls.w	8000e98 <__udivmoddi4+0x290>
 8000c66:	3902      	subs	r1, #2
 8000c68:	4462      	add	r2, ip
 8000c6a:	1a12      	subs	r2, r2, r0
 8000c6c:	b2a4      	uxth	r4, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c7a:	fb00 f505 	mul.w	r5, r0, r5
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	d90a      	bls.n	8000c98 <__udivmoddi4+0x90>
 8000c82:	eb1c 0404 	adds.w	r4, ip, r4
 8000c86:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c8a:	f080 8107 	bcs.w	8000e9c <__udivmoddi4+0x294>
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	f240 8104 	bls.w	8000e9c <__udivmoddi4+0x294>
 8000c94:	4464      	add	r4, ip
 8000c96:	3802      	subs	r0, #2
 8000c98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9c:	1b64      	subs	r4, r4, r5
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11e      	cbz	r6, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40dc      	lsrs	r4, r3
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	e9c6 4300 	strd	r4, r3, [r6]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d908      	bls.n	8000cc4 <__udivmoddi4+0xbc>
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	f000 80ed 	beq.w	8000e92 <__udivmoddi4+0x28a>
 8000cb8:	2100      	movs	r1, #0
 8000cba:	e9c6 0500 	strd	r0, r5, [r6]
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc4:	fab3 f183 	clz	r1, r3
 8000cc8:	2900      	cmp	r1, #0
 8000cca:	d149      	bne.n	8000d60 <__udivmoddi4+0x158>
 8000ccc:	42ab      	cmp	r3, r5
 8000cce:	d302      	bcc.n	8000cd6 <__udivmoddi4+0xce>
 8000cd0:	4282      	cmp	r2, r0
 8000cd2:	f200 80f8 	bhi.w	8000ec6 <__udivmoddi4+0x2be>
 8000cd6:	1a84      	subs	r4, r0, r2
 8000cd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cdc:	2001      	movs	r0, #1
 8000cde:	4617      	mov	r7, r2
 8000ce0:	2e00      	cmp	r6, #0
 8000ce2:	d0e2      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	e9c6 4700 	strd	r4, r7, [r6]
 8000ce8:	e7df      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cea:	b902      	cbnz	r2, 8000cee <__udivmoddi4+0xe6>
 8000cec:	deff      	udf	#255	; 0xff
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f040 8090 	bne.w	8000e18 <__udivmoddi4+0x210>
 8000cf8:	1a8a      	subs	r2, r1, r2
 8000cfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfe:	fa1f fe8c 	uxth.w	lr, ip
 8000d02:	2101      	movs	r1, #1
 8000d04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d08:	fb07 2015 	mls	r0, r7, r5, r2
 8000d0c:	0c22      	lsrs	r2, r4, #16
 8000d0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d12:	fb0e f005 	mul.w	r0, lr, r5
 8000d16:	4290      	cmp	r0, r2
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x124>
 8000d1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d1e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x122>
 8000d24:	4290      	cmp	r0, r2
 8000d26:	f200 80cb 	bhi.w	8000ec0 <__udivmoddi4+0x2b8>
 8000d2a:	4645      	mov	r5, r8
 8000d2c:	1a12      	subs	r2, r2, r0
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d34:	fb07 2210 	mls	r2, r7, r0, r2
 8000d38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d40:	45a6      	cmp	lr, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x14e>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x14c>
 8000d4e:	45a6      	cmp	lr, r4
 8000d50:	f200 80bb 	bhi.w	8000eca <__udivmoddi4+0x2c2>
 8000d54:	4610      	mov	r0, r2
 8000d56:	eba4 040e 	sub.w	r4, r4, lr
 8000d5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d5e:	e79f      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d60:	f1c1 0720 	rsb	r7, r1, #32
 8000d64:	408b      	lsls	r3, r1
 8000d66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d72:	fa20 f307 	lsr.w	r3, r0, r7
 8000d76:	40fd      	lsrs	r5, r7
 8000d78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d7c:	4323      	orrs	r3, r4
 8000d7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d82:	fa1f fe8c 	uxth.w	lr, ip
 8000d86:	fb09 5518 	mls	r5, r9, r8, r5
 8000d8a:	0c1c      	lsrs	r4, r3, #16
 8000d8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d90:	fb08 f50e 	mul.w	r5, r8, lr
 8000d94:	42a5      	cmp	r5, r4
 8000d96:	fa02 f201 	lsl.w	r2, r2, r1
 8000d9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d9e:	d90b      	bls.n	8000db8 <__udivmoddi4+0x1b0>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da8:	f080 8088 	bcs.w	8000ebc <__udivmoddi4+0x2b4>
 8000dac:	42a5      	cmp	r5, r4
 8000dae:	f240 8085 	bls.w	8000ebc <__udivmoddi4+0x2b4>
 8000db2:	f1a8 0802 	sub.w	r8, r8, #2
 8000db6:	4464      	add	r4, ip
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	b29d      	uxth	r5, r3
 8000dbc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dc8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x1da>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000dd8:	d26c      	bcs.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dda:	45a6      	cmp	lr, r4
 8000ddc:	d96a      	bls.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dde:	3b02      	subs	r3, #2
 8000de0:	4464      	add	r4, ip
 8000de2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000de6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dea:	eba4 040e 	sub.w	r4, r4, lr
 8000dee:	42ac      	cmp	r4, r5
 8000df0:	46c8      	mov	r8, r9
 8000df2:	46ae      	mov	lr, r5
 8000df4:	d356      	bcc.n	8000ea4 <__udivmoddi4+0x29c>
 8000df6:	d053      	beq.n	8000ea0 <__udivmoddi4+0x298>
 8000df8:	b156      	cbz	r6, 8000e10 <__udivmoddi4+0x208>
 8000dfa:	ebb0 0208 	subs.w	r2, r0, r8
 8000dfe:	eb64 040e 	sbc.w	r4, r4, lr
 8000e02:	fa04 f707 	lsl.w	r7, r4, r7
 8000e06:	40ca      	lsrs	r2, r1
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	4317      	orrs	r7, r2
 8000e0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e10:	4618      	mov	r0, r3
 8000e12:	2100      	movs	r1, #0
 8000e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e18:	f1c3 0120 	rsb	r1, r3, #32
 8000e1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e20:	fa20 f201 	lsr.w	r2, r0, r1
 8000e24:	fa25 f101 	lsr.w	r1, r5, r1
 8000e28:	409d      	lsls	r5, r3
 8000e2a:	432a      	orrs	r2, r5
 8000e2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e38:	fb07 1510 	mls	r5, r7, r0, r1
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e42:	fb00 f50e 	mul.w	r5, r0, lr
 8000e46:	428d      	cmp	r5, r1
 8000e48:	fa04 f403 	lsl.w	r4, r4, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x258>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e56:	d22f      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e58:	428d      	cmp	r5, r1
 8000e5a:	d92d      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e5c:	3802      	subs	r0, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1b49      	subs	r1, r1, r5
 8000e62:	b292      	uxth	r2, r2
 8000e64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e68:	fb07 1115 	mls	r1, r7, r5, r1
 8000e6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e70:	fb05 f10e 	mul.w	r1, r5, lr
 8000e74:	4291      	cmp	r1, r2
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x282>
 8000e78:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e80:	d216      	bcs.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e82:	4291      	cmp	r1, r2
 8000e84:	d914      	bls.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e86:	3d02      	subs	r5, #2
 8000e88:	4462      	add	r2, ip
 8000e8a:	1a52      	subs	r2, r2, r1
 8000e8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e90:	e738      	b.n	8000d04 <__udivmoddi4+0xfc>
 8000e92:	4631      	mov	r1, r6
 8000e94:	4630      	mov	r0, r6
 8000e96:	e708      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e98:	4639      	mov	r1, r7
 8000e9a:	e6e6      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e9c:	4610      	mov	r0, r2
 8000e9e:	e6fb      	b.n	8000c98 <__udivmoddi4+0x90>
 8000ea0:	4548      	cmp	r0, r9
 8000ea2:	d2a9      	bcs.n	8000df8 <__udivmoddi4+0x1f0>
 8000ea4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eac:	3b01      	subs	r3, #1
 8000eae:	e7a3      	b.n	8000df8 <__udivmoddi4+0x1f0>
 8000eb0:	4645      	mov	r5, r8
 8000eb2:	e7ea      	b.n	8000e8a <__udivmoddi4+0x282>
 8000eb4:	462b      	mov	r3, r5
 8000eb6:	e794      	b.n	8000de2 <__udivmoddi4+0x1da>
 8000eb8:	4640      	mov	r0, r8
 8000eba:	e7d1      	b.n	8000e60 <__udivmoddi4+0x258>
 8000ebc:	46d0      	mov	r8, sl
 8000ebe:	e77b      	b.n	8000db8 <__udivmoddi4+0x1b0>
 8000ec0:	3d02      	subs	r5, #2
 8000ec2:	4462      	add	r2, ip
 8000ec4:	e732      	b.n	8000d2c <__udivmoddi4+0x124>
 8000ec6:	4608      	mov	r0, r1
 8000ec8:	e70a      	b.n	8000ce0 <__udivmoddi4+0xd8>
 8000eca:	4464      	add	r4, ip
 8000ecc:	3802      	subs	r0, #2
 8000ece:	e742      	b.n	8000d56 <__udivmoddi4+0x14e>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed8:	f001 fa25 	bl	8002326 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000edc:	f000 f842 	bl	8000f64 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000ee0:	f000 f8a2 	bl	8001028 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee4:	f000 fbf8 	bl	80016d8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000ee8:	f000 f8ce 	bl	8001088 <MX_ADC1_Init>
  MX_DFSDM1_Init();
 8000eec:	f000 f930 	bl	8001150 <MX_DFSDM1_Init>
  MX_I2C1_Init();
 8000ef0:	f000 f966 	bl	80011c0 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000ef4:	f000 f9a4 	bl	8001240 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 8000ef8:	f000 f9e2 	bl	80012c0 <MX_OCTOSPI1_Init>
  MX_SPI1_Init();
 8000efc:	f000 fa36 	bl	800136c <MX_SPI1_Init>
  MX_SPI3_Init();
 8000f00:	f000 fa72 	bl	80013e8 <MX_SPI3_Init>
  MX_UART4_Init();
 8000f04:	f000 faae 	bl	8001464 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8000f08:	f000 faf8 	bl	80014fc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000f0c:	f000 fb42 	bl	8001594 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000f10:	f000 fb8e 	bl	8001630 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 8000f14:	f000 fbd8 	bl	80016c8 <MX_USB_OTG_FS_USB_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_Start(&hadc1);
 8000f18:	480e      	ldr	r0, [pc, #56]	; (8000f54 <main+0x80>)
 8000f1a:	f001 fdab 	bl	8002a74 <HAL_ADC_Start>
	  mic_x = HAL_ADC_GetValue(&hadc1);
 8000f1e:	480d      	ldr	r0, [pc, #52]	; (8000f54 <main+0x80>)
 8000f20:	f001 fe0b 	bl	8002b3a <HAL_ADC_GetValue>
 8000f24:	ee07 0a90 	vmov	s15, r0
 8000f28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f2c:	4b0a      	ldr	r3, [pc, #40]	; (8000f58 <main+0x84>)
 8000f2e:	edc3 7a00 	vstr	s15, [r3]
	  printf("%.2f", mic_x);
 8000f32:	4b09      	ldr	r3, [pc, #36]	; (8000f58 <main+0x84>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff fb1e 	bl	8000578 <__aeabi_f2d>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	460b      	mov	r3, r1
 8000f40:	4806      	ldr	r0, [pc, #24]	; (8000f5c <main+0x88>)
 8000f42:	f006 fe13 	bl	8007b6c <iprintf>
	  printf("\r\n");
 8000f46:	4806      	ldr	r0, [pc, #24]	; (8000f60 <main+0x8c>)
 8000f48:	f006 fe76 	bl	8007c38 <puts>
	  HAL_Delay(100);
 8000f4c:	2064      	movs	r0, #100	; 0x64
 8000f4e:	f001 fa5f 	bl	8002410 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 8000f52:	e7e1      	b.n	8000f18 <main+0x44>
 8000f54:	200001f0 	.word	0x200001f0
 8000f58:	200006a0 	.word	0x200006a0
 8000f5c:	08009b88 	.word	0x08009b88
 8000f60:	08009b90 	.word	0x08009b90

08000f64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b096      	sub	sp, #88	; 0x58
 8000f68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f6a:	f107 0314 	add.w	r3, r7, #20
 8000f6e:	2244      	movs	r2, #68	; 0x44
 8000f70:	2100      	movs	r1, #0
 8000f72:	4618      	mov	r0, r3
 8000f74:	f006 ff40 	bl	8007df8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f78:	463b      	mov	r3, r7
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	605a      	str	r2, [r3, #4]
 8000f80:	609a      	str	r2, [r3, #8]
 8000f82:	60da      	str	r2, [r3, #12]
 8000f84:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000f86:	2000      	movs	r0, #0
 8000f88:	f003 fc8a 	bl	80048a0 <HAL_PWREx_ControlVoltageScaling>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000f92:	f000 fcf5 	bl	8001980 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000f96:	f003 fc53 	bl	8004840 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000f9a:	4b22      	ldr	r3, [pc, #136]	; (8001024 <SystemClock_Config+0xc0>)
 8000f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000fa0:	4a20      	ldr	r2, [pc, #128]	; (8001024 <SystemClock_Config+0xc0>)
 8000fa2:	f023 0318 	bic.w	r3, r3, #24
 8000fa6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000faa:	2314      	movs	r3, #20
 8000fac:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000fba:	2360      	movs	r3, #96	; 0x60
 8000fbc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000fca:	233c      	movs	r3, #60	; 0x3c
 8000fcc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fda:	f107 0314 	add.w	r3, r7, #20
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f003 fd02 	bl	80049e8 <HAL_RCC_OscConfig>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000fea:	f000 fcc9 	bl	8001980 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fee:	230f      	movs	r3, #15
 8000ff0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ffe:	2300      	movs	r3, #0
 8001000:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001002:	463b      	mov	r3, r7
 8001004:	2105      	movs	r1, #5
 8001006:	4618      	mov	r0, r3
 8001008:	f004 f908 	bl	800521c <HAL_RCC_ClockConfig>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001012:	f000 fcb5 	bl	8001980 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001016:	f004 feef 	bl	8005df8 <HAL_RCCEx_EnableMSIPLLMode>
}
 800101a:	bf00      	nop
 800101c:	3758      	adds	r7, #88	; 0x58
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40021000 	.word	0x40021000

08001028 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b0a6      	sub	sp, #152	; 0x98
 800102c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	2294      	movs	r2, #148	; 0x94
 8001032:	2100      	movs	r1, #0
 8001034:	4618      	mov	r0, r3
 8001036:	f006 fedf 	bl	8007df8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 800103a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800103e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001040:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001044:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001048:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800104c:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800104e:	2301      	movs	r3, #1
 8001050:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001052:	2301      	movs	r3, #1
 8001054:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001056:	2318      	movs	r3, #24
 8001058:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800105a:	2302      	movs	r3, #2
 800105c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800105e:	2302      	movs	r3, #2
 8001060:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001062:	2302      	movs	r3, #2
 8001064:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8001066:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 800106a:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	4618      	mov	r0, r3
 8001070:	f004 fb92 	bl	8005798 <HAL_RCCEx_PeriphCLKConfig>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800107a:	f000 fc81 	bl	8001980 <Error_Handler>
  }
}
 800107e:	bf00      	nop
 8001080:	3798      	adds	r7, #152	; 0x98
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
	...

08001088 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800108e:	463b      	mov	r3, r7
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
 800109c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800109e:	4b29      	ldr	r3, [pc, #164]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010a0:	4a29      	ldr	r2, [pc, #164]	; (8001148 <MX_ADC1_Init+0xc0>)
 80010a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80010a4:	4b27      	ldr	r3, [pc, #156]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010aa:	4b26      	ldr	r3, [pc, #152]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010b0:	4b24      	ldr	r3, [pc, #144]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010b6:	4b23      	ldr	r3, [pc, #140]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010bc:	4b21      	ldr	r3, [pc, #132]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010be:	2204      	movs	r2, #4
 80010c0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010c2:	4b20      	ldr	r3, [pc, #128]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010c8:	4b1e      	ldr	r3, [pc, #120]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010ce:	4b1d      	ldr	r3, [pc, #116]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010d4:	4b1b      	ldr	r3, [pc, #108]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010dc:	4b19      	ldr	r3, [pc, #100]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010de:	2200      	movs	r2, #0
 80010e0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010e2:	4b18      	ldr	r3, [pc, #96]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010e8:	4b16      	ldr	r3, [pc, #88]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010f0:	4b14      	ldr	r3, [pc, #80]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80010f6:	4b13      	ldr	r3, [pc, #76]	; (8001144 <MX_ADC1_Init+0xbc>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010fe:	4811      	ldr	r0, [pc, #68]	; (8001144 <MX_ADC1_Init+0xbc>)
 8001100:	f001 fb72 	bl	80027e8 <HAL_ADC_Init>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800110a:	f000 fc39 	bl	8001980 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800110e:	4b0f      	ldr	r3, [pc, #60]	; (800114c <MX_ADC1_Init+0xc4>)
 8001110:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001112:	2306      	movs	r3, #6
 8001114:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001116:	2300      	movs	r3, #0
 8001118:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800111a:	237f      	movs	r3, #127	; 0x7f
 800111c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800111e:	2304      	movs	r3, #4
 8001120:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001126:	463b      	mov	r3, r7
 8001128:	4619      	mov	r1, r3
 800112a:	4806      	ldr	r0, [pc, #24]	; (8001144 <MX_ADC1_Init+0xbc>)
 800112c:	f001 fd12 	bl	8002b54 <HAL_ADC_ConfigChannel>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001136:	f000 fc23 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800113a:	bf00      	nop
 800113c:	3718      	adds	r7, #24
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	200001f0 	.word	0x200001f0
 8001148:	50040000 	.word	0x50040000
 800114c:	04300002 	.word	0x04300002

08001150 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8001154:	4b18      	ldr	r3, [pc, #96]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 8001156:	4a19      	ldr	r2, [pc, #100]	; (80011bc <MX_DFSDM1_Init+0x6c>)
 8001158:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 800115a:	4b17      	ldr	r3, [pc, #92]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 800115c:	2201      	movs	r2, #1
 800115e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001160:	4b15      	ldr	r3, [pc, #84]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 8001162:	2200      	movs	r2, #0
 8001164:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 8001166:	4b14      	ldr	r3, [pc, #80]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 8001168:	2202      	movs	r2, #2
 800116a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800116c:	4b12      	ldr	r3, [pc, #72]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 800116e:	2200      	movs	r2, #0
 8001170:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001172:	4b11      	ldr	r3, [pc, #68]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 8001174:	2200      	movs	r2, #0
 8001176:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8001178:	4b0f      	ldr	r3, [pc, #60]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 800117a:	2200      	movs	r2, #0
 800117c:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800117e:	4b0e      	ldr	r3, [pc, #56]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 8001180:	2200      	movs	r2, #0
 8001182:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001184:	4b0c      	ldr	r3, [pc, #48]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 8001186:	2204      	movs	r2, #4
 8001188:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800118a:	4b0b      	ldr	r3, [pc, #44]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 800118c:	2200      	movs	r2, #0
 800118e:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8001190:	4b09      	ldr	r3, [pc, #36]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 8001192:	2201      	movs	r2, #1
 8001194:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8001196:	4b08      	ldr	r3, [pc, #32]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 8001198:	2200      	movs	r2, #0
 800119a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 800119e:	2200      	movs	r2, #0
 80011a0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80011a2:	4805      	ldr	r0, [pc, #20]	; (80011b8 <MX_DFSDM1_Init+0x68>)
 80011a4:	f002 fa6a 	bl	800367c <HAL_DFSDM_ChannelInit>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 80011ae:	f000 fbe7 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000258 	.word	0x20000258
 80011bc:	40016040 	.word	0x40016040

080011c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011c4:	4b1b      	ldr	r3, [pc, #108]	; (8001234 <MX_I2C1_Init+0x74>)
 80011c6:	4a1c      	ldr	r2, [pc, #112]	; (8001238 <MX_I2C1_Init+0x78>)
 80011c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80011ca:	4b1a      	ldr	r3, [pc, #104]	; (8001234 <MX_I2C1_Init+0x74>)
 80011cc:	4a1b      	ldr	r2, [pc, #108]	; (800123c <MX_I2C1_Init+0x7c>)
 80011ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011d0:	4b18      	ldr	r3, [pc, #96]	; (8001234 <MX_I2C1_Init+0x74>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011d6:	4b17      	ldr	r3, [pc, #92]	; (8001234 <MX_I2C1_Init+0x74>)
 80011d8:	2201      	movs	r2, #1
 80011da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011dc:	4b15      	ldr	r3, [pc, #84]	; (8001234 <MX_I2C1_Init+0x74>)
 80011de:	2200      	movs	r2, #0
 80011e0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011e2:	4b14      	ldr	r3, [pc, #80]	; (8001234 <MX_I2C1_Init+0x74>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011e8:	4b12      	ldr	r3, [pc, #72]	; (8001234 <MX_I2C1_Init+0x74>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011ee:	4b11      	ldr	r3, [pc, #68]	; (8001234 <MX_I2C1_Init+0x74>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011f4:	4b0f      	ldr	r3, [pc, #60]	; (8001234 <MX_I2C1_Init+0x74>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011fa:	480e      	ldr	r0, [pc, #56]	; (8001234 <MX_I2C1_Init+0x74>)
 80011fc:	f002 fd17 	bl	8003c2e <HAL_I2C_Init>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001206:	f000 fbbb 	bl	8001980 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800120a:	2100      	movs	r1, #0
 800120c:	4809      	ldr	r0, [pc, #36]	; (8001234 <MX_I2C1_Init+0x74>)
 800120e:	f002 fda9 	bl	8003d64 <HAL_I2CEx_ConfigAnalogFilter>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001218:	f000 fbb2 	bl	8001980 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800121c:	2100      	movs	r1, #0
 800121e:	4805      	ldr	r0, [pc, #20]	; (8001234 <MX_I2C1_Init+0x74>)
 8001220:	f002 fdeb 	bl	8003dfa <HAL_I2CEx_ConfigDigitalFilter>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800122a:	f000 fba9 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	20000290 	.word	0x20000290
 8001238:	40005400 	.word	0x40005400
 800123c:	307075b1 	.word	0x307075b1

08001240 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001244:	4b1b      	ldr	r3, [pc, #108]	; (80012b4 <MX_I2C2_Init+0x74>)
 8001246:	4a1c      	ldr	r2, [pc, #112]	; (80012b8 <MX_I2C2_Init+0x78>)
 8001248:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 800124a:	4b1a      	ldr	r3, [pc, #104]	; (80012b4 <MX_I2C2_Init+0x74>)
 800124c:	4a1b      	ldr	r2, [pc, #108]	; (80012bc <MX_I2C2_Init+0x7c>)
 800124e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001250:	4b18      	ldr	r3, [pc, #96]	; (80012b4 <MX_I2C2_Init+0x74>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001256:	4b17      	ldr	r3, [pc, #92]	; (80012b4 <MX_I2C2_Init+0x74>)
 8001258:	2201      	movs	r2, #1
 800125a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800125c:	4b15      	ldr	r3, [pc, #84]	; (80012b4 <MX_I2C2_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001262:	4b14      	ldr	r3, [pc, #80]	; (80012b4 <MX_I2C2_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001268:	4b12      	ldr	r3, [pc, #72]	; (80012b4 <MX_I2C2_Init+0x74>)
 800126a:	2200      	movs	r2, #0
 800126c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800126e:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <MX_I2C2_Init+0x74>)
 8001270:	2200      	movs	r2, #0
 8001272:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001274:	4b0f      	ldr	r3, [pc, #60]	; (80012b4 <MX_I2C2_Init+0x74>)
 8001276:	2200      	movs	r2, #0
 8001278:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800127a:	480e      	ldr	r0, [pc, #56]	; (80012b4 <MX_I2C2_Init+0x74>)
 800127c:	f002 fcd7 	bl	8003c2e <HAL_I2C_Init>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001286:	f000 fb7b 	bl	8001980 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800128a:	2100      	movs	r1, #0
 800128c:	4809      	ldr	r0, [pc, #36]	; (80012b4 <MX_I2C2_Init+0x74>)
 800128e:	f002 fd69 	bl	8003d64 <HAL_I2CEx_ConfigAnalogFilter>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001298:	f000 fb72 	bl	8001980 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800129c:	2100      	movs	r1, #0
 800129e:	4805      	ldr	r0, [pc, #20]	; (80012b4 <MX_I2C2_Init+0x74>)
 80012a0:	f002 fdab 	bl	8003dfa <HAL_I2CEx_ConfigDigitalFilter>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80012aa:	f000 fb69 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	200002e4 	.word	0x200002e4
 80012b8:	40005800 	.word	0x40005800
 80012bc:	307075b1 	.word	0x307075b1

080012c0 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	60da      	str	r2, [r3, #12]
 80012d2:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 80012d4:	4b23      	ldr	r3, [pc, #140]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 80012d6:	4a24      	ldr	r2, [pc, #144]	; (8001368 <MX_OCTOSPI1_Init+0xa8>)
 80012d8:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 80012da:	4b22      	ldr	r3, [pc, #136]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 80012dc:	2201      	movs	r2, #1
 80012de:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 80012e0:	4b20      	ldr	r3, [pc, #128]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 80012e6:	4b1f      	ldr	r3, [pc, #124]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 80012e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80012ec:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 80012ee:	4b1d      	ldr	r3, [pc, #116]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 80012f0:	2220      	movs	r2, #32
 80012f2:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 80012f4:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 80012f6:	2201      	movs	r2, #1
 80012f8:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 80012fa:	4b1a      	ldr	r3, [pc, #104]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001300:	4b18      	ldr	r3, [pc, #96]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 8001302:	2200      	movs	r2, #0
 8001304:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8001306:	4b17      	ldr	r3, [pc, #92]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 8001308:	2201      	movs	r2, #1
 800130a:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 800130c:	4b15      	ldr	r3, [pc, #84]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 800130e:	2200      	movs	r2, #0
 8001310:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8001312:	4b14      	ldr	r3, [pc, #80]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 8001314:	2200      	movs	r2, #0
 8001316:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8001318:	4b12      	ldr	r3, [pc, #72]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 800131a:	2200      	movs	r2, #0
 800131c:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 800131e:	4b11      	ldr	r3, [pc, #68]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 8001320:	2208      	movs	r2, #8
 8001322:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8001324:	480f      	ldr	r0, [pc, #60]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 8001326:	f002 fdb5 	bl	8003e94 <HAL_OSPI_Init>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 8001330:	f000 fb26 	bl	8001980 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8001334:	2301      	movs	r3, #1
 8001336:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8001338:	2301      	movs	r3, #1
 800133a:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 800133c:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8001340:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	f241 3288 	movw	r2, #5000	; 0x1388
 8001348:	4619      	mov	r1, r3
 800134a:	4806      	ldr	r0, [pc, #24]	; (8001364 <MX_OCTOSPI1_Init+0xa4>)
 800134c:	f002 fe5c 	bl	8004008 <HAL_OSPIM_Config>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 8001356:	f000 fb13 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 800135a:	bf00      	nop
 800135c:	3718      	adds	r7, #24
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000338 	.word	0x20000338
 8001368:	a0001000 	.word	0xa0001000

0800136c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001370:	4b1b      	ldr	r3, [pc, #108]	; (80013e0 <MX_SPI1_Init+0x74>)
 8001372:	4a1c      	ldr	r2, [pc, #112]	; (80013e4 <MX_SPI1_Init+0x78>)
 8001374:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001376:	4b1a      	ldr	r3, [pc, #104]	; (80013e0 <MX_SPI1_Init+0x74>)
 8001378:	f44f 7282 	mov.w	r2, #260	; 0x104
 800137c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800137e:	4b18      	ldr	r3, [pc, #96]	; (80013e0 <MX_SPI1_Init+0x74>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001384:	4b16      	ldr	r3, [pc, #88]	; (80013e0 <MX_SPI1_Init+0x74>)
 8001386:	f44f 7240 	mov.w	r2, #768	; 0x300
 800138a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800138c:	4b14      	ldr	r3, [pc, #80]	; (80013e0 <MX_SPI1_Init+0x74>)
 800138e:	2200      	movs	r2, #0
 8001390:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001392:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <MX_SPI1_Init+0x74>)
 8001394:	2200      	movs	r2, #0
 8001396:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001398:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <MX_SPI1_Init+0x74>)
 800139a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800139e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80013a0:	4b0f      	ldr	r3, [pc, #60]	; (80013e0 <MX_SPI1_Init+0x74>)
 80013a2:	2208      	movs	r2, #8
 80013a4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013a6:	4b0e      	ldr	r3, [pc, #56]	; (80013e0 <MX_SPI1_Init+0x74>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013ac:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <MX_SPI1_Init+0x74>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013b2:	4b0b      	ldr	r3, [pc, #44]	; (80013e0 <MX_SPI1_Init+0x74>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80013b8:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <MX_SPI1_Init+0x74>)
 80013ba:	2207      	movs	r2, #7
 80013bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013be:	4b08      	ldr	r3, [pc, #32]	; (80013e0 <MX_SPI1_Init+0x74>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013c4:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <MX_SPI1_Init+0x74>)
 80013c6:	2208      	movs	r2, #8
 80013c8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013ca:	4805      	ldr	r0, [pc, #20]	; (80013e0 <MX_SPI1_Init+0x74>)
 80013cc:	f004 ff0c 	bl	80061e8 <HAL_SPI_Init>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80013d6:	f000 fad3 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000388 	.word	0x20000388
 80013e4:	40013000 	.word	0x40013000

080013e8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80013ec:	4b1b      	ldr	r3, [pc, #108]	; (800145c <MX_SPI3_Init+0x74>)
 80013ee:	4a1c      	ldr	r2, [pc, #112]	; (8001460 <MX_SPI3_Init+0x78>)
 80013f0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80013f2:	4b1a      	ldr	r3, [pc, #104]	; (800145c <MX_SPI3_Init+0x74>)
 80013f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013f8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80013fa:	4b18      	ldr	r3, [pc, #96]	; (800145c <MX_SPI3_Init+0x74>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001400:	4b16      	ldr	r3, [pc, #88]	; (800145c <MX_SPI3_Init+0x74>)
 8001402:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001406:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001408:	4b14      	ldr	r3, [pc, #80]	; (800145c <MX_SPI3_Init+0x74>)
 800140a:	2200      	movs	r2, #0
 800140c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800140e:	4b13      	ldr	r3, [pc, #76]	; (800145c <MX_SPI3_Init+0x74>)
 8001410:	2200      	movs	r2, #0
 8001412:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001414:	4b11      	ldr	r3, [pc, #68]	; (800145c <MX_SPI3_Init+0x74>)
 8001416:	f44f 7200 	mov.w	r2, #512	; 0x200
 800141a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800141c:	4b0f      	ldr	r3, [pc, #60]	; (800145c <MX_SPI3_Init+0x74>)
 800141e:	2208      	movs	r2, #8
 8001420:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001422:	4b0e      	ldr	r3, [pc, #56]	; (800145c <MX_SPI3_Init+0x74>)
 8001424:	2200      	movs	r2, #0
 8001426:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001428:	4b0c      	ldr	r3, [pc, #48]	; (800145c <MX_SPI3_Init+0x74>)
 800142a:	2200      	movs	r2, #0
 800142c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800142e:	4b0b      	ldr	r3, [pc, #44]	; (800145c <MX_SPI3_Init+0x74>)
 8001430:	2200      	movs	r2, #0
 8001432:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001434:	4b09      	ldr	r3, [pc, #36]	; (800145c <MX_SPI3_Init+0x74>)
 8001436:	2207      	movs	r2, #7
 8001438:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800143a:	4b08      	ldr	r3, [pc, #32]	; (800145c <MX_SPI3_Init+0x74>)
 800143c:	2200      	movs	r2, #0
 800143e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001440:	4b06      	ldr	r3, [pc, #24]	; (800145c <MX_SPI3_Init+0x74>)
 8001442:	2208      	movs	r2, #8
 8001444:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001446:	4805      	ldr	r0, [pc, #20]	; (800145c <MX_SPI3_Init+0x74>)
 8001448:	f004 fece 	bl	80061e8 <HAL_SPI_Init>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001452:	f000 fa95 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	200003ec 	.word	0x200003ec
 8001460:	40003c00 	.word	0x40003c00

08001464 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001468:	4b22      	ldr	r3, [pc, #136]	; (80014f4 <MX_UART4_Init+0x90>)
 800146a:	4a23      	ldr	r2, [pc, #140]	; (80014f8 <MX_UART4_Init+0x94>)
 800146c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800146e:	4b21      	ldr	r3, [pc, #132]	; (80014f4 <MX_UART4_Init+0x90>)
 8001470:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001474:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001476:	4b1f      	ldr	r3, [pc, #124]	; (80014f4 <MX_UART4_Init+0x90>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800147c:	4b1d      	ldr	r3, [pc, #116]	; (80014f4 <MX_UART4_Init+0x90>)
 800147e:	2200      	movs	r2, #0
 8001480:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001482:	4b1c      	ldr	r3, [pc, #112]	; (80014f4 <MX_UART4_Init+0x90>)
 8001484:	2200      	movs	r2, #0
 8001486:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001488:	4b1a      	ldr	r3, [pc, #104]	; (80014f4 <MX_UART4_Init+0x90>)
 800148a:	220c      	movs	r2, #12
 800148c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148e:	4b19      	ldr	r3, [pc, #100]	; (80014f4 <MX_UART4_Init+0x90>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001494:	4b17      	ldr	r3, [pc, #92]	; (80014f4 <MX_UART4_Init+0x90>)
 8001496:	2200      	movs	r2, #0
 8001498:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800149a:	4b16      	ldr	r3, [pc, #88]	; (80014f4 <MX_UART4_Init+0x90>)
 800149c:	2200      	movs	r2, #0
 800149e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014a0:	4b14      	ldr	r3, [pc, #80]	; (80014f4 <MX_UART4_Init+0x90>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014a6:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <MX_UART4_Init+0x90>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80014ac:	4811      	ldr	r0, [pc, #68]	; (80014f4 <MX_UART4_Init+0x90>)
 80014ae:	f004 ff3e 	bl	800632e <HAL_UART_Init>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80014b8:	f000 fa62 	bl	8001980 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014bc:	2100      	movs	r1, #0
 80014be:	480d      	ldr	r0, [pc, #52]	; (80014f4 <MX_UART4_Init+0x90>)
 80014c0:	f005 fd62 	bl	8006f88 <HAL_UARTEx_SetTxFifoThreshold>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80014ca:	f000 fa59 	bl	8001980 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014ce:	2100      	movs	r1, #0
 80014d0:	4808      	ldr	r0, [pc, #32]	; (80014f4 <MX_UART4_Init+0x90>)
 80014d2:	f005 fd97 	bl	8007004 <HAL_UARTEx_SetRxFifoThreshold>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80014dc:	f000 fa50 	bl	8001980 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80014e0:	4804      	ldr	r0, [pc, #16]	; (80014f4 <MX_UART4_Init+0x90>)
 80014e2:	f005 fd18 	bl	8006f16 <HAL_UARTEx_DisableFifoMode>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80014ec:	f000 fa48 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	20000450 	.word	0x20000450
 80014f8:	40004c00 	.word	0x40004c00

080014fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001500:	4b22      	ldr	r3, [pc, #136]	; (800158c <MX_USART1_UART_Init+0x90>)
 8001502:	4a23      	ldr	r2, [pc, #140]	; (8001590 <MX_USART1_UART_Init+0x94>)
 8001504:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001506:	4b21      	ldr	r3, [pc, #132]	; (800158c <MX_USART1_UART_Init+0x90>)
 8001508:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800150c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800150e:	4b1f      	ldr	r3, [pc, #124]	; (800158c <MX_USART1_UART_Init+0x90>)
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001514:	4b1d      	ldr	r3, [pc, #116]	; (800158c <MX_USART1_UART_Init+0x90>)
 8001516:	2200      	movs	r2, #0
 8001518:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800151a:	4b1c      	ldr	r3, [pc, #112]	; (800158c <MX_USART1_UART_Init+0x90>)
 800151c:	2200      	movs	r2, #0
 800151e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001520:	4b1a      	ldr	r3, [pc, #104]	; (800158c <MX_USART1_UART_Init+0x90>)
 8001522:	220c      	movs	r2, #12
 8001524:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001526:	4b19      	ldr	r3, [pc, #100]	; (800158c <MX_USART1_UART_Init+0x90>)
 8001528:	2200      	movs	r2, #0
 800152a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800152c:	4b17      	ldr	r3, [pc, #92]	; (800158c <MX_USART1_UART_Init+0x90>)
 800152e:	2200      	movs	r2, #0
 8001530:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001532:	4b16      	ldr	r3, [pc, #88]	; (800158c <MX_USART1_UART_Init+0x90>)
 8001534:	2200      	movs	r2, #0
 8001536:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001538:	4b14      	ldr	r3, [pc, #80]	; (800158c <MX_USART1_UART_Init+0x90>)
 800153a:	2200      	movs	r2, #0
 800153c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800153e:	4b13      	ldr	r3, [pc, #76]	; (800158c <MX_USART1_UART_Init+0x90>)
 8001540:	2200      	movs	r2, #0
 8001542:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001544:	4811      	ldr	r0, [pc, #68]	; (800158c <MX_USART1_UART_Init+0x90>)
 8001546:	f004 fef2 	bl	800632e <HAL_UART_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001550:	f000 fa16 	bl	8001980 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001554:	2100      	movs	r1, #0
 8001556:	480d      	ldr	r0, [pc, #52]	; (800158c <MX_USART1_UART_Init+0x90>)
 8001558:	f005 fd16 	bl	8006f88 <HAL_UARTEx_SetTxFifoThreshold>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001562:	f000 fa0d 	bl	8001980 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001566:	2100      	movs	r1, #0
 8001568:	4808      	ldr	r0, [pc, #32]	; (800158c <MX_USART1_UART_Init+0x90>)
 800156a:	f005 fd4b 	bl	8007004 <HAL_UARTEx_SetRxFifoThreshold>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001574:	f000 fa04 	bl	8001980 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001578:	4804      	ldr	r0, [pc, #16]	; (800158c <MX_USART1_UART_Init+0x90>)
 800157a:	f005 fccc 	bl	8006f16 <HAL_UARTEx_DisableFifoMode>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001584:	f000 f9fc 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001588:	bf00      	nop
 800158a:	bd80      	pop	{r7, pc}
 800158c:	200004e4 	.word	0x200004e4
 8001590:	40013800 	.word	0x40013800

08001594 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001598:	4b23      	ldr	r3, [pc, #140]	; (8001628 <MX_USART2_UART_Init+0x94>)
 800159a:	4a24      	ldr	r2, [pc, #144]	; (800162c <MX_USART2_UART_Init+0x98>)
 800159c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800159e:	4b22      	ldr	r3, [pc, #136]	; (8001628 <MX_USART2_UART_Init+0x94>)
 80015a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015a6:	4b20      	ldr	r3, [pc, #128]	; (8001628 <MX_USART2_UART_Init+0x94>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015ac:	4b1e      	ldr	r3, [pc, #120]	; (8001628 <MX_USART2_UART_Init+0x94>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015b2:	4b1d      	ldr	r3, [pc, #116]	; (8001628 <MX_USART2_UART_Init+0x94>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015b8:	4b1b      	ldr	r3, [pc, #108]	; (8001628 <MX_USART2_UART_Init+0x94>)
 80015ba:	220c      	movs	r2, #12
 80015bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80015be:	4b1a      	ldr	r3, [pc, #104]	; (8001628 <MX_USART2_UART_Init+0x94>)
 80015c0:	f44f 7240 	mov.w	r2, #768	; 0x300
 80015c4:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015c6:	4b18      	ldr	r3, [pc, #96]	; (8001628 <MX_USART2_UART_Init+0x94>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015cc:	4b16      	ldr	r3, [pc, #88]	; (8001628 <MX_USART2_UART_Init+0x94>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015d2:	4b15      	ldr	r3, [pc, #84]	; (8001628 <MX_USART2_UART_Init+0x94>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015d8:	4b13      	ldr	r3, [pc, #76]	; (8001628 <MX_USART2_UART_Init+0x94>)
 80015da:	2200      	movs	r2, #0
 80015dc:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015de:	4812      	ldr	r0, [pc, #72]	; (8001628 <MX_USART2_UART_Init+0x94>)
 80015e0:	f004 fea5 	bl	800632e <HAL_UART_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80015ea:	f000 f9c9 	bl	8001980 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015ee:	2100      	movs	r1, #0
 80015f0:	480d      	ldr	r0, [pc, #52]	; (8001628 <MX_USART2_UART_Init+0x94>)
 80015f2:	f005 fcc9 	bl	8006f88 <HAL_UARTEx_SetTxFifoThreshold>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 80015fc:	f000 f9c0 	bl	8001980 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001600:	2100      	movs	r1, #0
 8001602:	4809      	ldr	r0, [pc, #36]	; (8001628 <MX_USART2_UART_Init+0x94>)
 8001604:	f005 fcfe 	bl	8007004 <HAL_UARTEx_SetRxFifoThreshold>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 800160e:	f000 f9b7 	bl	8001980 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001612:	4805      	ldr	r0, [pc, #20]	; (8001628 <MX_USART2_UART_Init+0x94>)
 8001614:	f005 fc7f 	bl	8006f16 <HAL_UARTEx_DisableFifoMode>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 800161e:	f000 f9af 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20000578 	.word	0x20000578
 800162c:	40004400 	.word	0x40004400

08001630 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001634:	4b22      	ldr	r3, [pc, #136]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 8001636:	4a23      	ldr	r2, [pc, #140]	; (80016c4 <MX_USART3_UART_Init+0x94>)
 8001638:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800163a:	4b21      	ldr	r3, [pc, #132]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 800163c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001640:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001642:	4b1f      	ldr	r3, [pc, #124]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001648:	4b1d      	ldr	r3, [pc, #116]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 800164a:	2200      	movs	r2, #0
 800164c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800164e:	4b1c      	ldr	r3, [pc, #112]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001654:	4b1a      	ldr	r3, [pc, #104]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 8001656:	220c      	movs	r2, #12
 8001658:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800165a:	4b19      	ldr	r3, [pc, #100]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 800165c:	2200      	movs	r2, #0
 800165e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001660:	4b17      	ldr	r3, [pc, #92]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 8001662:	2200      	movs	r2, #0
 8001664:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001666:	4b16      	ldr	r3, [pc, #88]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 8001668:	2200      	movs	r2, #0
 800166a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800166c:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 800166e:	2200      	movs	r2, #0
 8001670:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001672:	4b13      	ldr	r3, [pc, #76]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 8001674:	2200      	movs	r2, #0
 8001676:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001678:	4811      	ldr	r0, [pc, #68]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 800167a:	f004 fe58 	bl	800632e <HAL_UART_Init>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001684:	f000 f97c 	bl	8001980 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001688:	2100      	movs	r1, #0
 800168a:	480d      	ldr	r0, [pc, #52]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 800168c:	f005 fc7c 	bl	8006f88 <HAL_UARTEx_SetTxFifoThreshold>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001696:	f000 f973 	bl	8001980 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800169a:	2100      	movs	r1, #0
 800169c:	4808      	ldr	r0, [pc, #32]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 800169e:	f005 fcb1 	bl	8007004 <HAL_UARTEx_SetRxFifoThreshold>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80016a8:	f000 f96a 	bl	8001980 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80016ac:	4804      	ldr	r0, [pc, #16]	; (80016c0 <MX_USART3_UART_Init+0x90>)
 80016ae:	f005 fc32 	bl	8006f16 <HAL_UARTEx_DisableFifoMode>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80016b8:	f000 f962 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	2000060c 	.word	0x2000060c
 80016c4:	40004800 	.word	0x40004800

080016c8 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80016cc:	bf00      	nop
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
	...

080016d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08c      	sub	sp, #48	; 0x30
 80016dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016de:	f107 031c 	add.w	r3, r7, #28
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	60da      	str	r2, [r3, #12]
 80016ec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016ee:	4b96      	ldr	r3, [pc, #600]	; (8001948 <MX_GPIO_Init+0x270>)
 80016f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f2:	4a95      	ldr	r2, [pc, #596]	; (8001948 <MX_GPIO_Init+0x270>)
 80016f4:	f043 0310 	orr.w	r3, r3, #16
 80016f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016fa:	4b93      	ldr	r3, [pc, #588]	; (8001948 <MX_GPIO_Init+0x270>)
 80016fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fe:	f003 0310 	and.w	r3, r3, #16
 8001702:	61bb      	str	r3, [r7, #24]
 8001704:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001706:	4b90      	ldr	r3, [pc, #576]	; (8001948 <MX_GPIO_Init+0x270>)
 8001708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800170a:	4a8f      	ldr	r2, [pc, #572]	; (8001948 <MX_GPIO_Init+0x270>)
 800170c:	f043 0304 	orr.w	r3, r3, #4
 8001710:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001712:	4b8d      	ldr	r3, [pc, #564]	; (8001948 <MX_GPIO_Init+0x270>)
 8001714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001716:	f003 0304 	and.w	r3, r3, #4
 800171a:	617b      	str	r3, [r7, #20]
 800171c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800171e:	4b8a      	ldr	r3, [pc, #552]	; (8001948 <MX_GPIO_Init+0x270>)
 8001720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001722:	4a89      	ldr	r2, [pc, #548]	; (8001948 <MX_GPIO_Init+0x270>)
 8001724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001728:	64d3      	str	r3, [r2, #76]	; 0x4c
 800172a:	4b87      	ldr	r3, [pc, #540]	; (8001948 <MX_GPIO_Init+0x270>)
 800172c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001736:	4b84      	ldr	r3, [pc, #528]	; (8001948 <MX_GPIO_Init+0x270>)
 8001738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173a:	4a83      	ldr	r2, [pc, #524]	; (8001948 <MX_GPIO_Init+0x270>)
 800173c:	f043 0301 	orr.w	r3, r3, #1
 8001740:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001742:	4b81      	ldr	r3, [pc, #516]	; (8001948 <MX_GPIO_Init+0x270>)
 8001744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800174e:	4b7e      	ldr	r3, [pc, #504]	; (8001948 <MX_GPIO_Init+0x270>)
 8001750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001752:	4a7d      	ldr	r2, [pc, #500]	; (8001948 <MX_GPIO_Init+0x270>)
 8001754:	f043 0302 	orr.w	r3, r3, #2
 8001758:	64d3      	str	r3, [r2, #76]	; 0x4c
 800175a:	4b7b      	ldr	r3, [pc, #492]	; (8001948 <MX_GPIO_Init+0x270>)
 800175c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800175e:	f003 0302 	and.w	r3, r3, #2
 8001762:	60bb      	str	r3, [r7, #8]
 8001764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001766:	4b78      	ldr	r3, [pc, #480]	; (8001948 <MX_GPIO_Init+0x270>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176a:	4a77      	ldr	r2, [pc, #476]	; (8001948 <MX_GPIO_Init+0x270>)
 800176c:	f043 0308 	orr.w	r3, r3, #8
 8001770:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001772:	4b75      	ldr	r3, [pc, #468]	; (8001948 <MX_GPIO_Init+0x270>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001776:	f003 0308 	and.w	r3, r3, #8
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 800177e:	2200      	movs	r2, #0
 8001780:	f240 1105 	movw	r1, #261	; 0x105
 8001784:	4871      	ldr	r0, [pc, #452]	; (800194c <MX_GPIO_Init+0x274>)
 8001786:	f002 fa17 	bl	8003bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 800178a:	2200      	movs	r2, #0
 800178c:	f248 111c 	movw	r1, #33052	; 0x811c
 8001790:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001794:	f002 fa10 	bl	8003bb8 <HAL_GPIO_WritePin>
                          |ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001798:	2200      	movs	r2, #0
 800179a:	f24f 0104 	movw	r1, #61444	; 0xf004
 800179e:	486c      	ldr	r0, [pc, #432]	; (8001950 <MX_GPIO_Init+0x278>)
 80017a0:	f002 fa0a 	bl	8003bb8 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 80017a4:	2200      	movs	r2, #0
 80017a6:	f242 0183 	movw	r1, #8323	; 0x2083
 80017aa:	486a      	ldr	r0, [pc, #424]	; (8001954 <MX_GPIO_Init+0x27c>)
 80017ac:	f002 fa04 	bl	8003bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 80017b0:	2200      	movs	r2, #0
 80017b2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80017b6:	4868      	ldr	r0, [pc, #416]	; (8001958 <MX_GPIO_Init+0x280>)
 80017b8:	f002 f9fe 	bl	8003bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 80017bc:	f240 1305 	movw	r3, #261	; 0x105
 80017c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c2:	2301      	movs	r3, #1
 80017c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ca:	2300      	movs	r3, #0
 80017cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017ce:	f107 031c 	add.w	r3, r7, #28
 80017d2:	4619      	mov	r1, r3
 80017d4:	485d      	ldr	r0, [pc, #372]	; (800194c <MX_GPIO_Init+0x274>)
 80017d6:	f002 f85d 	bl	8003894 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 80017da:	237a      	movs	r3, #122	; 0x7a
 80017dc:	61fb      	str	r3, [r7, #28]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017de:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017e8:	f107 031c 	add.w	r3, r7, #28
 80017ec:	4619      	mov	r1, r3
 80017ee:	4857      	ldr	r0, [pc, #348]	; (800194c <MX_GPIO_Init+0x274>)
 80017f0:	f002 f850 	bl	8003894 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_EXTI13_Pin VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80017f4:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 80017f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017fa:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001800:	2300      	movs	r3, #0
 8001802:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001804:	f107 031c 	add.w	r3, r7, #28
 8001808:	4619      	mov	r1, r3
 800180a:	4853      	ldr	r0, [pc, #332]	; (8001958 <MX_GPIO_Init+0x280>)
 800180c:	f002 f842 	bl	8003894 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin SPBTLE_RF_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8001810:	f248 131c 	movw	r3, #33052	; 0x811c
 8001814:	61fb      	str	r3, [r7, #28]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001816:	2301      	movs	r3, #1
 8001818:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181e:	2300      	movs	r3, #0
 8001820:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001822:	f107 031c 	add.w	r3, r7, #28
 8001826:	4619      	mov	r1, r3
 8001828:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800182c:	f002 f832 	bl	8003894 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001830:	2301      	movs	r3, #1
 8001832:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001834:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001838:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800183e:	f107 031c 	add.w	r3, r7, #28
 8001842:	4619      	mov	r1, r3
 8001844:	4842      	ldr	r0, [pc, #264]	; (8001950 <MX_GPIO_Init+0x278>)
 8001846:	f002 f825 	bl	8003894 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800184a:	2302      	movs	r3, #2
 800184c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184e:	2302      	movs	r3, #2
 8001850:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001856:	2300      	movs	r3, #0
 8001858:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800185a:	2302      	movs	r3, #2
 800185c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800185e:	f107 031c 	add.w	r3, r7, #28
 8001862:	4619      	mov	r1, r3
 8001864:	483a      	ldr	r0, [pc, #232]	; (8001950 <MX_GPIO_Init+0x278>)
 8001866:	f002 f815 	bl	8003894 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 800186a:	f24f 0304 	movw	r3, #61444	; 0xf004
 800186e:	61fb      	str	r3, [r7, #28]
                          |SPSGRF_915_SDN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001870:	2301      	movs	r3, #1
 8001872:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001874:	2300      	movs	r3, #0
 8001876:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001878:	2300      	movs	r3, #0
 800187a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800187c:	f107 031c 	add.w	r3, r7, #28
 8001880:	4619      	mov	r1, r3
 8001882:	4833      	ldr	r0, [pc, #204]	; (8001950 <MX_GPIO_Init+0x278>)
 8001884:	f002 f806 	bl	8003894 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI2_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 8001888:	f64d 4304 	movw	r3, #56324	; 0xdc04
 800188c:	61fb      	str	r3, [r7, #28]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800188e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001892:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001898:	f107 031c 	add.w	r3, r7, #28
 800189c:	4619      	mov	r1, r3
 800189e:	482d      	ldr	r0, [pc, #180]	; (8001954 <MX_GPIO_Init+0x27c>)
 80018a0:	f001 fff8 	bl	8003894 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 80018a4:	f242 0383 	movw	r3, #8323	; 0x2083
 80018a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018aa:	2301      	movs	r3, #1
 80018ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b2:	2300      	movs	r3, #0
 80018b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018b6:	f107 031c 	add.w	r3, r7, #28
 80018ba:	4619      	mov	r1, r3
 80018bc:	4825      	ldr	r0, [pc, #148]	; (8001954 <MX_GPIO_Init+0x27c>)
 80018be:	f001 ffe9 	bl	8003894 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80018c2:	f44f 7310 	mov.w	r3, #576	; 0x240
 80018c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c8:	2301      	movs	r3, #1
 80018ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d0:	2300      	movs	r3, #0
 80018d2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d4:	f107 031c 	add.w	r3, r7, #28
 80018d8:	4619      	mov	r1, r3
 80018da:	481f      	ldr	r0, [pc, #124]	; (8001958 <MX_GPIO_Init+0x280>)
 80018dc:	f001 ffda 	bl	8003894 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80018e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e6:	2300      	movs	r3, #0
 80018e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80018ee:	f107 031c 	add.w	r3, r7, #28
 80018f2:	4619      	mov	r1, r3
 80018f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f8:	f001 ffcc 	bl	8003894 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80018fc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001902:	2302      	movs	r3, #2
 8001904:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190a:	2303      	movs	r3, #3
 800190c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800190e:	230a      	movs	r3, #10
 8001910:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001912:	f107 031c 	add.w	r3, r7, #28
 8001916:	4619      	mov	r1, r3
 8001918:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800191c:	f001 ffba 	bl	8003894 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001920:	2200      	movs	r2, #0
 8001922:	2100      	movs	r1, #0
 8001924:	2017      	movs	r0, #23
 8001926:	f001 fe72 	bl	800360e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800192a:	2017      	movs	r0, #23
 800192c:	f001 fe8b 	bl	8003646 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001930:	2200      	movs	r2, #0
 8001932:	2100      	movs	r1, #0
 8001934:	2028      	movs	r0, #40	; 0x28
 8001936:	f001 fe6a 	bl	800360e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800193a:	2028      	movs	r0, #40	; 0x28
 800193c:	f001 fe83 	bl	8003646 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001940:	bf00      	nop
 8001942:	3730      	adds	r7, #48	; 0x30
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40021000 	.word	0x40021000
 800194c:	48001000 	.word	0x48001000
 8001950:	48000400 	.word	0x48000400
 8001954:	48000c00 	.word	0x48000c00
 8001958:	48000800 	.word	0x48000800

0800195c <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch){
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *) &ch, 1, HAL_MAX_DELAY);
 8001964:	1d39      	adds	r1, r7, #4
 8001966:	f04f 33ff 	mov.w	r3, #4294967295
 800196a:	2201      	movs	r2, #1
 800196c:	4803      	ldr	r0, [pc, #12]	; (800197c <__io_putchar+0x20>)
 800196e:	f004 fd2e 	bl	80063ce <HAL_UART_Transmit>
	return ch;
 8001972:	687b      	ldr	r3, [r7, #4]
}
 8001974:	4618      	mov	r0, r3
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	200004e4 	.word	0x200004e4

08001980 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001984:	b672      	cpsid	i
}
 8001986:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001988:	e7fe      	b.n	8001988 <Error_Handler+0x8>
	...

0800198c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001992:	4b0f      	ldr	r3, [pc, #60]	; (80019d0 <HAL_MspInit+0x44>)
 8001994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001996:	4a0e      	ldr	r2, [pc, #56]	; (80019d0 <HAL_MspInit+0x44>)
 8001998:	f043 0301 	orr.w	r3, r3, #1
 800199c:	6613      	str	r3, [r2, #96]	; 0x60
 800199e:	4b0c      	ldr	r3, [pc, #48]	; (80019d0 <HAL_MspInit+0x44>)
 80019a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019a2:	f003 0301 	and.w	r3, r3, #1
 80019a6:	607b      	str	r3, [r7, #4]
 80019a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019aa:	4b09      	ldr	r3, [pc, #36]	; (80019d0 <HAL_MspInit+0x44>)
 80019ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ae:	4a08      	ldr	r2, [pc, #32]	; (80019d0 <HAL_MspInit+0x44>)
 80019b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019b4:	6593      	str	r3, [r2, #88]	; 0x58
 80019b6:	4b06      	ldr	r3, [pc, #24]	; (80019d0 <HAL_MspInit+0x44>)
 80019b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019be:	603b      	str	r3, [r7, #0]
 80019c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019c2:	bf00      	nop
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	40021000 	.word	0x40021000

080019d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08a      	sub	sp, #40	; 0x28
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	f107 0314 	add.w	r3, r7, #20
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a15      	ldr	r2, [pc, #84]	; (8001a48 <HAL_ADC_MspInit+0x74>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d123      	bne.n	8001a3e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80019f6:	4b15      	ldr	r3, [pc, #84]	; (8001a4c <HAL_ADC_MspInit+0x78>)
 80019f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019fa:	4a14      	ldr	r2, [pc, #80]	; (8001a4c <HAL_ADC_MspInit+0x78>)
 80019fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a02:	4b12      	ldr	r3, [pc, #72]	; (8001a4c <HAL_ADC_MspInit+0x78>)
 8001a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a06:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a0a:	613b      	str	r3, [r7, #16]
 8001a0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a0e:	4b0f      	ldr	r3, [pc, #60]	; (8001a4c <HAL_ADC_MspInit+0x78>)
 8001a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a12:	4a0e      	ldr	r2, [pc, #56]	; (8001a4c <HAL_ADC_MspInit+0x78>)
 8001a14:	f043 0304 	orr.w	r3, r3, #4
 8001a18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a1a:	4b0c      	ldr	r3, [pc, #48]	; (8001a4c <HAL_ADC_MspInit+0x78>)
 8001a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a1e:	f003 0304 	and.w	r3, r3, #4
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001a26:	233f      	movs	r3, #63	; 0x3f
 8001a28:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a2a:	230b      	movs	r3, #11
 8001a2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	4805      	ldr	r0, [pc, #20]	; (8001a50 <HAL_ADC_MspInit+0x7c>)
 8001a3a:	f001 ff2b 	bl	8003894 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a3e:	bf00      	nop
 8001a40:	3728      	adds	r7, #40	; 0x28
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	50040000 	.word	0x50040000
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	48000800 	.word	0x48000800

08001a54 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b0ae      	sub	sp, #184	; 0xb8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	605a      	str	r2, [r3, #4]
 8001a66:	609a      	str	r2, [r3, #8]
 8001a68:	60da      	str	r2, [r3, #12]
 8001a6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a6c:	f107 0310 	add.w	r3, r7, #16
 8001a70:	2294      	movs	r2, #148	; 0x94
 8001a72:	2100      	movs	r1, #0
 8001a74:	4618      	mov	r0, r3
 8001a76:	f006 f9bf 	bl	8007df8 <memset>
  if(DFSDM1_Init == 0)
 8001a7a:	4b25      	ldr	r3, [pc, #148]	; (8001b10 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d142      	bne.n	8001b08 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001a82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a86:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a8e:	f107 0310 	add.w	r3, r7, #16
 8001a92:	4618      	mov	r0, r3
 8001a94:	f003 fe80 	bl	8005798 <HAL_RCCEx_PeriphCLKConfig>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001a9e:	f7ff ff6f 	bl	8001980 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001aa2:	4b1c      	ldr	r3, [pc, #112]	; (8001b14 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001aa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aa6:	4a1b      	ldr	r2, [pc, #108]	; (8001b14 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001aa8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001aac:	6613      	str	r3, [r2, #96]	; 0x60
 8001aae:	4b19      	ldr	r3, [pc, #100]	; (8001b14 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001ab0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ab2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001aba:	4b16      	ldr	r3, [pc, #88]	; (8001b14 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001abe:	4a15      	ldr	r2, [pc, #84]	; (8001b14 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001ac0:	f043 0310 	orr.w	r3, r3, #16
 8001ac4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ac6:	4b13      	ldr	r3, [pc, #76]	; (8001b14 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aca:	f003 0310 	and.w	r3, r3, #16
 8001ace:	60bb      	str	r3, [r7, #8]
 8001ad0:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001ad2:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001ad6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ada:	2302      	movs	r3, #2
 8001adc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001aec:	2306      	movs	r3, #6
 8001aee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001af2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001af6:	4619      	mov	r1, r3
 8001af8:	4807      	ldr	r0, [pc, #28]	; (8001b18 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001afa:	f001 fecb 	bl	8003894 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001afe:	4b04      	ldr	r3, [pc, #16]	; (8001b10 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	3301      	adds	r3, #1
 8001b04:	4a02      	ldr	r2, [pc, #8]	; (8001b10 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001b06:	6013      	str	r3, [r2, #0]
  }

}
 8001b08:	bf00      	nop
 8001b0a:	37b8      	adds	r7, #184	; 0xb8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	200006a4 	.word	0x200006a4
 8001b14:	40021000 	.word	0x40021000
 8001b18:	48001000 	.word	0x48001000

08001b1c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b0b0      	sub	sp, #192	; 0xc0
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b34:	f107 0318 	add.w	r3, r7, #24
 8001b38:	2294      	movs	r2, #148	; 0x94
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f006 f95b 	bl	8007df8 <memset>
  if(hi2c->Instance==I2C1)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a42      	ldr	r2, [pc, #264]	; (8001c50 <HAL_I2C_MspInit+0x134>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d13c      	bne.n	8001bc6 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001b4c:	2340      	movs	r3, #64	; 0x40
 8001b4e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001b50:	2300      	movs	r3, #0
 8001b52:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b54:	f107 0318 	add.w	r3, r7, #24
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f003 fe1d 	bl	8005798 <HAL_RCCEx_PeriphCLKConfig>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001b64:	f7ff ff0c 	bl	8001980 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b68:	4b3a      	ldr	r3, [pc, #232]	; (8001c54 <HAL_I2C_MspInit+0x138>)
 8001b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6c:	4a39      	ldr	r2, [pc, #228]	; (8001c54 <HAL_I2C_MspInit+0x138>)
 8001b6e:	f043 0302 	orr.w	r3, r3, #2
 8001b72:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b74:	4b37      	ldr	r3, [pc, #220]	; (8001c54 <HAL_I2C_MspInit+0x138>)
 8001b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b78:	f003 0302 	and.w	r3, r3, #2
 8001b7c:	617b      	str	r3, [r7, #20]
 8001b7e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001b80:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b84:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b88:	2312      	movs	r3, #18
 8001b8a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b94:	2303      	movs	r3, #3
 8001b96:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b9a:	2304      	movs	r3, #4
 8001b9c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	482c      	ldr	r0, [pc, #176]	; (8001c58 <HAL_I2C_MspInit+0x13c>)
 8001ba8:	f001 fe74 	bl	8003894 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bac:	4b29      	ldr	r3, [pc, #164]	; (8001c54 <HAL_I2C_MspInit+0x138>)
 8001bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bb0:	4a28      	ldr	r2, [pc, #160]	; (8001c54 <HAL_I2C_MspInit+0x138>)
 8001bb2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bb6:	6593      	str	r3, [r2, #88]	; 0x58
 8001bb8:	4b26      	ldr	r3, [pc, #152]	; (8001c54 <HAL_I2C_MspInit+0x138>)
 8001bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bc0:	613b      	str	r3, [r7, #16]
 8001bc2:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001bc4:	e040      	b.n	8001c48 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a24      	ldr	r2, [pc, #144]	; (8001c5c <HAL_I2C_MspInit+0x140>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d13b      	bne.n	8001c48 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001bd0:	2380      	movs	r3, #128	; 0x80
 8001bd2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bd8:	f107 0318 	add.w	r3, r7, #24
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f003 fddb 	bl	8005798 <HAL_RCCEx_PeriphCLKConfig>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8001be8:	f7ff feca 	bl	8001980 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bec:	4b19      	ldr	r3, [pc, #100]	; (8001c54 <HAL_I2C_MspInit+0x138>)
 8001bee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf0:	4a18      	ldr	r2, [pc, #96]	; (8001c54 <HAL_I2C_MspInit+0x138>)
 8001bf2:	f043 0302 	orr.w	r3, r3, #2
 8001bf6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bf8:	4b16      	ldr	r3, [pc, #88]	; (8001c54 <HAL_I2C_MspInit+0x138>)
 8001bfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bfc:	f003 0302 	and.w	r3, r3, #2
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001c04:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c08:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c0c:	2312      	movs	r3, #18
 8001c0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c12:	2301      	movs	r3, #1
 8001c14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c1e:	2304      	movs	r3, #4
 8001c20:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c24:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001c28:	4619      	mov	r1, r3
 8001c2a:	480b      	ldr	r0, [pc, #44]	; (8001c58 <HAL_I2C_MspInit+0x13c>)
 8001c2c:	f001 fe32 	bl	8003894 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c30:	4b08      	ldr	r3, [pc, #32]	; (8001c54 <HAL_I2C_MspInit+0x138>)
 8001c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c34:	4a07      	ldr	r2, [pc, #28]	; (8001c54 <HAL_I2C_MspInit+0x138>)
 8001c36:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c3a:	6593      	str	r3, [r2, #88]	; 0x58
 8001c3c:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <HAL_I2C_MspInit+0x138>)
 8001c3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c44:	60bb      	str	r3, [r7, #8]
 8001c46:	68bb      	ldr	r3, [r7, #8]
}
 8001c48:	bf00      	nop
 8001c4a:	37c0      	adds	r7, #192	; 0xc0
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40005400 	.word	0x40005400
 8001c54:	40021000 	.word	0x40021000
 8001c58:	48000400 	.word	0x48000400
 8001c5c:	40005800 	.word	0x40005800

08001c60 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b0b0      	sub	sp, #192	; 0xc0
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c68:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	60da      	str	r2, [r3, #12]
 8001c76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c78:	f107 0318 	add.w	r3, r7, #24
 8001c7c:	2294      	movs	r2, #148	; 0x94
 8001c7e:	2100      	movs	r1, #0
 8001c80:	4618      	mov	r0, r3
 8001c82:	f006 f8b9 	bl	8007df8 <memset>
  if(hospi->Instance==OCTOSPI1)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a28      	ldr	r2, [pc, #160]	; (8001d2c <HAL_OSPI_MspInit+0xcc>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d149      	bne.n	8001d24 <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001c90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c94:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001c96:	2300      	movs	r3, #0
 8001c98:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c9c:	f107 0318 	add.w	r3, r7, #24
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f003 fd79 	bl	8005798 <HAL_RCCEx_PeriphCLKConfig>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8001cac:	f7ff fe68 	bl	8001980 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8001cb0:	4b1f      	ldr	r3, [pc, #124]	; (8001d30 <HAL_OSPI_MspInit+0xd0>)
 8001cb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb4:	4a1e      	ldr	r2, [pc, #120]	; (8001d30 <HAL_OSPI_MspInit+0xd0>)
 8001cb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001cba:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cbc:	4b1c      	ldr	r3, [pc, #112]	; (8001d30 <HAL_OSPI_MspInit+0xd0>)
 8001cbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cc4:	617b      	str	r3, [r7, #20]
 8001cc6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001cc8:	4b19      	ldr	r3, [pc, #100]	; (8001d30 <HAL_OSPI_MspInit+0xd0>)
 8001cca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ccc:	4a18      	ldr	r2, [pc, #96]	; (8001d30 <HAL_OSPI_MspInit+0xd0>)
 8001cce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cd2:	6513      	str	r3, [r2, #80]	; 0x50
 8001cd4:	4b16      	ldr	r3, [pc, #88]	; (8001d30 <HAL_OSPI_MspInit+0xd0>)
 8001cd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ce0:	4b13      	ldr	r3, [pc, #76]	; (8001d30 <HAL_OSPI_MspInit+0xd0>)
 8001ce2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce4:	4a12      	ldr	r2, [pc, #72]	; (8001d30 <HAL_OSPI_MspInit+0xd0>)
 8001ce6:	f043 0310 	orr.w	r3, r3, #16
 8001cea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cec:	4b10      	ldr	r3, [pc, #64]	; (8001d30 <HAL_OSPI_MspInit+0xd0>)
 8001cee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cf0:	f003 0310 	and.w	r3, r3, #16
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001cf8:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001cfc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d00:	2302      	movs	r3, #2
 8001d02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001d12:	230a      	movs	r3, #10
 8001d14:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d18:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4805      	ldr	r0, [pc, #20]	; (8001d34 <HAL_OSPI_MspInit+0xd4>)
 8001d20:	f001 fdb8 	bl	8003894 <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 8001d24:	bf00      	nop
 8001d26:	37c0      	adds	r7, #192	; 0xc0
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	a0001000 	.word	0xa0001000
 8001d30:	40021000 	.word	0x40021000
 8001d34:	48001000 	.word	0x48001000

08001d38 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b08c      	sub	sp, #48	; 0x30
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	f107 031c 	add.w	r3, r7, #28
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
 8001d4e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a2f      	ldr	r2, [pc, #188]	; (8001e14 <HAL_SPI_MspInit+0xdc>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d129      	bne.n	8001dae <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d5a:	4b2f      	ldr	r3, [pc, #188]	; (8001e18 <HAL_SPI_MspInit+0xe0>)
 8001d5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d5e:	4a2e      	ldr	r2, [pc, #184]	; (8001e18 <HAL_SPI_MspInit+0xe0>)
 8001d60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d64:	6613      	str	r3, [r2, #96]	; 0x60
 8001d66:	4b2c      	ldr	r3, [pc, #176]	; (8001e18 <HAL_SPI_MspInit+0xe0>)
 8001d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d6e:	61bb      	str	r3, [r7, #24]
 8001d70:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d72:	4b29      	ldr	r3, [pc, #164]	; (8001e18 <HAL_SPI_MspInit+0xe0>)
 8001d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d76:	4a28      	ldr	r2, [pc, #160]	; (8001e18 <HAL_SPI_MspInit+0xe0>)
 8001d78:	f043 0301 	orr.w	r3, r3, #1
 8001d7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d7e:	4b26      	ldr	r3, [pc, #152]	; (8001e18 <HAL_SPI_MspInit+0xe0>)
 8001d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	617b      	str	r3, [r7, #20]
 8001d88:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8001d8a:	23e0      	movs	r3, #224	; 0xe0
 8001d8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8e:	2302      	movs	r3, #2
 8001d90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d96:	2303      	movs	r3, #3
 8001d98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d9a:	2305      	movs	r3, #5
 8001d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9e:	f107 031c 	add.w	r3, r7, #28
 8001da2:	4619      	mov	r1, r3
 8001da4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001da8:	f001 fd74 	bl	8003894 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001dac:	e02d      	b.n	8001e0a <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a1a      	ldr	r2, [pc, #104]	; (8001e1c <HAL_SPI_MspInit+0xe4>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d128      	bne.n	8001e0a <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001db8:	4b17      	ldr	r3, [pc, #92]	; (8001e18 <HAL_SPI_MspInit+0xe0>)
 8001dba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dbc:	4a16      	ldr	r2, [pc, #88]	; (8001e18 <HAL_SPI_MspInit+0xe0>)
 8001dbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dc2:	6593      	str	r3, [r2, #88]	; 0x58
 8001dc4:	4b14      	ldr	r3, [pc, #80]	; (8001e18 <HAL_SPI_MspInit+0xe0>)
 8001dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001dcc:	613b      	str	r3, [r7, #16]
 8001dce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dd0:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <HAL_SPI_MspInit+0xe0>)
 8001dd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd4:	4a10      	ldr	r2, [pc, #64]	; (8001e18 <HAL_SPI_MspInit+0xe0>)
 8001dd6:	f043 0304 	orr.w	r3, r3, #4
 8001dda:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ddc:	4b0e      	ldr	r3, [pc, #56]	; (8001e18 <HAL_SPI_MspInit+0xe0>)
 8001dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de0:	f003 0304 	and.w	r3, r3, #4
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001de8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001dec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dee:	2302      	movs	r3, #2
 8001df0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df2:	2300      	movs	r3, #0
 8001df4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df6:	2303      	movs	r3, #3
 8001df8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001dfa:	2306      	movs	r3, #6
 8001dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dfe:	f107 031c 	add.w	r3, r7, #28
 8001e02:	4619      	mov	r1, r3
 8001e04:	4806      	ldr	r0, [pc, #24]	; (8001e20 <HAL_SPI_MspInit+0xe8>)
 8001e06:	f001 fd45 	bl	8003894 <HAL_GPIO_Init>
}
 8001e0a:	bf00      	nop
 8001e0c:	3730      	adds	r7, #48	; 0x30
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40013000 	.word	0x40013000
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	40003c00 	.word	0x40003c00
 8001e20:	48000800 	.word	0x48000800

08001e24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b0b4      	sub	sp, #208	; 0xd0
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	60da      	str	r2, [r3, #12]
 8001e3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e3c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e40:	2294      	movs	r2, #148	; 0x94
 8001e42:	2100      	movs	r1, #0
 8001e44:	4618      	mov	r0, r3
 8001e46:	f005 ffd7 	bl	8007df8 <memset>
  if(huart->Instance==UART4)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a83      	ldr	r2, [pc, #524]	; (800205c <HAL_UART_MspInit+0x238>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d13c      	bne.n	8001ece <HAL_UART_MspInit+0xaa>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001e54:	2308      	movs	r3, #8
 8001e56:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e60:	4618      	mov	r0, r3
 8001e62:	f003 fc99 	bl	8005798 <HAL_RCCEx_PeriphCLKConfig>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e6c:	f7ff fd88 	bl	8001980 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001e70:	4b7b      	ldr	r3, [pc, #492]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e74:	4a7a      	ldr	r2, [pc, #488]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001e76:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001e7a:	6593      	str	r3, [r2, #88]	; 0x58
 8001e7c:	4b78      	ldr	r3, [pc, #480]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e84:	627b      	str	r3, [r7, #36]	; 0x24
 8001e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e88:	4b75      	ldr	r3, [pc, #468]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001e8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e8c:	4a74      	ldr	r2, [pc, #464]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001e8e:	f043 0301 	orr.w	r3, r3, #1
 8001e92:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e94:	4b72      	ldr	r3, [pc, #456]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001e96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	623b      	str	r3, [r7, #32]
 8001e9e:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001eb8:	2308      	movs	r3, #8
 8001eba:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ebe:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ec8:	f001 fce4 	bl	8003894 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001ecc:	e0c2      	b.n	8002054 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART1)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a64      	ldr	r2, [pc, #400]	; (8002064 <HAL_UART_MspInit+0x240>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d13b      	bne.n	8001f50 <HAL_UART_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001edc:	2300      	movs	r3, #0
 8001ede:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ee0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f003 fc57 	bl	8005798 <HAL_RCCEx_PeriphCLKConfig>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d001      	beq.n	8001ef4 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8001ef0:	f7ff fd46 	bl	8001980 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ef4:	4b5a      	ldr	r3, [pc, #360]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001ef6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ef8:	4a59      	ldr	r2, [pc, #356]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001efa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001efe:	6613      	str	r3, [r2, #96]	; 0x60
 8001f00:	4b57      	ldr	r3, [pc, #348]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001f02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f08:	61fb      	str	r3, [r7, #28]
 8001f0a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f0c:	4b54      	ldr	r3, [pc, #336]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001f0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f10:	4a53      	ldr	r2, [pc, #332]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001f12:	f043 0302 	orr.w	r3, r3, #2
 8001f16:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f18:	4b51      	ldr	r3, [pc, #324]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001f1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	61bb      	str	r3, [r7, #24]
 8001f22:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001f24:	23c0      	movs	r3, #192	; 0xc0
 8001f26:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f36:	2303      	movs	r3, #3
 8001f38:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f3c:	2307      	movs	r3, #7
 8001f3e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f42:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001f46:	4619      	mov	r1, r3
 8001f48:	4847      	ldr	r0, [pc, #284]	; (8002068 <HAL_UART_MspInit+0x244>)
 8001f4a:	f001 fca3 	bl	8003894 <HAL_GPIO_Init>
}
 8001f4e:	e081      	b.n	8002054 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART2)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a45      	ldr	r2, [pc, #276]	; (800206c <HAL_UART_MspInit+0x248>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d13b      	bne.n	8001fd2 <HAL_UART_MspInit+0x1ae>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f66:	4618      	mov	r0, r3
 8001f68:	f003 fc16 	bl	8005798 <HAL_RCCEx_PeriphCLKConfig>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <HAL_UART_MspInit+0x152>
      Error_Handler();
 8001f72:	f7ff fd05 	bl	8001980 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f76:	4b3a      	ldr	r3, [pc, #232]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f7a:	4a39      	ldr	r2, [pc, #228]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001f7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f80:	6593      	str	r3, [r2, #88]	; 0x58
 8001f82:	4b37      	ldr	r3, [pc, #220]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f8a:	617b      	str	r3, [r7, #20]
 8001f8c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f8e:	4b34      	ldr	r3, [pc, #208]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f92:	4a33      	ldr	r2, [pc, #204]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001f94:	f043 0308 	orr.w	r3, r3, #8
 8001f98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f9a:	4b31      	ldr	r3, [pc, #196]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f9e:	f003 0308 	and.w	r3, r3, #8
 8001fa2:	613b      	str	r3, [r7, #16]
 8001fa4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001fa6:	2378      	movs	r3, #120	; 0x78
 8001fa8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fac:	2302      	movs	r3, #2
 8001fae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fbe:	2307      	movs	r3, #7
 8001fc0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fc4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4829      	ldr	r0, [pc, #164]	; (8002070 <HAL_UART_MspInit+0x24c>)
 8001fcc:	f001 fc62 	bl	8003894 <HAL_GPIO_Init>
}
 8001fd0:	e040      	b.n	8002054 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART3)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a27      	ldr	r2, [pc, #156]	; (8002074 <HAL_UART_MspInit+0x250>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d13b      	bne.n	8002054 <HAL_UART_MspInit+0x230>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001fdc:	2304      	movs	r3, #4
 8001fde:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fe4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f003 fbd5 	bl	8005798 <HAL_RCCEx_PeriphCLKConfig>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <HAL_UART_MspInit+0x1d4>
      Error_Handler();
 8001ff4:	f7ff fcc4 	bl	8001980 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ff8:	4b19      	ldr	r3, [pc, #100]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ffc:	4a18      	ldr	r2, [pc, #96]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8001ffe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002002:	6593      	str	r3, [r2, #88]	; 0x58
 8002004:	4b16      	ldr	r3, [pc, #88]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8002006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002008:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800200c:	60fb      	str	r3, [r7, #12]
 800200e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002010:	4b13      	ldr	r3, [pc, #76]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8002012:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002014:	4a12      	ldr	r2, [pc, #72]	; (8002060 <HAL_UART_MspInit+0x23c>)
 8002016:	f043 0308 	orr.w	r3, r3, #8
 800201a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800201c:	4b10      	ldr	r3, [pc, #64]	; (8002060 <HAL_UART_MspInit+0x23c>)
 800201e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002020:	f003 0308 	and.w	r3, r3, #8
 8002024:	60bb      	str	r3, [r7, #8]
 8002026:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8002028:	f44f 7340 	mov.w	r3, #768	; 0x300
 800202c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002030:	2302      	movs	r3, #2
 8002032:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002036:	2300      	movs	r3, #0
 8002038:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800203c:	2303      	movs	r3, #3
 800203e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002042:	2307      	movs	r3, #7
 8002044:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002048:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800204c:	4619      	mov	r1, r3
 800204e:	4808      	ldr	r0, [pc, #32]	; (8002070 <HAL_UART_MspInit+0x24c>)
 8002050:	f001 fc20 	bl	8003894 <HAL_GPIO_Init>
}
 8002054:	bf00      	nop
 8002056:	37d0      	adds	r7, #208	; 0xd0
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40004c00 	.word	0x40004c00
 8002060:	40021000 	.word	0x40021000
 8002064:	40013800 	.word	0x40013800
 8002068:	48000400 	.word	0x48000400
 800206c:	40004400 	.word	0x40004400
 8002070:	48000c00 	.word	0x48000c00
 8002074:	40004800 	.word	0x40004800

08002078 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800207c:	e7fe      	b.n	800207c <NMI_Handler+0x4>

0800207e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800207e:	b480      	push	{r7}
 8002080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002082:	e7fe      	b.n	8002082 <HardFault_Handler+0x4>

08002084 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002088:	e7fe      	b.n	8002088 <MemManage_Handler+0x4>

0800208a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800208a:	b480      	push	{r7}
 800208c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800208e:	e7fe      	b.n	800208e <BusFault_Handler+0x4>

08002090 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002094:	e7fe      	b.n	8002094 <UsageFault_Handler+0x4>

08002096 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002096:	b480      	push	{r7}
 8002098:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800209a:	bf00      	nop
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr

080020b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020b2:	b480      	push	{r7}
 80020b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020b6:	bf00      	nop
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020c4:	f000 f984 	bl	80023d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020c8:	bf00      	nop
 80020ca:	bd80      	pop	{r7, pc}

080020cc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80020d0:	2020      	movs	r0, #32
 80020d2:	f001 fd89 	bl	8003be8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 80020d6:	2040      	movs	r0, #64	; 0x40
 80020d8:	f001 fd86 	bl	8003be8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80020dc:	2080      	movs	r0, #128	; 0x80
 80020de:	f001 fd83 	bl	8003be8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80020e2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80020e6:	f001 fd7f 	bl	8003be8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	bd80      	pop	{r7, pc}

080020ee <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 80020f2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80020f6:	f001 fd77 	bl	8003be8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80020fa:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80020fe:	f001 fd73 	bl	8003be8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 8002102:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002106:	f001 fd6f 	bl	8003be8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 800210a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800210e:	f001 fd6b 	bl	8003be8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8002112:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002116:	f001 fd67 	bl	8003be8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800211a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800211e:	f001 fd63 	bl	8003be8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002122:	bf00      	nop
 8002124:	bd80      	pop	{r7, pc}

08002126 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0
  return 1;
 800212a:	2301      	movs	r3, #1
}
 800212c:	4618      	mov	r0, r3
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <_kill>:

int _kill(int pid, int sig)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b082      	sub	sp, #8
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
 800213e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002140:	f005 feac 	bl	8007e9c <__errno>
 8002144:	4603      	mov	r3, r0
 8002146:	2216      	movs	r2, #22
 8002148:	601a      	str	r2, [r3, #0]
  return -1;
 800214a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800214e:	4618      	mov	r0, r3
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <_exit>:

void _exit (int status)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	b082      	sub	sp, #8
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800215e:	f04f 31ff 	mov.w	r1, #4294967295
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f7ff ffe7 	bl	8002136 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002168:	e7fe      	b.n	8002168 <_exit+0x12>

0800216a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b086      	sub	sp, #24
 800216e:	af00      	add	r7, sp, #0
 8002170:	60f8      	str	r0, [r7, #12]
 8002172:	60b9      	str	r1, [r7, #8]
 8002174:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002176:	2300      	movs	r3, #0
 8002178:	617b      	str	r3, [r7, #20]
 800217a:	e00a      	b.n	8002192 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800217c:	f3af 8000 	nop.w
 8002180:	4601      	mov	r1, r0
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	1c5a      	adds	r2, r3, #1
 8002186:	60ba      	str	r2, [r7, #8]
 8002188:	b2ca      	uxtb	r2, r1
 800218a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	3301      	adds	r3, #1
 8002190:	617b      	str	r3, [r7, #20]
 8002192:	697a      	ldr	r2, [r7, #20]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	429a      	cmp	r2, r3
 8002198:	dbf0      	blt.n	800217c <_read+0x12>
  }

  return len;
 800219a:	687b      	ldr	r3, [r7, #4]
}
 800219c:	4618      	mov	r0, r3
 800219e:	3718      	adds	r7, #24
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b086      	sub	sp, #24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b0:	2300      	movs	r3, #0
 80021b2:	617b      	str	r3, [r7, #20]
 80021b4:	e009      	b.n	80021ca <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	1c5a      	adds	r2, r3, #1
 80021ba:	60ba      	str	r2, [r7, #8]
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff fbcc 	bl	800195c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	3301      	adds	r3, #1
 80021c8:	617b      	str	r3, [r7, #20]
 80021ca:	697a      	ldr	r2, [r7, #20]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	429a      	cmp	r2, r3
 80021d0:	dbf1      	blt.n	80021b6 <_write+0x12>
  }
  return len;
 80021d2:	687b      	ldr	r3, [r7, #4]
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3718      	adds	r7, #24
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}

080021dc <_close>:

int _close(int file)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002204:	605a      	str	r2, [r3, #4]
  return 0;
 8002206:	2300      	movs	r3, #0
}
 8002208:	4618      	mov	r0, r3
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <_isatty>:

int _isatty(int file)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800221c:	2301      	movs	r3, #1
}
 800221e:	4618      	mov	r0, r3
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800222a:	b480      	push	{r7}
 800222c:	b085      	sub	sp, #20
 800222e:	af00      	add	r7, sp, #0
 8002230:	60f8      	str	r0, [r7, #12]
 8002232:	60b9      	str	r1, [r7, #8]
 8002234:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3714      	adds	r7, #20
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800224c:	4a14      	ldr	r2, [pc, #80]	; (80022a0 <_sbrk+0x5c>)
 800224e:	4b15      	ldr	r3, [pc, #84]	; (80022a4 <_sbrk+0x60>)
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002258:	4b13      	ldr	r3, [pc, #76]	; (80022a8 <_sbrk+0x64>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d102      	bne.n	8002266 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002260:	4b11      	ldr	r3, [pc, #68]	; (80022a8 <_sbrk+0x64>)
 8002262:	4a12      	ldr	r2, [pc, #72]	; (80022ac <_sbrk+0x68>)
 8002264:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002266:	4b10      	ldr	r3, [pc, #64]	; (80022a8 <_sbrk+0x64>)
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4413      	add	r3, r2
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	429a      	cmp	r2, r3
 8002272:	d207      	bcs.n	8002284 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002274:	f005 fe12 	bl	8007e9c <__errno>
 8002278:	4603      	mov	r3, r0
 800227a:	220c      	movs	r2, #12
 800227c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800227e:	f04f 33ff 	mov.w	r3, #4294967295
 8002282:	e009      	b.n	8002298 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002284:	4b08      	ldr	r3, [pc, #32]	; (80022a8 <_sbrk+0x64>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800228a:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <_sbrk+0x64>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4413      	add	r3, r2
 8002292:	4a05      	ldr	r2, [pc, #20]	; (80022a8 <_sbrk+0x64>)
 8002294:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002296:	68fb      	ldr	r3, [r7, #12]
}
 8002298:	4618      	mov	r0, r3
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	200a0000 	.word	0x200a0000
 80022a4:	00000400 	.word	0x00000400
 80022a8:	200006a8 	.word	0x200006a8
 80022ac:	20000820 	.word	0x20000820

080022b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80022b4:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <SystemInit+0x20>)
 80022b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ba:	4a05      	ldr	r2, [pc, #20]	; (80022d0 <SystemInit+0x20>)
 80022bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80022c4:	bf00      	nop
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	e000ed00 	.word	0xe000ed00

080022d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80022d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800230c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80022d8:	f7ff ffea 	bl	80022b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022dc:	480c      	ldr	r0, [pc, #48]	; (8002310 <LoopForever+0x6>)
  ldr r1, =_edata
 80022de:	490d      	ldr	r1, [pc, #52]	; (8002314 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022e0:	4a0d      	ldr	r2, [pc, #52]	; (8002318 <LoopForever+0xe>)
  movs r3, #0
 80022e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022e4:	e002      	b.n	80022ec <LoopCopyDataInit>

080022e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022ea:	3304      	adds	r3, #4

080022ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022f0:	d3f9      	bcc.n	80022e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022f2:	4a0a      	ldr	r2, [pc, #40]	; (800231c <LoopForever+0x12>)
  ldr r4, =_ebss
 80022f4:	4c0a      	ldr	r4, [pc, #40]	; (8002320 <LoopForever+0x16>)
  movs r3, #0
 80022f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022f8:	e001      	b.n	80022fe <LoopFillZerobss>

080022fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022fc:	3204      	adds	r2, #4

080022fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002300:	d3fb      	bcc.n	80022fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002302:	f005 fdd1 	bl	8007ea8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002306:	f7fe fde5 	bl	8000ed4 <main>

0800230a <LoopForever>:

LoopForever:
    b LoopForever
 800230a:	e7fe      	b.n	800230a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800230c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002310:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002314:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002318:	08009f84 	.word	0x08009f84
  ldr r2, =_sbss
 800231c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002320:	20000820 	.word	0x20000820

08002324 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002324:	e7fe      	b.n	8002324 <ADC1_IRQHandler>

08002326 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b082      	sub	sp, #8
 800232a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800232c:	2300      	movs	r3, #0
 800232e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002330:	2003      	movs	r0, #3
 8002332:	f001 f961 	bl	80035f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002336:	2000      	movs	r0, #0
 8002338:	f000 f80e 	bl	8002358 <HAL_InitTick>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d002      	beq.n	8002348 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	71fb      	strb	r3, [r7, #7]
 8002346:	e001      	b.n	800234c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002348:	f7ff fb20 	bl	800198c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800234c:	79fb      	ldrb	r3, [r7, #7]
}
 800234e:	4618      	mov	r0, r3
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
	...

08002358 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002360:	2300      	movs	r3, #0
 8002362:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002364:	4b17      	ldr	r3, [pc, #92]	; (80023c4 <HAL_InitTick+0x6c>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d023      	beq.n	80023b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800236c:	4b16      	ldr	r3, [pc, #88]	; (80023c8 <HAL_InitTick+0x70>)
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	4b14      	ldr	r3, [pc, #80]	; (80023c4 <HAL_InitTick+0x6c>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	4619      	mov	r1, r3
 8002376:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800237a:	fbb3 f3f1 	udiv	r3, r3, r1
 800237e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002382:	4618      	mov	r0, r3
 8002384:	f001 f96d 	bl	8003662 <HAL_SYSTICK_Config>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10f      	bne.n	80023ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b0f      	cmp	r3, #15
 8002392:	d809      	bhi.n	80023a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002394:	2200      	movs	r2, #0
 8002396:	6879      	ldr	r1, [r7, #4]
 8002398:	f04f 30ff 	mov.w	r0, #4294967295
 800239c:	f001 f937 	bl	800360e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023a0:	4a0a      	ldr	r2, [pc, #40]	; (80023cc <HAL_InitTick+0x74>)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6013      	str	r3, [r2, #0]
 80023a6:	e007      	b.n	80023b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	73fb      	strb	r3, [r7, #15]
 80023ac:	e004      	b.n	80023b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	73fb      	strb	r3, [r7, #15]
 80023b2:	e001      	b.n	80023b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80023b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	20000008 	.word	0x20000008
 80023c8:	20000000 	.word	0x20000000
 80023cc:	20000004 	.word	0x20000004

080023d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80023d4:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <HAL_IncTick+0x20>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	461a      	mov	r2, r3
 80023da:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <HAL_IncTick+0x24>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4413      	add	r3, r2
 80023e0:	4a04      	ldr	r2, [pc, #16]	; (80023f4 <HAL_IncTick+0x24>)
 80023e2:	6013      	str	r3, [r2, #0]
}
 80023e4:	bf00      	nop
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	20000008 	.word	0x20000008
 80023f4:	200006ac 	.word	0x200006ac

080023f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  return uwTick;
 80023fc:	4b03      	ldr	r3, [pc, #12]	; (800240c <HAL_GetTick+0x14>)
 80023fe:	681b      	ldr	r3, [r3, #0]
}
 8002400:	4618      	mov	r0, r3
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	200006ac 	.word	0x200006ac

08002410 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002418:	f7ff ffee 	bl	80023f8 <HAL_GetTick>
 800241c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002428:	d005      	beq.n	8002436 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800242a:	4b0a      	ldr	r3, [pc, #40]	; (8002454 <HAL_Delay+0x44>)
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	461a      	mov	r2, r3
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	4413      	add	r3, r2
 8002434:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002436:	bf00      	nop
 8002438:	f7ff ffde 	bl	80023f8 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	429a      	cmp	r2, r3
 8002446:	d8f7      	bhi.n	8002438 <HAL_Delay+0x28>
  {
  }
}
 8002448:	bf00      	nop
 800244a:	bf00      	nop
 800244c:	3710      	adds	r7, #16
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20000008 	.word	0x20000008

08002458 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	431a      	orrs	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	609a      	str	r2, [r3, #8]
}
 8002472:	bf00      	nop
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr

0800247e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800247e:	b480      	push	{r7}
 8002480:	b083      	sub	sp, #12
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
 8002486:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	431a      	orrs	r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	609a      	str	r2, [r3, #8]
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b087      	sub	sp, #28
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
 80024cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	3360      	adds	r3, #96	; 0x60
 80024d2:	461a      	mov	r2, r3
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	4413      	add	r3, r2
 80024da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	4b08      	ldr	r3, [pc, #32]	; (8002504 <LL_ADC_SetOffset+0x44>)
 80024e2:	4013      	ands	r3, r2
 80024e4:	687a      	ldr	r2, [r7, #4]
 80024e6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	430a      	orrs	r2, r1
 80024ee:	4313      	orrs	r3, r2
 80024f0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80024f8:	bf00      	nop
 80024fa:	371c      	adds	r7, #28
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	03fff000 	.word	0x03fff000

08002508 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	3360      	adds	r3, #96	; 0x60
 8002516:	461a      	mov	r2, r3
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	4413      	add	r3, r2
 800251e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002528:	4618      	mov	r0, r3
 800252a:	3714      	adds	r7, #20
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002534:	b480      	push	{r7}
 8002536:	b087      	sub	sp, #28
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	3360      	adds	r3, #96	; 0x60
 8002544:	461a      	mov	r2, r3
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	431a      	orrs	r2, r3
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800255e:	bf00      	nop
 8002560:	371c      	adds	r7, #28
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr

0800256a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800256a:	b480      	push	{r7}
 800256c:	b083      	sub	sp, #12
 800256e:	af00      	add	r7, sp, #0
 8002570:	6078      	str	r0, [r7, #4]
 8002572:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	695b      	ldr	r3, [r3, #20]
 8002578:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	431a      	orrs	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	615a      	str	r2, [r3, #20]
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002590:	b480      	push	{r7}
 8002592:	b087      	sub	sp, #28
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	3330      	adds	r3, #48	; 0x30
 80025a0:	461a      	mov	r2, r3
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	0a1b      	lsrs	r3, r3, #8
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	f003 030c 	and.w	r3, r3, #12
 80025ac:	4413      	add	r3, r2
 80025ae:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	f003 031f 	and.w	r3, r3, #31
 80025ba:	211f      	movs	r1, #31
 80025bc:	fa01 f303 	lsl.w	r3, r1, r3
 80025c0:	43db      	mvns	r3, r3
 80025c2:	401a      	ands	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	0e9b      	lsrs	r3, r3, #26
 80025c8:	f003 011f 	and.w	r1, r3, #31
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	f003 031f 	and.w	r3, r3, #31
 80025d2:	fa01 f303 	lsl.w	r3, r1, r3
 80025d6:	431a      	orrs	r2, r3
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80025dc:	bf00      	nop
 80025de:	371c      	adds	r7, #28
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b087      	sub	sp, #28
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	3314      	adds	r3, #20
 80025f8:	461a      	mov	r2, r3
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	0e5b      	lsrs	r3, r3, #25
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	f003 0304 	and.w	r3, r3, #4
 8002604:	4413      	add	r3, r2
 8002606:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	0d1b      	lsrs	r3, r3, #20
 8002610:	f003 031f 	and.w	r3, r3, #31
 8002614:	2107      	movs	r1, #7
 8002616:	fa01 f303 	lsl.w	r3, r1, r3
 800261a:	43db      	mvns	r3, r3
 800261c:	401a      	ands	r2, r3
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	0d1b      	lsrs	r3, r3, #20
 8002622:	f003 031f 	and.w	r3, r3, #31
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	fa01 f303 	lsl.w	r3, r1, r3
 800262c:	431a      	orrs	r2, r3
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002632:	bf00      	nop
 8002634:	371c      	adds	r7, #28
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
	...

08002640 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002658:	43db      	mvns	r3, r3
 800265a:	401a      	ands	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f003 0318 	and.w	r3, r3, #24
 8002662:	4908      	ldr	r1, [pc, #32]	; (8002684 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002664:	40d9      	lsrs	r1, r3
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	400b      	ands	r3, r1
 800266a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800266e:	431a      	orrs	r2, r3
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002676:	bf00      	nop
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	0007ffff 	.word	0x0007ffff

08002688 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002698:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6093      	str	r3, [r2, #8]
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80026bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80026c0:	d101      	bne.n	80026c6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80026c2:	2301      	movs	r3, #1
 80026c4:	e000      	b.n	80026c8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80026e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80026e8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80026f0:	bf00      	nop
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr

080026fc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800270c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002710:	d101      	bne.n	8002716 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002712:	2301      	movs	r3, #1
 8002714:	e000      	b.n	8002718 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002716:	2300      	movs	r3, #0
}
 8002718:	4618      	mov	r0, r3
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002734:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002738:	f043 0201 	orr.w	r2, r3, #1
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002740:	bf00      	nop
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f003 0301 	and.w	r3, r3, #1
 800275c:	2b01      	cmp	r3, #1
 800275e:	d101      	bne.n	8002764 <LL_ADC_IsEnabled+0x18>
 8002760:	2301      	movs	r3, #1
 8002762:	e000      	b.n	8002766 <LL_ADC_IsEnabled+0x1a>
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr

08002772 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002772:	b480      	push	{r7}
 8002774:	b083      	sub	sp, #12
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002782:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002786:	f043 0204 	orr.w	r2, r3, #4
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800278e:	bf00      	nop
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr

0800279a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800279a:	b480      	push	{r7}
 800279c:	b083      	sub	sp, #12
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f003 0304 	and.w	r3, r3, #4
 80027aa:	2b04      	cmp	r3, #4
 80027ac:	d101      	bne.n	80027b2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80027ae:	2301      	movs	r3, #1
 80027b0:	e000      	b.n	80027b4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80027b2:	2300      	movs	r3, #0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr

080027c0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f003 0308 	and.w	r3, r3, #8
 80027d0:	2b08      	cmp	r3, #8
 80027d2:	d101      	bne.n	80027d8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80027d4:	2301      	movs	r3, #1
 80027d6:	e000      	b.n	80027da <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
	...

080027e8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b088      	sub	sp, #32
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027f0:	2300      	movs	r3, #0
 80027f2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d101      	bne.n	8002802 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e129      	b.n	8002a56 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800280c:	2b00      	cmp	r3, #0
 800280e:	d109      	bne.n	8002824 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f7ff f8df 	bl	80019d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff ff3f 	bl	80026ac <LL_ADC_IsDeepPowerDownEnabled>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d004      	beq.n	800283e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	f7ff ff25 	bl	8002688 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff ff5a 	bl	80026fc <LL_ADC_IsInternalRegulatorEnabled>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d115      	bne.n	800287a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4618      	mov	r0, r3
 8002854:	f7ff ff3e 	bl	80026d4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002858:	4b81      	ldr	r3, [pc, #516]	; (8002a60 <HAL_ADC_Init+0x278>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	099b      	lsrs	r3, r3, #6
 800285e:	4a81      	ldr	r2, [pc, #516]	; (8002a64 <HAL_ADC_Init+0x27c>)
 8002860:	fba2 2303 	umull	r2, r3, r2, r3
 8002864:	099b      	lsrs	r3, r3, #6
 8002866:	3301      	adds	r3, #1
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800286c:	e002      	b.n	8002874 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	3b01      	subs	r3, #1
 8002872:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1f9      	bne.n	800286e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4618      	mov	r0, r3
 8002880:	f7ff ff3c 	bl	80026fc <LL_ADC_IsInternalRegulatorEnabled>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10d      	bne.n	80028a6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800288e:	f043 0210 	orr.w	r2, r3, #16
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800289a:	f043 0201 	orr.w	r2, r3, #1
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7ff ff75 	bl	800279a <LL_ADC_REG_IsConversionOngoing>
 80028b0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028b6:	f003 0310 	and.w	r3, r3, #16
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	f040 80c2 	bne.w	8002a44 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	f040 80be 	bne.w	8002a44 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028cc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80028d0:	f043 0202 	orr.w	r2, r3, #2
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4618      	mov	r0, r3
 80028de:	f7ff ff35 	bl	800274c <LL_ADC_IsEnabled>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d10b      	bne.n	8002900 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028e8:	485f      	ldr	r0, [pc, #380]	; (8002a68 <HAL_ADC_Init+0x280>)
 80028ea:	f7ff ff2f 	bl	800274c <LL_ADC_IsEnabled>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d105      	bne.n	8002900 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	4619      	mov	r1, r3
 80028fa:	485c      	ldr	r0, [pc, #368]	; (8002a6c <HAL_ADC_Init+0x284>)
 80028fc:	f7ff fdac 	bl	8002458 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	7e5b      	ldrb	r3, [r3, #25]
 8002904:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800290a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002910:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002916:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800291e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002920:	4313      	orrs	r3, r2
 8002922:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f893 3020 	ldrb.w	r3, [r3, #32]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d106      	bne.n	800293c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002932:	3b01      	subs	r3, #1
 8002934:	045b      	lsls	r3, r3, #17
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	4313      	orrs	r3, r2
 800293a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002940:	2b00      	cmp	r3, #0
 8002942:	d009      	beq.n	8002958 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002948:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002950:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4313      	orrs	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	68da      	ldr	r2, [r3, #12]
 800295e:	4b44      	ldr	r3, [pc, #272]	; (8002a70 <HAL_ADC_Init+0x288>)
 8002960:	4013      	ands	r3, r2
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	6812      	ldr	r2, [r2, #0]
 8002966:	69b9      	ldr	r1, [r7, #24]
 8002968:	430b      	orrs	r3, r1
 800296a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4618      	mov	r0, r3
 8002972:	f7ff ff25 	bl	80027c0 <LL_ADC_INJ_IsConversionOngoing>
 8002976:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d140      	bne.n	8002a00 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d13d      	bne.n	8002a00 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	7e1b      	ldrb	r3, [r3, #24]
 800298c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800298e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002996:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002998:	4313      	orrs	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029a6:	f023 0306 	bic.w	r3, r3, #6
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	6812      	ldr	r2, [r2, #0]
 80029ae:	69b9      	ldr	r1, [r7, #24]
 80029b0:	430b      	orrs	r3, r1
 80029b2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d118      	bne.n	80029f0 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80029c8:	f023 0304 	bic.w	r3, r3, #4
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80029d4:	4311      	orrs	r1, r2
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80029da:	4311      	orrs	r1, r2
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80029e0:	430a      	orrs	r2, r1
 80029e2:	431a      	orrs	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f042 0201 	orr.w	r2, r2, #1
 80029ec:	611a      	str	r2, [r3, #16]
 80029ee:	e007      	b.n	8002a00 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	691a      	ldr	r2, [r3, #16]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f022 0201 	bic.w	r2, r2, #1
 80029fe:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d10c      	bne.n	8002a22 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	f023 010f 	bic.w	r1, r3, #15
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	69db      	ldr	r3, [r3, #28]
 8002a16:	1e5a      	subs	r2, r3, #1
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	631a      	str	r2, [r3, #48]	; 0x30
 8002a20:	e007      	b.n	8002a32 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 020f 	bic.w	r2, r2, #15
 8002a30:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a36:	f023 0303 	bic.w	r3, r3, #3
 8002a3a:	f043 0201 	orr.w	r2, r3, #1
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	659a      	str	r2, [r3, #88]	; 0x58
 8002a42:	e007      	b.n	8002a54 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a48:	f043 0210 	orr.w	r2, r3, #16
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a54:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3720      	adds	r7, #32
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	20000000 	.word	0x20000000
 8002a64:	053e2d63 	.word	0x053e2d63
 8002a68:	50040000 	.word	0x50040000
 8002a6c:	50040300 	.word	0x50040300
 8002a70:	fff0c007 	.word	0xfff0c007

08002a74 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7ff fe8a 	bl	800279a <LL_ADC_REG_IsConversionOngoing>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d14f      	bne.n	8002b2c <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d101      	bne.n	8002a9a <HAL_ADC_Start+0x26>
 8002a96:	2302      	movs	r3, #2
 8002a98:	e04b      	b.n	8002b32 <HAL_ADC_Start+0xbe>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 fc52 	bl	800334c <ADC_Enable>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002aac:	7bfb      	ldrb	r3, [r7, #15]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d137      	bne.n	8002b22 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002aba:	f023 0301 	bic.w	r3, r3, #1
 8002abe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	659a      	str	r2, [r3, #88]	; 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ace:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ad2:	d106      	bne.n	8002ae2 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ad8:	f023 0206 	bic.w	r2, r3, #6
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	65da      	str	r2, [r3, #92]	; 0x5c
 8002ae0:	e002      	b.n	8002ae8 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	221c      	movs	r2, #28
 8002aee:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d007      	beq.n	8002b16 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b0a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b0e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7ff fe29 	bl	8002772 <LL_ADC_REG_StartConversion>
 8002b20:	e006      	b.n	8002b30 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8002b2a:	e001      	b.n	8002b30 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3710      	adds	r7, #16
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b0b6      	sub	sp, #216	; 0xd8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002b64:	2300      	movs	r3, #0
 8002b66:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d101      	bne.n	8002b76 <HAL_ADC_ConfigChannel+0x22>
 8002b72:	2302      	movs	r3, #2
 8002b74:	e3d5      	b.n	8003322 <HAL_ADC_ConfigChannel+0x7ce>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff fe09 	bl	800279a <LL_ADC_REG_IsConversionOngoing>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	f040 83ba 	bne.w	8003304 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	2b05      	cmp	r3, #5
 8002b9e:	d824      	bhi.n	8002bea <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	3b02      	subs	r3, #2
 8002ba6:	2b03      	cmp	r3, #3
 8002ba8:	d81b      	bhi.n	8002be2 <HAL_ADC_ConfigChannel+0x8e>
 8002baa:	a201      	add	r2, pc, #4	; (adr r2, 8002bb0 <HAL_ADC_ConfigChannel+0x5c>)
 8002bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb0:	08002bc1 	.word	0x08002bc1
 8002bb4:	08002bc9 	.word	0x08002bc9
 8002bb8:	08002bd1 	.word	0x08002bd1
 8002bbc:	08002bd9 	.word	0x08002bd9
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002bc0:	230c      	movs	r3, #12
 8002bc2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002bc6:	e010      	b.n	8002bea <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002bc8:	2312      	movs	r3, #18
 8002bca:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002bce:	e00c      	b.n	8002bea <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002bd0:	2318      	movs	r3, #24
 8002bd2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002bd6:	e008      	b.n	8002bea <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002bd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bdc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002be0:	e003      	b.n	8002bea <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002be2:	2306      	movs	r3, #6
 8002be4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002be8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6818      	ldr	r0, [r3, #0]
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8002bf8:	f7ff fcca 	bl	8002590 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff fdca 	bl	800279a <LL_ADC_REG_IsConversionOngoing>
 8002c06:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7ff fdd6 	bl	80027c0 <LL_ADC_INJ_IsConversionOngoing>
 8002c14:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	f040 81bf 	bne.w	8002fa0 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002c22:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f040 81ba 	bne.w	8002fa0 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002c34:	d10f      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6818      	ldr	r0, [r3, #0]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	4619      	mov	r1, r3
 8002c42:	f7ff fcd1 	bl	80025e8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7ff fc8b 	bl	800256a <LL_ADC_SetSamplingTimeCommonConfig>
 8002c54:	e00e      	b.n	8002c74 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6818      	ldr	r0, [r3, #0]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	6819      	ldr	r1, [r3, #0]
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	461a      	mov	r2, r3
 8002c64:	f7ff fcc0 	bl	80025e8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7ff fc7b 	bl	800256a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	695a      	ldr	r2, [r3, #20]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	08db      	lsrs	r3, r3, #3
 8002c80:	f003 0303 	and.w	r3, r3, #3
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	d00a      	beq.n	8002cac <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6818      	ldr	r0, [r3, #0]
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	6919      	ldr	r1, [r3, #16]
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ca6:	f7ff fc0b 	bl	80024c0 <LL_ADC_SetOffset>
 8002caa:	e179      	b.n	8002fa0 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7ff fc28 	bl	8002508 <LL_ADC_GetOffsetChannel>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d10a      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x184>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2100      	movs	r1, #0
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7ff fc1d 	bl	8002508 <LL_ADC_GetOffsetChannel>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	0e9b      	lsrs	r3, r3, #26
 8002cd2:	f003 021f 	and.w	r2, r3, #31
 8002cd6:	e01e      	b.n	8002d16 <HAL_ADC_ConfigChannel+0x1c2>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2100      	movs	r1, #0
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7ff fc12 	bl	8002508 <LL_ADC_GetOffsetChannel>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002cee:	fa93 f3a3 	rbit	r3, r3
 8002cf2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002cf6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002cfa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002cfe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002d06:	2320      	movs	r3, #32
 8002d08:	e004      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002d0a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002d0e:	fab3 f383 	clz	r3, r3
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d105      	bne.n	8002d2e <HAL_ADC_ConfigChannel+0x1da>
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	0e9b      	lsrs	r3, r3, #26
 8002d28:	f003 031f 	and.w	r3, r3, #31
 8002d2c:	e018      	b.n	8002d60 <HAL_ADC_ConfigChannel+0x20c>
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002d3a:	fa93 f3a3 	rbit	r3, r3
 8002d3e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8002d42:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002d46:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8002d4a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8002d52:	2320      	movs	r3, #32
 8002d54:	e004      	b.n	8002d60 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002d56:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002d5a:	fab3 f383 	clz	r3, r3
 8002d5e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d106      	bne.n	8002d72 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7ff fbe1 	bl	8002534 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2101      	movs	r1, #1
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff fbc5 	bl	8002508 <LL_ADC_GetOffsetChannel>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d10a      	bne.n	8002d9e <HAL_ADC_ConfigChannel+0x24a>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff fbba 	bl	8002508 <LL_ADC_GetOffsetChannel>
 8002d94:	4603      	mov	r3, r0
 8002d96:	0e9b      	lsrs	r3, r3, #26
 8002d98:	f003 021f 	and.w	r2, r3, #31
 8002d9c:	e01e      	b.n	8002ddc <HAL_ADC_ConfigChannel+0x288>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2101      	movs	r1, #1
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff fbaf 	bl	8002508 <LL_ADC_GetOffsetChannel>
 8002daa:	4603      	mov	r3, r0
 8002dac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002db4:	fa93 f3a3 	rbit	r3, r3
 8002db8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8002dbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002dc0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8002dc4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002dcc:	2320      	movs	r3, #32
 8002dce:	e004      	b.n	8002dda <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002dd0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002dd4:	fab3 f383 	clz	r3, r3
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d105      	bne.n	8002df4 <HAL_ADC_ConfigChannel+0x2a0>
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	0e9b      	lsrs	r3, r3, #26
 8002dee:	f003 031f 	and.w	r3, r3, #31
 8002df2:	e018      	b.n	8002e26 <HAL_ADC_ConfigChannel+0x2d2>
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002e00:	fa93 f3a3 	rbit	r3, r3
 8002e04:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8002e08:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002e0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8002e10:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002e18:	2320      	movs	r3, #32
 8002e1a:	e004      	b.n	8002e26 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002e1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e20:	fab3 f383 	clz	r3, r3
 8002e24:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d106      	bne.n	8002e38 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	2101      	movs	r1, #1
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7ff fb7e 	bl	8002534 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2102      	movs	r1, #2
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7ff fb62 	bl	8002508 <LL_ADC_GetOffsetChannel>
 8002e44:	4603      	mov	r3, r0
 8002e46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10a      	bne.n	8002e64 <HAL_ADC_ConfigChannel+0x310>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2102      	movs	r1, #2
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff fb57 	bl	8002508 <LL_ADC_GetOffsetChannel>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	0e9b      	lsrs	r3, r3, #26
 8002e5e:	f003 021f 	and.w	r2, r3, #31
 8002e62:	e01e      	b.n	8002ea2 <HAL_ADC_ConfigChannel+0x34e>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2102      	movs	r1, #2
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff fb4c 	bl	8002508 <LL_ADC_GetOffsetChannel>
 8002e70:	4603      	mov	r3, r0
 8002e72:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002e7a:	fa93 f3a3 	rbit	r3, r3
 8002e7e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8002e82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e86:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8002e8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002e92:	2320      	movs	r3, #32
 8002e94:	e004      	b.n	8002ea0 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002e96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e9a:	fab3 f383 	clz	r3, r3
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d105      	bne.n	8002eba <HAL_ADC_ConfigChannel+0x366>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	0e9b      	lsrs	r3, r3, #26
 8002eb4:	f003 031f 	and.w	r3, r3, #31
 8002eb8:	e014      	b.n	8002ee4 <HAL_ADC_ConfigChannel+0x390>
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002ec2:	fa93 f3a3 	rbit	r3, r3
 8002ec6:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8002ec8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002eca:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8002ece:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d101      	bne.n	8002eda <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002ed6:	2320      	movs	r3, #32
 8002ed8:	e004      	b.n	8002ee4 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002eda:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002ede:	fab3 f383 	clz	r3, r3
 8002ee2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d106      	bne.n	8002ef6 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2200      	movs	r2, #0
 8002eee:	2102      	movs	r1, #2
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff fb1f 	bl	8002534 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2103      	movs	r1, #3
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7ff fb03 	bl	8002508 <LL_ADC_GetOffsetChannel>
 8002f02:	4603      	mov	r3, r0
 8002f04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d10a      	bne.n	8002f22 <HAL_ADC_ConfigChannel+0x3ce>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2103      	movs	r1, #3
 8002f12:	4618      	mov	r0, r3
 8002f14:	f7ff faf8 	bl	8002508 <LL_ADC_GetOffsetChannel>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	0e9b      	lsrs	r3, r3, #26
 8002f1c:	f003 021f 	and.w	r2, r3, #31
 8002f20:	e017      	b.n	8002f52 <HAL_ADC_ConfigChannel+0x3fe>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2103      	movs	r1, #3
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7ff faed 	bl	8002508 <LL_ADC_GetOffsetChannel>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f32:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f34:	fa93 f3a3 	rbit	r3, r3
 8002f38:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002f3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f3c:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8002f3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002f44:	2320      	movs	r3, #32
 8002f46:	e003      	b.n	8002f50 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002f48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f4a:	fab3 f383 	clz	r3, r3
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d105      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x416>
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	0e9b      	lsrs	r3, r3, #26
 8002f64:	f003 031f 	and.w	r3, r3, #31
 8002f68:	e011      	b.n	8002f8e <HAL_ADC_ConfigChannel+0x43a>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f72:	fa93 f3a3 	rbit	r3, r3
 8002f76:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8002f78:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f7a:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8002f7c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002f82:	2320      	movs	r3, #32
 8002f84:	e003      	b.n	8002f8e <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002f86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002f88:	fab3 f383 	clz	r3, r3
 8002f8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d106      	bne.n	8002fa0 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2200      	movs	r2, #0
 8002f98:	2103      	movs	r1, #3
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7ff faca 	bl	8002534 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7ff fbd1 	bl	800274c <LL_ADC_IsEnabled>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f040 813f 	bne.w	8003230 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6818      	ldr	r0, [r3, #0]
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	6819      	ldr	r1, [r3, #0]
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	f7ff fb3e 	bl	8002640 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	4a8e      	ldr	r2, [pc, #568]	; (8003204 <HAL_ADC_ConfigChannel+0x6b0>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	f040 8130 	bne.w	8003230 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d10b      	bne.n	8002ff8 <HAL_ADC_ConfigChannel+0x4a4>
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	0e9b      	lsrs	r3, r3, #26
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	f003 031f 	and.w	r3, r3, #31
 8002fec:	2b09      	cmp	r3, #9
 8002fee:	bf94      	ite	ls
 8002ff0:	2301      	movls	r3, #1
 8002ff2:	2300      	movhi	r3, #0
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	e019      	b.n	800302c <HAL_ADC_ConfigChannel+0x4d8>
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ffe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003000:	fa93 f3a3 	rbit	r3, r3
 8003004:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003006:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003008:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800300a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800300c:	2b00      	cmp	r3, #0
 800300e:	d101      	bne.n	8003014 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8003010:	2320      	movs	r3, #32
 8003012:	e003      	b.n	800301c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8003014:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003016:	fab3 f383 	clz	r3, r3
 800301a:	b2db      	uxtb	r3, r3
 800301c:	3301      	adds	r3, #1
 800301e:	f003 031f 	and.w	r3, r3, #31
 8003022:	2b09      	cmp	r3, #9
 8003024:	bf94      	ite	ls
 8003026:	2301      	movls	r3, #1
 8003028:	2300      	movhi	r3, #0
 800302a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800302c:	2b00      	cmp	r3, #0
 800302e:	d079      	beq.n	8003124 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003038:	2b00      	cmp	r3, #0
 800303a:	d107      	bne.n	800304c <HAL_ADC_ConfigChannel+0x4f8>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	0e9b      	lsrs	r3, r3, #26
 8003042:	3301      	adds	r3, #1
 8003044:	069b      	lsls	r3, r3, #26
 8003046:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800304a:	e015      	b.n	8003078 <HAL_ADC_ConfigChannel+0x524>
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003052:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003054:	fa93 f3a3 	rbit	r3, r3
 8003058:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800305a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800305c:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800305e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003060:	2b00      	cmp	r3, #0
 8003062:	d101      	bne.n	8003068 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8003064:	2320      	movs	r3, #32
 8003066:	e003      	b.n	8003070 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8003068:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800306a:	fab3 f383 	clz	r3, r3
 800306e:	b2db      	uxtb	r3, r3
 8003070:	3301      	adds	r3, #1
 8003072:	069b      	lsls	r3, r3, #26
 8003074:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003080:	2b00      	cmp	r3, #0
 8003082:	d109      	bne.n	8003098 <HAL_ADC_ConfigChannel+0x544>
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	0e9b      	lsrs	r3, r3, #26
 800308a:	3301      	adds	r3, #1
 800308c:	f003 031f 	and.w	r3, r3, #31
 8003090:	2101      	movs	r1, #1
 8003092:	fa01 f303 	lsl.w	r3, r1, r3
 8003096:	e017      	b.n	80030c8 <HAL_ADC_ConfigChannel+0x574>
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800309e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030a0:	fa93 f3a3 	rbit	r3, r3
 80030a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80030a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030a8:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80030aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d101      	bne.n	80030b4 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80030b0:	2320      	movs	r3, #32
 80030b2:	e003      	b.n	80030bc <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80030b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030b6:	fab3 f383 	clz	r3, r3
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	3301      	adds	r3, #1
 80030be:	f003 031f 	and.w	r3, r3, #31
 80030c2:	2101      	movs	r1, #1
 80030c4:	fa01 f303 	lsl.w	r3, r1, r3
 80030c8:	ea42 0103 	orr.w	r1, r2, r3
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d10a      	bne.n	80030ee <HAL_ADC_ConfigChannel+0x59a>
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	0e9b      	lsrs	r3, r3, #26
 80030de:	3301      	adds	r3, #1
 80030e0:	f003 021f 	and.w	r2, r3, #31
 80030e4:	4613      	mov	r3, r2
 80030e6:	005b      	lsls	r3, r3, #1
 80030e8:	4413      	add	r3, r2
 80030ea:	051b      	lsls	r3, r3, #20
 80030ec:	e018      	b.n	8003120 <HAL_ADC_ConfigChannel+0x5cc>
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030f6:	fa93 f3a3 	rbit	r3, r3
 80030fa:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80030fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030fe:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003102:	2b00      	cmp	r3, #0
 8003104:	d101      	bne.n	800310a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8003106:	2320      	movs	r3, #32
 8003108:	e003      	b.n	8003112 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800310a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800310c:	fab3 f383 	clz	r3, r3
 8003110:	b2db      	uxtb	r3, r3
 8003112:	3301      	adds	r3, #1
 8003114:	f003 021f 	and.w	r2, r3, #31
 8003118:	4613      	mov	r3, r2
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	4413      	add	r3, r2
 800311e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003120:	430b      	orrs	r3, r1
 8003122:	e080      	b.n	8003226 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800312c:	2b00      	cmp	r3, #0
 800312e:	d107      	bne.n	8003140 <HAL_ADC_ConfigChannel+0x5ec>
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	0e9b      	lsrs	r3, r3, #26
 8003136:	3301      	adds	r3, #1
 8003138:	069b      	lsls	r3, r3, #26
 800313a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800313e:	e015      	b.n	800316c <HAL_ADC_ConfigChannel+0x618>
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003148:	fa93 f3a3 	rbit	r3, r3
 800314c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800314e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003150:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8003152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003154:	2b00      	cmp	r3, #0
 8003156:	d101      	bne.n	800315c <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8003158:	2320      	movs	r3, #32
 800315a:	e003      	b.n	8003164 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 800315c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800315e:	fab3 f383 	clz	r3, r3
 8003162:	b2db      	uxtb	r3, r3
 8003164:	3301      	adds	r3, #1
 8003166:	069b      	lsls	r3, r3, #26
 8003168:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003174:	2b00      	cmp	r3, #0
 8003176:	d109      	bne.n	800318c <HAL_ADC_ConfigChannel+0x638>
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	0e9b      	lsrs	r3, r3, #26
 800317e:	3301      	adds	r3, #1
 8003180:	f003 031f 	and.w	r3, r3, #31
 8003184:	2101      	movs	r1, #1
 8003186:	fa01 f303 	lsl.w	r3, r1, r3
 800318a:	e017      	b.n	80031bc <HAL_ADC_ConfigChannel+0x668>
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	fa93 f3a3 	rbit	r3, r3
 8003198:	61bb      	str	r3, [r7, #24]
  return result;
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800319e:	6a3b      	ldr	r3, [r7, #32]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d101      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80031a4:	2320      	movs	r3, #32
 80031a6:	e003      	b.n	80031b0 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80031a8:	6a3b      	ldr	r3, [r7, #32]
 80031aa:	fab3 f383 	clz	r3, r3
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	3301      	adds	r3, #1
 80031b2:	f003 031f 	and.w	r3, r3, #31
 80031b6:	2101      	movs	r1, #1
 80031b8:	fa01 f303 	lsl.w	r3, r1, r3
 80031bc:	ea42 0103 	orr.w	r1, r2, r3
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d10d      	bne.n	80031e8 <HAL_ADC_ConfigChannel+0x694>
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	0e9b      	lsrs	r3, r3, #26
 80031d2:	3301      	adds	r3, #1
 80031d4:	f003 021f 	and.w	r2, r3, #31
 80031d8:	4613      	mov	r3, r2
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	4413      	add	r3, r2
 80031de:	3b1e      	subs	r3, #30
 80031e0:	051b      	lsls	r3, r3, #20
 80031e2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80031e6:	e01d      	b.n	8003224 <HAL_ADC_ConfigChannel+0x6d0>
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	fa93 f3a3 	rbit	r3, r3
 80031f4:	60fb      	str	r3, [r7, #12]
  return result;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d103      	bne.n	8003208 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003200:	2320      	movs	r3, #32
 8003202:	e005      	b.n	8003210 <HAL_ADC_ConfigChannel+0x6bc>
 8003204:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	fab3 f383 	clz	r3, r3
 800320e:	b2db      	uxtb	r3, r3
 8003210:	3301      	adds	r3, #1
 8003212:	f003 021f 	and.w	r2, r3, #31
 8003216:	4613      	mov	r3, r2
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	4413      	add	r3, r2
 800321c:	3b1e      	subs	r3, #30
 800321e:	051b      	lsls	r3, r3, #20
 8003220:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003224:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003226:	683a      	ldr	r2, [r7, #0]
 8003228:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800322a:	4619      	mov	r1, r3
 800322c:	f7ff f9dc 	bl	80025e8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	4b3d      	ldr	r3, [pc, #244]	; (800332c <HAL_ADC_ConfigChannel+0x7d8>)
 8003236:	4013      	ands	r3, r2
 8003238:	2b00      	cmp	r3, #0
 800323a:	d06c      	beq.n	8003316 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800323c:	483c      	ldr	r0, [pc, #240]	; (8003330 <HAL_ADC_ConfigChannel+0x7dc>)
 800323e:	f7ff f931 	bl	80024a4 <LL_ADC_GetCommonPathInternalCh>
 8003242:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a3a      	ldr	r2, [pc, #232]	; (8003334 <HAL_ADC_ConfigChannel+0x7e0>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d127      	bne.n	80032a0 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003250:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003254:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d121      	bne.n	80032a0 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a35      	ldr	r2, [pc, #212]	; (8003338 <HAL_ADC_ConfigChannel+0x7e4>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d157      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003266:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800326a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800326e:	4619      	mov	r1, r3
 8003270:	482f      	ldr	r0, [pc, #188]	; (8003330 <HAL_ADC_ConfigChannel+0x7dc>)
 8003272:	f7ff f904 	bl	800247e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003276:	4b31      	ldr	r3, [pc, #196]	; (800333c <HAL_ADC_ConfigChannel+0x7e8>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	099b      	lsrs	r3, r3, #6
 800327c:	4a30      	ldr	r2, [pc, #192]	; (8003340 <HAL_ADC_ConfigChannel+0x7ec>)
 800327e:	fba2 2303 	umull	r2, r3, r2, r3
 8003282:	099b      	lsrs	r3, r3, #6
 8003284:	1c5a      	adds	r2, r3, #1
 8003286:	4613      	mov	r3, r2
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	4413      	add	r3, r2
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003290:	e002      	b.n	8003298 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	3b01      	subs	r3, #1
 8003296:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1f9      	bne.n	8003292 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800329e:	e03a      	b.n	8003316 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a27      	ldr	r2, [pc, #156]	; (8003344 <HAL_ADC_ConfigChannel+0x7f0>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d113      	bne.n	80032d2 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80032aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80032ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d10d      	bne.n	80032d2 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a1f      	ldr	r2, [pc, #124]	; (8003338 <HAL_ADC_ConfigChannel+0x7e4>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d12a      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80032c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032c8:	4619      	mov	r1, r3
 80032ca:	4819      	ldr	r0, [pc, #100]	; (8003330 <HAL_ADC_ConfigChannel+0x7dc>)
 80032cc:	f7ff f8d7 	bl	800247e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032d0:	e021      	b.n	8003316 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a1c      	ldr	r2, [pc, #112]	; (8003348 <HAL_ADC_ConfigChannel+0x7f4>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d11c      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80032dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80032e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d116      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a12      	ldr	r2, [pc, #72]	; (8003338 <HAL_ADC_ConfigChannel+0x7e4>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d111      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80032f6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80032fa:	4619      	mov	r1, r3
 80032fc:	480c      	ldr	r0, [pc, #48]	; (8003330 <HAL_ADC_ConfigChannel+0x7dc>)
 80032fe:	f7ff f8be 	bl	800247e <LL_ADC_SetCommonPathInternalCh>
 8003302:	e008      	b.n	8003316 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003308:	f043 0220 	orr.w	r2, r3, #32
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800331e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003322:	4618      	mov	r0, r3
 8003324:	37d8      	adds	r7, #216	; 0xd8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	80080000 	.word	0x80080000
 8003330:	50040300 	.word	0x50040300
 8003334:	c7520000 	.word	0xc7520000
 8003338:	50040000 	.word	0x50040000
 800333c:	20000000 	.word	0x20000000
 8003340:	053e2d63 	.word	0x053e2d63
 8003344:	cb840000 	.word	0xcb840000
 8003348:	80000001 	.word	0x80000001

0800334c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003354:	2300      	movs	r3, #0
 8003356:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4618      	mov	r0, r3
 800335e:	f7ff f9f5 	bl	800274c <LL_ADC_IsEnabled>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d169      	bne.n	800343c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	689a      	ldr	r2, [r3, #8]
 800336e:	4b36      	ldr	r3, [pc, #216]	; (8003448 <ADC_Enable+0xfc>)
 8003370:	4013      	ands	r3, r2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00d      	beq.n	8003392 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800337a:	f043 0210 	orr.w	r2, r3, #16
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003386:	f043 0201 	orr.w	r2, r3, #1
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e055      	b.n	800343e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4618      	mov	r0, r3
 8003398:	f7ff f9c4 	bl	8002724 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800339c:	482b      	ldr	r0, [pc, #172]	; (800344c <ADC_Enable+0x100>)
 800339e:	f7ff f881 	bl	80024a4 <LL_ADC_GetCommonPathInternalCh>
 80033a2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80033a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d013      	beq.n	80033d4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033ac:	4b28      	ldr	r3, [pc, #160]	; (8003450 <ADC_Enable+0x104>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	099b      	lsrs	r3, r3, #6
 80033b2:	4a28      	ldr	r2, [pc, #160]	; (8003454 <ADC_Enable+0x108>)
 80033b4:	fba2 2303 	umull	r2, r3, r2, r3
 80033b8:	099b      	lsrs	r3, r3, #6
 80033ba:	1c5a      	adds	r2, r3, #1
 80033bc:	4613      	mov	r3, r2
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	4413      	add	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80033c6:	e002      	b.n	80033ce <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	3b01      	subs	r3, #1
 80033cc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d1f9      	bne.n	80033c8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80033d4:	f7ff f810 	bl	80023f8 <HAL_GetTick>
 80033d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80033da:	e028      	b.n	800342e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff f9b3 	bl	800274c <LL_ADC_IsEnabled>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d104      	bne.n	80033f6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff f997 	bl	8002724 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80033f6:	f7fe ffff 	bl	80023f8 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b02      	cmp	r3, #2
 8003402:	d914      	bls.n	800342e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b01      	cmp	r3, #1
 8003410:	d00d      	beq.n	800342e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003416:	f043 0210 	orr.w	r2, r3, #16
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003422:	f043 0201 	orr.w	r2, r3, #1
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e007      	b.n	800343e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b01      	cmp	r3, #1
 800343a:	d1cf      	bne.n	80033dc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	8000003f 	.word	0x8000003f
 800344c:	50040300 	.word	0x50040300
 8003450:	20000000 	.word	0x20000000
 8003454:	053e2d63 	.word	0x053e2d63

08003458 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f003 0307 	and.w	r3, r3, #7
 8003466:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003468:	4b0c      	ldr	r3, [pc, #48]	; (800349c <__NVIC_SetPriorityGrouping+0x44>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800346e:	68ba      	ldr	r2, [r7, #8]
 8003470:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003474:	4013      	ands	r3, r2
 8003476:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003480:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003488:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800348a:	4a04      	ldr	r2, [pc, #16]	; (800349c <__NVIC_SetPriorityGrouping+0x44>)
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	60d3      	str	r3, [r2, #12]
}
 8003490:	bf00      	nop
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034a4:	4b04      	ldr	r3, [pc, #16]	; (80034b8 <__NVIC_GetPriorityGrouping+0x18>)
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	0a1b      	lsrs	r3, r3, #8
 80034aa:	f003 0307 	and.w	r3, r3, #7
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr
 80034b8:	e000ed00 	.word	0xe000ed00

080034bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	4603      	mov	r3, r0
 80034c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	db0b      	blt.n	80034e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034ce:	79fb      	ldrb	r3, [r7, #7]
 80034d0:	f003 021f 	and.w	r2, r3, #31
 80034d4:	4907      	ldr	r1, [pc, #28]	; (80034f4 <__NVIC_EnableIRQ+0x38>)
 80034d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034da:	095b      	lsrs	r3, r3, #5
 80034dc:	2001      	movs	r0, #1
 80034de:	fa00 f202 	lsl.w	r2, r0, r2
 80034e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034e6:	bf00      	nop
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	e000e100 	.word	0xe000e100

080034f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	4603      	mov	r3, r0
 8003500:	6039      	str	r1, [r7, #0]
 8003502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003508:	2b00      	cmp	r3, #0
 800350a:	db0a      	blt.n	8003522 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	b2da      	uxtb	r2, r3
 8003510:	490c      	ldr	r1, [pc, #48]	; (8003544 <__NVIC_SetPriority+0x4c>)
 8003512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003516:	0112      	lsls	r2, r2, #4
 8003518:	b2d2      	uxtb	r2, r2
 800351a:	440b      	add	r3, r1
 800351c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003520:	e00a      	b.n	8003538 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	b2da      	uxtb	r2, r3
 8003526:	4908      	ldr	r1, [pc, #32]	; (8003548 <__NVIC_SetPriority+0x50>)
 8003528:	79fb      	ldrb	r3, [r7, #7]
 800352a:	f003 030f 	and.w	r3, r3, #15
 800352e:	3b04      	subs	r3, #4
 8003530:	0112      	lsls	r2, r2, #4
 8003532:	b2d2      	uxtb	r2, r2
 8003534:	440b      	add	r3, r1
 8003536:	761a      	strb	r2, [r3, #24]
}
 8003538:	bf00      	nop
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr
 8003544:	e000e100 	.word	0xe000e100
 8003548:	e000ed00 	.word	0xe000ed00

0800354c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800354c:	b480      	push	{r7}
 800354e:	b089      	sub	sp, #36	; 0x24
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	f1c3 0307 	rsb	r3, r3, #7
 8003566:	2b04      	cmp	r3, #4
 8003568:	bf28      	it	cs
 800356a:	2304      	movcs	r3, #4
 800356c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	3304      	adds	r3, #4
 8003572:	2b06      	cmp	r3, #6
 8003574:	d902      	bls.n	800357c <NVIC_EncodePriority+0x30>
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	3b03      	subs	r3, #3
 800357a:	e000      	b.n	800357e <NVIC_EncodePriority+0x32>
 800357c:	2300      	movs	r3, #0
 800357e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003580:	f04f 32ff 	mov.w	r2, #4294967295
 8003584:	69bb      	ldr	r3, [r7, #24]
 8003586:	fa02 f303 	lsl.w	r3, r2, r3
 800358a:	43da      	mvns	r2, r3
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	401a      	ands	r2, r3
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003594:	f04f 31ff 	mov.w	r1, #4294967295
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	fa01 f303 	lsl.w	r3, r1, r3
 800359e:	43d9      	mvns	r1, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035a4:	4313      	orrs	r3, r2
         );
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3724      	adds	r7, #36	; 0x24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
	...

080035b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	3b01      	subs	r3, #1
 80035c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035c4:	d301      	bcc.n	80035ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035c6:	2301      	movs	r3, #1
 80035c8:	e00f      	b.n	80035ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035ca:	4a0a      	ldr	r2, [pc, #40]	; (80035f4 <SysTick_Config+0x40>)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	3b01      	subs	r3, #1
 80035d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035d2:	210f      	movs	r1, #15
 80035d4:	f04f 30ff 	mov.w	r0, #4294967295
 80035d8:	f7ff ff8e 	bl	80034f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035dc:	4b05      	ldr	r3, [pc, #20]	; (80035f4 <SysTick_Config+0x40>)
 80035de:	2200      	movs	r2, #0
 80035e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035e2:	4b04      	ldr	r3, [pc, #16]	; (80035f4 <SysTick_Config+0x40>)
 80035e4:	2207      	movs	r2, #7
 80035e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	e000e010 	.word	0xe000e010

080035f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f7ff ff29 	bl	8003458 <__NVIC_SetPriorityGrouping>
}
 8003606:	bf00      	nop
 8003608:	3708      	adds	r7, #8
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}

0800360e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b086      	sub	sp, #24
 8003612:	af00      	add	r7, sp, #0
 8003614:	4603      	mov	r3, r0
 8003616:	60b9      	str	r1, [r7, #8]
 8003618:	607a      	str	r2, [r7, #4]
 800361a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800361c:	2300      	movs	r3, #0
 800361e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003620:	f7ff ff3e 	bl	80034a0 <__NVIC_GetPriorityGrouping>
 8003624:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	68b9      	ldr	r1, [r7, #8]
 800362a:	6978      	ldr	r0, [r7, #20]
 800362c:	f7ff ff8e 	bl	800354c <NVIC_EncodePriority>
 8003630:	4602      	mov	r2, r0
 8003632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003636:	4611      	mov	r1, r2
 8003638:	4618      	mov	r0, r3
 800363a:	f7ff ff5d 	bl	80034f8 <__NVIC_SetPriority>
}
 800363e:	bf00      	nop
 8003640:	3718      	adds	r7, #24
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	b082      	sub	sp, #8
 800364a:	af00      	add	r7, sp, #0
 800364c:	4603      	mov	r3, r0
 800364e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff ff31 	bl	80034bc <__NVIC_EnableIRQ>
}
 800365a:	bf00      	nop
 800365c:	3708      	adds	r7, #8
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b082      	sub	sp, #8
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f7ff ffa2 	bl	80035b4 <SysTick_Config>
 8003670:	4603      	mov	r3, r0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
	...

0800367c <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e0ac      	b.n	80037e8 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4618      	mov	r0, r3
 8003694:	f000 f8b2 	bl	80037fc <DFSDM_GetChannelFromInstance>
 8003698:	4603      	mov	r3, r0
 800369a:	4a55      	ldr	r2, [pc, #340]	; (80037f0 <HAL_DFSDM_ChannelInit+0x174>)
 800369c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e09f      	b.n	80037e8 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f7fe f9d3 	bl	8001a54 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80036ae:	4b51      	ldr	r3, [pc, #324]	; (80037f4 <HAL_DFSDM_ChannelInit+0x178>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	3301      	adds	r3, #1
 80036b4:	4a4f      	ldr	r2, [pc, #316]	; (80037f4 <HAL_DFSDM_ChannelInit+0x178>)
 80036b6:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80036b8:	4b4e      	ldr	r3, [pc, #312]	; (80037f4 <HAL_DFSDM_ChannelInit+0x178>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d125      	bne.n	800370c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80036c0:	4b4d      	ldr	r3, [pc, #308]	; (80037f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a4c      	ldr	r2, [pc, #304]	; (80037f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80036c6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80036ca:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80036cc:	4b4a      	ldr	r3, [pc, #296]	; (80037f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	4948      	ldr	r1, [pc, #288]	; (80037f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80036da:	4b47      	ldr	r3, [pc, #284]	; (80037f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a46      	ldr	r2, [pc, #280]	; (80037f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80036e0:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80036e4:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	791b      	ldrb	r3, [r3, #4]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d108      	bne.n	8003700 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80036ee:	4b42      	ldr	r3, [pc, #264]	; (80037f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	3b01      	subs	r3, #1
 80036f8:	041b      	lsls	r3, r3, #16
 80036fa:	493f      	ldr	r1, [pc, #252]	; (80037f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003700:	4b3d      	ldr	r3, [pc, #244]	; (80037f8 <HAL_DFSDM_ChannelInit+0x17c>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a3c      	ldr	r2, [pc, #240]	; (80037f8 <HAL_DFSDM_ChannelInit+0x17c>)
 8003706:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800370a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 800371a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	6819      	ldr	r1, [r3, #0]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800372a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003730:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	430a      	orrs	r2, r1
 8003738:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f022 020f 	bic.w	r2, r2, #15
 8003748:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6819      	ldr	r1, [r3, #0]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003758:	431a      	orrs	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	430a      	orrs	r2, r1
 8003760:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689a      	ldr	r2, [r3, #8]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8003770:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	6899      	ldr	r1, [r3, #8]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003780:	3b01      	subs	r3, #1
 8003782:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003784:	431a      	orrs	r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	430a      	orrs	r2, r1
 800378c:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	685a      	ldr	r2, [r3, #4]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f002 0207 	and.w	r2, r2, #7
 800379c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6859      	ldr	r1, [r3, #4]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a8:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ae:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80037b0:	431a      	orrs	r2, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80037c8:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2201      	movs	r2, #1
 80037ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4618      	mov	r0, r3
 80037d8:	f000 f810 	bl	80037fc <DFSDM_GetChannelFromInstance>
 80037dc:	4602      	mov	r2, r0
 80037de:	4904      	ldr	r1, [pc, #16]	; (80037f0 <HAL_DFSDM_ChannelInit+0x174>)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3708      	adds	r7, #8
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	200006b4 	.word	0x200006b4
 80037f4:	200006b0 	.word	0x200006b0
 80037f8:	40016000 	.word	0x40016000

080037fc <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a1c      	ldr	r2, [pc, #112]	; (8003878 <DFSDM_GetChannelFromInstance+0x7c>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d102      	bne.n	8003812 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 800380c:	2300      	movs	r3, #0
 800380e:	60fb      	str	r3, [r7, #12]
 8003810:	e02b      	b.n	800386a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a19      	ldr	r2, [pc, #100]	; (800387c <DFSDM_GetChannelFromInstance+0x80>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d102      	bne.n	8003820 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800381a:	2301      	movs	r3, #1
 800381c:	60fb      	str	r3, [r7, #12]
 800381e:	e024      	b.n	800386a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a17      	ldr	r2, [pc, #92]	; (8003880 <DFSDM_GetChannelFromInstance+0x84>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d102      	bne.n	800382e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003828:	2302      	movs	r3, #2
 800382a:	60fb      	str	r3, [r7, #12]
 800382c:	e01d      	b.n	800386a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a14      	ldr	r2, [pc, #80]	; (8003884 <DFSDM_GetChannelFromInstance+0x88>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d102      	bne.n	800383c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003836:	2304      	movs	r3, #4
 8003838:	60fb      	str	r3, [r7, #12]
 800383a:	e016      	b.n	800386a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a12      	ldr	r2, [pc, #72]	; (8003888 <DFSDM_GetChannelFromInstance+0x8c>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d102      	bne.n	800384a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003844:	2305      	movs	r3, #5
 8003846:	60fb      	str	r3, [r7, #12]
 8003848:	e00f      	b.n	800386a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a0f      	ldr	r2, [pc, #60]	; (800388c <DFSDM_GetChannelFromInstance+0x90>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d102      	bne.n	8003858 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003852:	2306      	movs	r3, #6
 8003854:	60fb      	str	r3, [r7, #12]
 8003856:	e008      	b.n	800386a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a0d      	ldr	r2, [pc, #52]	; (8003890 <DFSDM_GetChannelFromInstance+0x94>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d102      	bne.n	8003866 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003860:	2307      	movs	r3, #7
 8003862:	60fb      	str	r3, [r7, #12]
 8003864:	e001      	b.n	800386a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003866:	2303      	movs	r3, #3
 8003868:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800386a:	68fb      	ldr	r3, [r7, #12]
}
 800386c:	4618      	mov	r0, r3
 800386e:	3714      	adds	r7, #20
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr
 8003878:	40016000 	.word	0x40016000
 800387c:	40016020 	.word	0x40016020
 8003880:	40016040 	.word	0x40016040
 8003884:	40016080 	.word	0x40016080
 8003888:	400160a0 	.word	0x400160a0
 800388c:	400160c0 	.word	0x400160c0
 8003890:	400160e0 	.word	0x400160e0

08003894 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003894:	b480      	push	{r7}
 8003896:	b087      	sub	sp, #28
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800389e:	2300      	movs	r3, #0
 80038a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038a2:	e166      	b.n	8003b72 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	2101      	movs	r1, #1
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	fa01 f303 	lsl.w	r3, r1, r3
 80038b0:	4013      	ands	r3, r2
 80038b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f000 8158 	beq.w	8003b6c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f003 0303 	and.w	r3, r3, #3
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d005      	beq.n	80038d4 <HAL_GPIO_Init+0x40>
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f003 0303 	and.w	r3, r3, #3
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d130      	bne.n	8003936 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	2203      	movs	r2, #3
 80038e0:	fa02 f303 	lsl.w	r3, r2, r3
 80038e4:	43db      	mvns	r3, r3
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	4013      	ands	r3, r2
 80038ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	68da      	ldr	r2, [r3, #12]
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	005b      	lsls	r3, r3, #1
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	693a      	ldr	r2, [r7, #16]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800390a:	2201      	movs	r2, #1
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	43db      	mvns	r3, r3
 8003914:	693a      	ldr	r2, [r7, #16]
 8003916:	4013      	ands	r3, r2
 8003918:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	091b      	lsrs	r3, r3, #4
 8003920:	f003 0201 	and.w	r2, r3, #1
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	fa02 f303 	lsl.w	r3, r2, r3
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	4313      	orrs	r3, r2
 800392e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	693a      	ldr	r2, [r7, #16]
 8003934:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f003 0303 	and.w	r3, r3, #3
 800393e:	2b03      	cmp	r3, #3
 8003940:	d017      	beq.n	8003972 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	005b      	lsls	r3, r3, #1
 800394c:	2203      	movs	r2, #3
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	43db      	mvns	r3, r3
 8003954:	693a      	ldr	r2, [r7, #16]
 8003956:	4013      	ands	r3, r2
 8003958:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	689a      	ldr	r2, [r3, #8]
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	fa02 f303 	lsl.w	r3, r2, r3
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	4313      	orrs	r3, r2
 800396a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f003 0303 	and.w	r3, r3, #3
 800397a:	2b02      	cmp	r3, #2
 800397c:	d123      	bne.n	80039c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	08da      	lsrs	r2, r3, #3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	3208      	adds	r2, #8
 8003986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800398a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	f003 0307 	and.w	r3, r3, #7
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	220f      	movs	r2, #15
 8003996:	fa02 f303 	lsl.w	r3, r2, r3
 800399a:	43db      	mvns	r3, r3
 800399c:	693a      	ldr	r2, [r7, #16]
 800399e:	4013      	ands	r3, r2
 80039a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	691a      	ldr	r2, [r3, #16]
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	f003 0307 	and.w	r3, r3, #7
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	fa02 f303 	lsl.w	r3, r2, r3
 80039b2:	693a      	ldr	r2, [r7, #16]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	08da      	lsrs	r2, r3, #3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	3208      	adds	r2, #8
 80039c0:	6939      	ldr	r1, [r7, #16]
 80039c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	2203      	movs	r2, #3
 80039d2:	fa02 f303 	lsl.w	r3, r2, r3
 80039d6:	43db      	mvns	r3, r3
 80039d8:	693a      	ldr	r2, [r7, #16]
 80039da:	4013      	ands	r3, r2
 80039dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f003 0203 	and.w	r2, r3, #3
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	005b      	lsls	r3, r3, #1
 80039ea:	fa02 f303 	lsl.w	r3, r2, r3
 80039ee:	693a      	ldr	r2, [r7, #16]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	693a      	ldr	r2, [r7, #16]
 80039f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	f000 80b2 	beq.w	8003b6c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a08:	4b61      	ldr	r3, [pc, #388]	; (8003b90 <HAL_GPIO_Init+0x2fc>)
 8003a0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a0c:	4a60      	ldr	r2, [pc, #384]	; (8003b90 <HAL_GPIO_Init+0x2fc>)
 8003a0e:	f043 0301 	orr.w	r3, r3, #1
 8003a12:	6613      	str	r3, [r2, #96]	; 0x60
 8003a14:	4b5e      	ldr	r3, [pc, #376]	; (8003b90 <HAL_GPIO_Init+0x2fc>)
 8003a16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a18:	f003 0301 	and.w	r3, r3, #1
 8003a1c:	60bb      	str	r3, [r7, #8]
 8003a1e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003a20:	4a5c      	ldr	r2, [pc, #368]	; (8003b94 <HAL_GPIO_Init+0x300>)
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	089b      	lsrs	r3, r3, #2
 8003a26:	3302      	adds	r3, #2
 8003a28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	f003 0303 	and.w	r3, r3, #3
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	220f      	movs	r2, #15
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4013      	ands	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003a4a:	d02b      	beq.n	8003aa4 <HAL_GPIO_Init+0x210>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a52      	ldr	r2, [pc, #328]	; (8003b98 <HAL_GPIO_Init+0x304>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d025      	beq.n	8003aa0 <HAL_GPIO_Init+0x20c>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a51      	ldr	r2, [pc, #324]	; (8003b9c <HAL_GPIO_Init+0x308>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d01f      	beq.n	8003a9c <HAL_GPIO_Init+0x208>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4a50      	ldr	r2, [pc, #320]	; (8003ba0 <HAL_GPIO_Init+0x30c>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d019      	beq.n	8003a98 <HAL_GPIO_Init+0x204>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a4f      	ldr	r2, [pc, #316]	; (8003ba4 <HAL_GPIO_Init+0x310>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d013      	beq.n	8003a94 <HAL_GPIO_Init+0x200>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4a4e      	ldr	r2, [pc, #312]	; (8003ba8 <HAL_GPIO_Init+0x314>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d00d      	beq.n	8003a90 <HAL_GPIO_Init+0x1fc>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a4d      	ldr	r2, [pc, #308]	; (8003bac <HAL_GPIO_Init+0x318>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d007      	beq.n	8003a8c <HAL_GPIO_Init+0x1f8>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a4c      	ldr	r2, [pc, #304]	; (8003bb0 <HAL_GPIO_Init+0x31c>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d101      	bne.n	8003a88 <HAL_GPIO_Init+0x1f4>
 8003a84:	2307      	movs	r3, #7
 8003a86:	e00e      	b.n	8003aa6 <HAL_GPIO_Init+0x212>
 8003a88:	2308      	movs	r3, #8
 8003a8a:	e00c      	b.n	8003aa6 <HAL_GPIO_Init+0x212>
 8003a8c:	2306      	movs	r3, #6
 8003a8e:	e00a      	b.n	8003aa6 <HAL_GPIO_Init+0x212>
 8003a90:	2305      	movs	r3, #5
 8003a92:	e008      	b.n	8003aa6 <HAL_GPIO_Init+0x212>
 8003a94:	2304      	movs	r3, #4
 8003a96:	e006      	b.n	8003aa6 <HAL_GPIO_Init+0x212>
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e004      	b.n	8003aa6 <HAL_GPIO_Init+0x212>
 8003a9c:	2302      	movs	r3, #2
 8003a9e:	e002      	b.n	8003aa6 <HAL_GPIO_Init+0x212>
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e000      	b.n	8003aa6 <HAL_GPIO_Init+0x212>
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	697a      	ldr	r2, [r7, #20]
 8003aa8:	f002 0203 	and.w	r2, r2, #3
 8003aac:	0092      	lsls	r2, r2, #2
 8003aae:	4093      	lsls	r3, r2
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ab6:	4937      	ldr	r1, [pc, #220]	; (8003b94 <HAL_GPIO_Init+0x300>)
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	089b      	lsrs	r3, r3, #2
 8003abc:	3302      	adds	r3, #2
 8003abe:	693a      	ldr	r2, [r7, #16]
 8003ac0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ac4:	4b3b      	ldr	r3, [pc, #236]	; (8003bb4 <HAL_GPIO_Init+0x320>)
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	43db      	mvns	r3, r3
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d003      	beq.n	8003ae8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003ae8:	4a32      	ldr	r2, [pc, #200]	; (8003bb4 <HAL_GPIO_Init+0x320>)
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003aee:	4b31      	ldr	r3, [pc, #196]	; (8003bb4 <HAL_GPIO_Init+0x320>)
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	43db      	mvns	r3, r3
 8003af8:	693a      	ldr	r2, [r7, #16]
 8003afa:	4013      	ands	r3, r2
 8003afc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b12:	4a28      	ldr	r2, [pc, #160]	; (8003bb4 <HAL_GPIO_Init+0x320>)
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003b18:	4b26      	ldr	r3, [pc, #152]	; (8003bb4 <HAL_GPIO_Init+0x320>)
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	43db      	mvns	r3, r3
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	4013      	ands	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d003      	beq.n	8003b3c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b3c:	4a1d      	ldr	r2, [pc, #116]	; (8003bb4 <HAL_GPIO_Init+0x320>)
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003b42:	4b1c      	ldr	r3, [pc, #112]	; (8003bb4 <HAL_GPIO_Init+0x320>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	43db      	mvns	r3, r3
 8003b4c:	693a      	ldr	r2, [r7, #16]
 8003b4e:	4013      	ands	r3, r2
 8003b50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d003      	beq.n	8003b66 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b66:	4a13      	ldr	r2, [pc, #76]	; (8003bb4 <HAL_GPIO_Init+0x320>)
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	3301      	adds	r3, #1
 8003b70:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	fa22 f303 	lsr.w	r3, r2, r3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	f47f ae91 	bne.w	80038a4 <HAL_GPIO_Init+0x10>
  }
}
 8003b82:	bf00      	nop
 8003b84:	bf00      	nop
 8003b86:	371c      	adds	r7, #28
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr
 8003b90:	40021000 	.word	0x40021000
 8003b94:	40010000 	.word	0x40010000
 8003b98:	48000400 	.word	0x48000400
 8003b9c:	48000800 	.word	0x48000800
 8003ba0:	48000c00 	.word	0x48000c00
 8003ba4:	48001000 	.word	0x48001000
 8003ba8:	48001400 	.word	0x48001400
 8003bac:	48001800 	.word	0x48001800
 8003bb0:	48001c00 	.word	0x48001c00
 8003bb4:	40010400 	.word	0x40010400

08003bb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	807b      	strh	r3, [r7, #2]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bc8:	787b      	ldrb	r3, [r7, #1]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d003      	beq.n	8003bd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bce:	887a      	ldrh	r2, [r7, #2]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003bd4:	e002      	b.n	8003bdc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003bd6:	887a      	ldrh	r2, [r7, #2]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003bdc:	bf00      	nop
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	4603      	mov	r3, r0
 8003bf0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003bf2:	4b08      	ldr	r3, [pc, #32]	; (8003c14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003bf4:	695a      	ldr	r2, [r3, #20]
 8003bf6:	88fb      	ldrh	r3, [r7, #6]
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d006      	beq.n	8003c0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003bfe:	4a05      	ldr	r2, [pc, #20]	; (8003c14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c00:	88fb      	ldrh	r3, [r7, #6]
 8003c02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c04:	88fb      	ldrh	r3, [r7, #6]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 f806 	bl	8003c18 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c0c:	bf00      	nop
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40010400 	.word	0x40010400

08003c18 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	4603      	mov	r3, r0
 8003c20:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003c22:	bf00      	nop
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr

08003c2e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b082      	sub	sp, #8
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d101      	bne.n	8003c40 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e08d      	b.n	8003d5c <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d106      	bne.n	8003c5a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f7fd ff61 	bl	8001b1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2224      	movs	r2, #36	; 0x24
 8003c5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f022 0201 	bic.w	r2, r2, #1
 8003c70:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685a      	ldr	r2, [r3, #4]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003c7e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	689a      	ldr	r2, [r3, #8]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c8e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d107      	bne.n	8003ca8 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689a      	ldr	r2, [r3, #8]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ca4:	609a      	str	r2, [r3, #8]
 8003ca6:	e006      	b.n	8003cb6 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	689a      	ldr	r2, [r3, #8]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003cb4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d108      	bne.n	8003cd0 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	685a      	ldr	r2, [r3, #4]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ccc:	605a      	str	r2, [r3, #4]
 8003cce:	e007      	b.n	8003ce0 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	685a      	ldr	r2, [r3, #4]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cde:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	6812      	ldr	r2, [r2, #0]
 8003cea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003cee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cf2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68da      	ldr	r2, [r3, #12]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d02:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	691a      	ldr	r2, [r3, #16]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	695b      	ldr	r3, [r3, #20]
 8003d0c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69d9      	ldr	r1, [r3, #28]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a1a      	ldr	r2, [r3, #32]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f042 0201 	orr.w	r2, r2, #1
 8003d3c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2220      	movs	r2, #32
 8003d48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3708      	adds	r7, #8
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	2b20      	cmp	r3, #32
 8003d78:	d138      	bne.n	8003dec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d101      	bne.n	8003d88 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d84:	2302      	movs	r3, #2
 8003d86:	e032      	b.n	8003dee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2224      	movs	r2, #36	; 0x24
 8003d94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f022 0201 	bic.w	r2, r2, #1
 8003da6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003db6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6819      	ldr	r1, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	683a      	ldr	r2, [r7, #0]
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f042 0201 	orr.w	r2, r2, #1
 8003dd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003de8:	2300      	movs	r3, #0
 8003dea:	e000      	b.n	8003dee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003dec:	2302      	movs	r3, #2
  }
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr

08003dfa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	b085      	sub	sp, #20
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
 8003e02:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	2b20      	cmp	r3, #32
 8003e0e:	d139      	bne.n	8003e84 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d101      	bne.n	8003e1e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	e033      	b.n	8003e86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2224      	movs	r2, #36	; 0x24
 8003e2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 0201 	bic.w	r2, r2, #1
 8003e3c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003e4c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	021b      	lsls	r3, r3, #8
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	68fa      	ldr	r2, [r7, #12]
 8003e5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f042 0201 	orr.w	r2, r2, #1
 8003e6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2220      	movs	r2, #32
 8003e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e80:	2300      	movs	r3, #0
 8003e82:	e000      	b.n	8003e86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e84:	2302      	movs	r3, #2
  }
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
	...

08003e94 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b086      	sub	sp, #24
 8003e98:	af02      	add	r7, sp, #8
 8003e9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003ea0:	f7fe faaa 	bl	80023f8 <HAL_GetTick>
 8003ea4:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d102      	bne.n	8003eb2 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	73fb      	strb	r3, [r7, #15]
 8003eb0:	e092      	b.n	8003fd8 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	f040 808b 	bne.w	8003fd8 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7fd fecc 	bl	8001c60 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003ec8:	f241 3188 	movw	r1, #5000	; 0x1388
 8003ecc:	6878      	ldr	r0, [r7, #4]
 8003ece:	f000 f88b 	bl	8003fe8 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	689a      	ldr	r2, [r3, #8]
 8003ed8:	4b42      	ldr	r3, [pc, #264]	; (8003fe4 <HAL_OSPI_Init+0x150>)
 8003eda:	4013      	ands	r3, r2
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	68d1      	ldr	r1, [r2, #12]
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	6912      	ldr	r2, [r2, #16]
 8003ee4:	3a01      	subs	r2, #1
 8003ee6:	0412      	lsls	r2, r2, #16
 8003ee8:	4311      	orrs	r1, r2
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	6952      	ldr	r2, [r2, #20]
 8003eee:	3a01      	subs	r2, #1
 8003ef0:	0212      	lsls	r2, r2, #8
 8003ef2:	4311      	orrs	r1, r2
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003ef8:	4311      	orrs	r1, r2
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	69d2      	ldr	r2, [r2, #28]
 8003efe:	4311      	orrs	r1, r2
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	6812      	ldr	r2, [r2, #0]
 8003f04:	430b      	orrs	r3, r1
 8003f06:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	0412      	lsls	r2, r2, #16
 8003f12:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	3b01      	subs	r3, #1
 8003f24:	021a      	lsls	r2, r3, #8
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f32:	9300      	str	r3, [sp, #0]
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	2200      	movs	r2, #0
 8003f38:	2120      	movs	r1, #32
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 fb98 	bl	8004670 <OSPI_WaitFlagStateUntilTimeout>
 8003f40:	4603      	mov	r3, r0
 8003f42:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003f44:	7bfb      	ldrb	r3, [r7, #15]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d146      	bne.n	8003fd8 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a1b      	ldr	r3, [r3, #32]
 8003f58:	1e5a      	subs	r2, r3, #1
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689a      	ldr	r2, [r3, #8]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	430a      	orrs	r2, r1
 8003f76:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003f80:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f8c:	431a      	orrs	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	430a      	orrs	r2, r1
 8003f94:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f042 0201 	orr.w	r2, r2, #1
 8003fa6:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d107      	bne.n	8003fc0 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	689a      	ldr	r2, [r3, #8]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f042 0202 	orr.w	r2, r2, #2
 8003fbe:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003fc8:	d103      	bne.n	8003fd2 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	645a      	str	r2, [r3, #68]	; 0x44
 8003fd0:	e002      	b.n	8003fd8 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8003fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	f8e0f8f4 	.word	0xf8e0f8f4

08003fe8 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	683a      	ldr	r2, [r7, #0]
 8003ff6:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
	...

08004008 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b092      	sub	sp, #72	; 0x48
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004014:	2300      	movs	r3, #0
 8004016:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 800401a:	2300      	movs	r3, #0
 800401c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a08      	ldr	r2, [pc, #32]	; (8004048 <HAL_OSPIM_Config+0x40>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d105      	bne.n	8004036 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800402a:	2300      	movs	r3, #0
 800402c:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 1U;
 800402e:	2301      	movs	r3, #1
 8004030:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8004034:	e004      	b.n	8004040 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8004036:	2301      	movs	r3, #1
 8004038:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 0U;
 800403a:	2300      	movs	r3, #0
 800403c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004040:	2300      	movs	r3, #0
 8004042:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8004046:	e01f      	b.n	8004088 <HAL_OSPIM_Config+0x80>
 8004048:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 800404c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004050:	3301      	adds	r3, #1
 8004052:	b2d8      	uxtb	r0, r3
 8004054:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8004058:	f107 0114 	add.w	r1, r7, #20
 800405c:	4613      	mov	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4413      	add	r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	440b      	add	r3, r1
 8004066:	4619      	mov	r1, r3
 8004068:	f000 fb3a 	bl	80046e0 <OSPIM_GetConfig>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d005      	beq.n	800407e <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2208      	movs	r2, #8
 800407c:	649a      	str	r2, [r3, #72]	; 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800407e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004082:	3301      	adds	r3, #1
 8004084:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8004088:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800408c:	2b01      	cmp	r3, #1
 800408e:	d9dd      	bls.n	800404c <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8004090:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004094:	2b00      	cmp	r3, #0
 8004096:	f040 82de 	bne.w	8004656 <HAL_OSPIM_Config+0x64e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 800409a:	4bc6      	ldr	r3, [pc, #792]	; (80043b4 <HAL_OSPIM_Config+0x3ac>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0301 	and.w	r3, r3, #1
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d00b      	beq.n	80040be <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80040a6:	4bc3      	ldr	r3, [pc, #780]	; (80043b4 <HAL_OSPIM_Config+0x3ac>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4ac2      	ldr	r2, [pc, #776]	; (80043b4 <HAL_OSPIM_Config+0x3ac>)
 80040ac:	f023 0301 	bic.w	r3, r3, #1
 80040b0:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 80040b2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80040b6:	f043 0301 	orr.w	r3, r3, #1
 80040ba:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 80040be:	4bbe      	ldr	r3, [pc, #760]	; (80043b8 <HAL_OSPIM_Config+0x3b0>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00b      	beq.n	80040e2 <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 80040ca:	4bbb      	ldr	r3, [pc, #748]	; (80043b8 <HAL_OSPIM_Config+0x3b0>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4aba      	ldr	r2, [pc, #744]	; (80043b8 <HAL_OSPIM_Config+0x3b0>)
 80040d0:	f023 0301 	bic.w	r3, r3, #1
 80040d4:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 80040d6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80040da:	f043 0302 	orr.w	r3, r3, #2
 80040de:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 80040e2:	49b6      	ldr	r1, [pc, #728]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 80040e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80040e6:	4613      	mov	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	4413      	add	r3, r2
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	3348      	adds	r3, #72	; 0x48
 80040f0:	443b      	add	r3, r7
 80040f2:	3b2c      	subs	r3, #44	; 0x2c
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	3b01      	subs	r3, #1
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	440b      	add	r3, r1
 80040fc:	6859      	ldr	r1, [r3, #4]
 80040fe:	48af      	ldr	r0, [pc, #700]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 8004100:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004102:	4613      	mov	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	4413      	add	r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	3348      	adds	r3, #72	; 0x48
 800410c:	443b      	add	r3, r7
 800410e:	3b2c      	subs	r3, #44	; 0x2c
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	3b01      	subs	r3, #1
 8004114:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	4403      	add	r3, r0
 800411c:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 800411e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004120:	4613      	mov	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4413      	add	r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	3348      	adds	r3, #72	; 0x48
 800412a:	443b      	add	r3, r7
 800412c:	3b34      	subs	r3, #52	; 0x34
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2b00      	cmp	r3, #0
 8004132:	f000 80a1 	beq.w	8004278 <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004136:	49a1      	ldr	r1, [pc, #644]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 8004138:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800413a:	4613      	mov	r3, r2
 800413c:	009b      	lsls	r3, r3, #2
 800413e:	4413      	add	r3, r2
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	3348      	adds	r3, #72	; 0x48
 8004144:	443b      	add	r3, r7
 8004146:	3b34      	subs	r3, #52	; 0x34
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	3b01      	subs	r3, #1
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	440b      	add	r3, r1
 8004150:	6859      	ldr	r1, [r3, #4]
 8004152:	489a      	ldr	r0, [pc, #616]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 8004154:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004156:	4613      	mov	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4413      	add	r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	3348      	adds	r3, #72	; 0x48
 8004160:	443b      	add	r3, r7
 8004162:	3b34      	subs	r3, #52	; 0x34
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	3b01      	subs	r3, #1
 8004168:	f021 0201 	bic.w	r2, r1, #1
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	4403      	add	r3, r0
 8004170:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8004172:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004174:	4613      	mov	r3, r2
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	4413      	add	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	3348      	adds	r3, #72	; 0x48
 800417e:	443b      	add	r3, r7
 8004180:	3b30      	subs	r3, #48	; 0x30
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d01d      	beq.n	80041c4 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004188:	498c      	ldr	r1, [pc, #560]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 800418a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800418c:	4613      	mov	r3, r2
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	4413      	add	r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	3348      	adds	r3, #72	; 0x48
 8004196:	443b      	add	r3, r7
 8004198:	3b30      	subs	r3, #48	; 0x30
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	3b01      	subs	r3, #1
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	440b      	add	r3, r1
 80041a2:	6859      	ldr	r1, [r3, #4]
 80041a4:	4885      	ldr	r0, [pc, #532]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 80041a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80041a8:	4613      	mov	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	4413      	add	r3, r2
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	3348      	adds	r3, #72	; 0x48
 80041b2:	443b      	add	r3, r7
 80041b4:	3b30      	subs	r3, #48	; 0x30
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	3b01      	subs	r3, #1
 80041ba:	f021 0210 	bic.w	r2, r1, #16
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	4403      	add	r3, r0
 80041c2:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80041c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80041c6:	4613      	mov	r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	4413      	add	r3, r2
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	3348      	adds	r3, #72	; 0x48
 80041d0:	443b      	add	r3, r7
 80041d2:	3b28      	subs	r3, #40	; 0x28
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d021      	beq.n	800421e <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 80041da:	4978      	ldr	r1, [pc, #480]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 80041dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80041de:	4613      	mov	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	4413      	add	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	3348      	adds	r3, #72	; 0x48
 80041e8:	443b      	add	r3, r7
 80041ea:	3b28      	subs	r3, #40	; 0x28
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	3b01      	subs	r3, #1
 80041f0:	f003 0301 	and.w	r3, r3, #1
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	440b      	add	r3, r1
 80041f8:	6859      	ldr	r1, [r3, #4]
 80041fa:	4870      	ldr	r0, [pc, #448]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 80041fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80041fe:	4613      	mov	r3, r2
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	4413      	add	r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	3348      	adds	r3, #72	; 0x48
 8004208:	443b      	add	r3, r7
 800420a:	3b28      	subs	r3, #40	; 0x28
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	3b01      	subs	r3, #1
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	4403      	add	r3, r0
 800421c:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800421e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004220:	4613      	mov	r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	4413      	add	r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	3348      	adds	r3, #72	; 0x48
 800422a:	443b      	add	r3, r7
 800422c:	3b24      	subs	r3, #36	; 0x24
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d021      	beq.n	8004278 <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8004234:	4961      	ldr	r1, [pc, #388]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 8004236:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004238:	4613      	mov	r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4413      	add	r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	3348      	adds	r3, #72	; 0x48
 8004242:	443b      	add	r3, r7
 8004244:	3b24      	subs	r3, #36	; 0x24
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	3b01      	subs	r3, #1
 800424a:	f003 0301 	and.w	r3, r3, #1
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	440b      	add	r3, r1
 8004252:	6859      	ldr	r1, [r3, #4]
 8004254:	4859      	ldr	r0, [pc, #356]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 8004256:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004258:	4613      	mov	r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4413      	add	r3, r2
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	3348      	adds	r3, #72	; 0x48
 8004262:	443b      	add	r3, r7
 8004264:	3b24      	subs	r3, #36	; 0x24
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	3b01      	subs	r3, #1
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4403      	add	r3, r0
 8004276:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	6819      	ldr	r1, [r3, #0]
 800427c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004280:	4613      	mov	r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	4413      	add	r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	3348      	adds	r3, #72	; 0x48
 800428a:	443b      	add	r3, r7
 800428c:	3b34      	subs	r3, #52	; 0x34
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4299      	cmp	r1, r3
 8004292:	d038      	beq.n	8004306 <HAL_OSPIM_Config+0x2fe>
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	6859      	ldr	r1, [r3, #4]
 8004298:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800429c:	4613      	mov	r3, r2
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	4413      	add	r3, r2
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	3348      	adds	r3, #72	; 0x48
 80042a6:	443b      	add	r3, r7
 80042a8:	3b30      	subs	r3, #48	; 0x30
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4299      	cmp	r1, r3
 80042ae:	d02a      	beq.n	8004306 <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	6899      	ldr	r1, [r3, #8]
 80042b4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80042b8:	4613      	mov	r3, r2
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	4413      	add	r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	3348      	adds	r3, #72	; 0x48
 80042c2:	443b      	add	r3, r7
 80042c4:	3b2c      	subs	r3, #44	; 0x2c
 80042c6:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 80042c8:	4299      	cmp	r1, r3
 80042ca:	d01c      	beq.n	8004306 <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	68d9      	ldr	r1, [r3, #12]
 80042d0:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80042d4:	4613      	mov	r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	4413      	add	r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	3348      	adds	r3, #72	; 0x48
 80042de:	443b      	add	r3, r7
 80042e0:	3b28      	subs	r3, #40	; 0x28
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4299      	cmp	r1, r3
 80042e6:	d00e      	beq.n	8004306 <HAL_OSPIM_Config+0x2fe>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	6919      	ldr	r1, [r3, #16]
 80042ec:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80042f0:	4613      	mov	r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	4413      	add	r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	3348      	adds	r3, #72	; 0x48
 80042fa:	443b      	add	r3, r7
 80042fc:	3b24      	subs	r3, #36	; 0x24
 80042fe:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004300:	4299      	cmp	r1, r3
 8004302:	f040 80d3 	bne.w	80044ac <HAL_OSPIM_Config+0x4a4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004306:	492d      	ldr	r1, [pc, #180]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 8004308:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800430c:	4613      	mov	r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	4413      	add	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	3348      	adds	r3, #72	; 0x48
 8004316:	443b      	add	r3, r7
 8004318:	3b34      	subs	r3, #52	; 0x34
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	3b01      	subs	r3, #1
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	440b      	add	r3, r1
 8004322:	6859      	ldr	r1, [r3, #4]
 8004324:	4825      	ldr	r0, [pc, #148]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 8004326:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800432a:	4613      	mov	r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	4413      	add	r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	3348      	adds	r3, #72	; 0x48
 8004334:	443b      	add	r3, r7
 8004336:	3b34      	subs	r3, #52	; 0x34
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	3b01      	subs	r3, #1
 800433c:	f021 0201 	bic.w	r2, r1, #1
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4403      	add	r3, r0
 8004344:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8004346:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800434a:	4613      	mov	r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4413      	add	r3, r2
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	3348      	adds	r3, #72	; 0x48
 8004354:	443b      	add	r3, r7
 8004356:	3b30      	subs	r3, #48	; 0x30
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d01f      	beq.n	800439e <HAL_OSPIM_Config+0x396>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800435e:	4917      	ldr	r1, [pc, #92]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 8004360:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004364:	4613      	mov	r3, r2
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	4413      	add	r3, r2
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	3348      	adds	r3, #72	; 0x48
 800436e:	443b      	add	r3, r7
 8004370:	3b30      	subs	r3, #48	; 0x30
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	3b01      	subs	r3, #1
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	440b      	add	r3, r1
 800437a:	6859      	ldr	r1, [r3, #4]
 800437c:	480f      	ldr	r0, [pc, #60]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 800437e:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004382:	4613      	mov	r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	4413      	add	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	3348      	adds	r3, #72	; 0x48
 800438c:	443b      	add	r3, r7
 800438e:	3b30      	subs	r3, #48	; 0x30
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	3b01      	subs	r3, #1
 8004394:	f021 0210 	bic.w	r2, r1, #16
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	4403      	add	r3, r0
 800439c:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800439e:	4907      	ldr	r1, [pc, #28]	; (80043bc <HAL_OSPIM_Config+0x3b4>)
 80043a0:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80043a4:	4613      	mov	r3, r2
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	4413      	add	r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	3348      	adds	r3, #72	; 0x48
 80043ae:	443b      	add	r3, r7
 80043b0:	3b2c      	subs	r3, #44	; 0x2c
 80043b2:	e005      	b.n	80043c0 <HAL_OSPIM_Config+0x3b8>
 80043b4:	a0001000 	.word	0xa0001000
 80043b8:	a0001400 	.word	0xa0001400
 80043bc:	50061c00 	.word	0x50061c00
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	3b01      	subs	r3, #1
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	440b      	add	r3, r1
 80043c8:	6859      	ldr	r1, [r3, #4]
 80043ca:	48a6      	ldr	r0, [pc, #664]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 80043cc:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80043d0:	4613      	mov	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	4413      	add	r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	3348      	adds	r3, #72	; 0x48
 80043da:	443b      	add	r3, r7
 80043dc:	3b2c      	subs	r3, #44	; 0x2c
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	3b01      	subs	r3, #1
 80043e2:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	4403      	add	r3, r0
 80043ea:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80043ec:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80043f0:	4613      	mov	r3, r2
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	4413      	add	r3, r2
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	3348      	adds	r3, #72	; 0x48
 80043fa:	443b      	add	r3, r7
 80043fc:	3b28      	subs	r3, #40	; 0x28
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d023      	beq.n	800444c <HAL_OSPIM_Config+0x444>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004404:	4997      	ldr	r1, [pc, #604]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 8004406:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800440a:	4613      	mov	r3, r2
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	4413      	add	r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	3348      	adds	r3, #72	; 0x48
 8004414:	443b      	add	r3, r7
 8004416:	3b28      	subs	r3, #40	; 0x28
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	3b01      	subs	r3, #1
 800441c:	f003 0301 	and.w	r3, r3, #1
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	440b      	add	r3, r1
 8004424:	6859      	ldr	r1, [r3, #4]
 8004426:	488f      	ldr	r0, [pc, #572]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 8004428:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800442c:	4613      	mov	r3, r2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	4413      	add	r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	3348      	adds	r3, #72	; 0x48
 8004436:	443b      	add	r3, r7
 8004438:	3b28      	subs	r3, #40	; 0x28
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	3b01      	subs	r3, #1
 800443e:	f003 0301 	and.w	r3, r3, #1
 8004442:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	4403      	add	r3, r0
 800444a:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800444c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004450:	4613      	mov	r3, r2
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	4413      	add	r3, r2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	3348      	adds	r3, #72	; 0x48
 800445a:	443b      	add	r3, r7
 800445c:	3b24      	subs	r3, #36	; 0x24
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d023      	beq.n	80044ac <HAL_OSPIM_Config+0x4a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004464:	497f      	ldr	r1, [pc, #508]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 8004466:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800446a:	4613      	mov	r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	4413      	add	r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	3348      	adds	r3, #72	; 0x48
 8004474:	443b      	add	r3, r7
 8004476:	3b24      	subs	r3, #36	; 0x24
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	3b01      	subs	r3, #1
 800447c:	f003 0301 	and.w	r3, r3, #1
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	440b      	add	r3, r1
 8004484:	6859      	ldr	r1, [r3, #4]
 8004486:	4877      	ldr	r0, [pc, #476]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 8004488:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800448c:	4613      	mov	r3, r2
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	4413      	add	r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	3348      	adds	r3, #72	; 0x48
 8004496:	443b      	add	r3, r7
 8004498:	3b24      	subs	r3, #36	; 0x24
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	3b01      	subs	r3, #1
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	4403      	add	r3, r0
 80044aa:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 80044ac:	4a6d      	ldr	r2, [pc, #436]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	3b01      	subs	r3, #1
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	4413      	add	r3, r2
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044c0:	025b      	lsls	r3, r3, #9
 80044c2:	431a      	orrs	r2, r3
 80044c4:	4967      	ldr	r1, [pc, #412]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	3b01      	subs	r3, #1
 80044cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	440b      	add	r3, r1
 80044d4:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 80044d6:	4a63      	ldr	r2, [pc, #396]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	3b01      	subs	r3, #1
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	4413      	add	r3, r2
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f023 0203 	bic.w	r2, r3, #3
 80044e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044ea:	005b      	lsls	r3, r3, #1
 80044ec:	431a      	orrs	r2, r3
 80044ee:	495d      	ldr	r1, [pc, #372]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	3b01      	subs	r3, #1
 80044f6:	f042 0201 	orr.w	r2, r2, #1
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	440b      	add	r3, r1
 80044fe:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d014      	beq.n	8004532 <HAL_OSPIM_Config+0x52a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8004508:	4a56      	ldr	r2, [pc, #344]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	3b01      	subs	r3, #1
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	4413      	add	r3, r2
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800451a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800451c:	015b      	lsls	r3, r3, #5
 800451e:	431a      	orrs	r2, r3
 8004520:	4950      	ldr	r1, [pc, #320]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	3b01      	subs	r3, #1
 8004528:	f042 0210 	orr.w	r2, r2, #16
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	440b      	add	r3, r1
 8004530:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d019      	beq.n	8004572 <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800453e:	4a49      	ldr	r2, [pc, #292]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	3b01      	subs	r3, #1
 8004546:	f003 0301 	and.w	r3, r3, #1
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	4413      	add	r3, r2
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004554:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004556:	049b      	lsls	r3, r3, #18
 8004558:	431a      	orrs	r2, r3
 800455a:	4942      	ldr	r1, [pc, #264]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	3b01      	subs	r3, #1
 8004562:	f003 0301 	and.w	r3, r3, #1
 8004566:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	440b      	add	r3, r1
 800456e:	605a      	str	r2, [r3, #4]
 8004570:	e01c      	b.n	80045ac <HAL_OSPIM_Config+0x5a4>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d018      	beq.n	80045ac <HAL_OSPIM_Config+0x5a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800457a:	4a3a      	ldr	r2, [pc, #232]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	3b01      	subs	r3, #1
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	4413      	add	r3, r2
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004590:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004592:	069b      	lsls	r3, r3, #26
 8004594:	431a      	orrs	r2, r3
 8004596:	4933      	ldr	r1, [pc, #204]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	3b01      	subs	r3, #1
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	440b      	add	r3, r1
 80045aa:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d019      	beq.n	80045ec <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80045b8:	4a2a      	ldr	r2, [pc, #168]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	691b      	ldr	r3, [r3, #16]
 80045be:	3b01      	subs	r3, #1
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	4413      	add	r3, r2
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80045ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045d0:	049b      	lsls	r3, r3, #18
 80045d2:	431a      	orrs	r2, r3
 80045d4:	4923      	ldr	r1, [pc, #140]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	3b01      	subs	r3, #1
 80045dc:	f003 0301 	and.w	r3, r3, #1
 80045e0:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	440b      	add	r3, r1
 80045e8:	605a      	str	r2, [r3, #4]
 80045ea:	e01c      	b.n	8004626 <HAL_OSPIM_Config+0x61e>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	691b      	ldr	r3, [r3, #16]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d018      	beq.n	8004626 <HAL_OSPIM_Config+0x61e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80045f4:	4a1b      	ldr	r2, [pc, #108]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	3b01      	subs	r3, #1
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	4413      	add	r3, r2
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800460a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800460c:	069b      	lsls	r3, r3, #26
 800460e:	431a      	orrs	r2, r3
 8004610:	4914      	ldr	r1, [pc, #80]	; (8004664 <HAL_OSPIM_Config+0x65c>)
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	3b01      	subs	r3, #1
 8004618:	f003 0301 	and.w	r3, r3, #1
 800461c:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	440b      	add	r3, r1
 8004624:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8004626:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800462a:	f003 0301 	and.w	r3, r3, #1
 800462e:	2b00      	cmp	r3, #0
 8004630:	d005      	beq.n	800463e <HAL_OSPIM_Config+0x636>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004632:	4b0d      	ldr	r3, [pc, #52]	; (8004668 <HAL_OSPIM_Config+0x660>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a0c      	ldr	r2, [pc, #48]	; (8004668 <HAL_OSPIM_Config+0x660>)
 8004638:	f043 0301 	orr.w	r3, r3, #1
 800463c:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800463e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004642:	f003 0302 	and.w	r3, r3, #2
 8004646:	2b00      	cmp	r3, #0
 8004648:	d005      	beq.n	8004656 <HAL_OSPIM_Config+0x64e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800464a:	4b08      	ldr	r3, [pc, #32]	; (800466c <HAL_OSPIM_Config+0x664>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a07      	ldr	r2, [pc, #28]	; (800466c <HAL_OSPIM_Config+0x664>)
 8004650:	f043 0301 	orr.w	r3, r3, #1
 8004654:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8004656:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800465a:	4618      	mov	r0, r3
 800465c:	3748      	adds	r7, #72	; 0x48
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	50061c00 	.word	0x50061c00
 8004668:	a0001000 	.word	0xa0001000
 800466c:	a0001400 	.word	0xa0001400

08004670 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	60b9      	str	r1, [r7, #8]
 800467a:	603b      	str	r3, [r7, #0]
 800467c:	4613      	mov	r3, r2
 800467e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004680:	e01a      	b.n	80046b8 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004688:	d016      	beq.n	80046b8 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800468a:	f7fd feb5 	bl	80023f8 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	429a      	cmp	r2, r3
 8004698:	d302      	bcc.n	80046a0 <OSPI_WaitFlagStateUntilTimeout+0x30>
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d10b      	bne.n	80046b8 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046a6:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046ac:	f043 0201 	orr.w	r2, r3, #1
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e00e      	b.n	80046d6 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	6a1a      	ldr	r2, [r3, #32]
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	4013      	ands	r3, r2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	bf14      	ite	ne
 80046c6:	2301      	movne	r3, #1
 80046c8:	2300      	moveq	r3, #0
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	461a      	mov	r2, r3
 80046ce:	79fb      	ldrb	r3, [r7, #7]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d1d6      	bne.n	8004682 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
	...

080046e0 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	4603      	mov	r3, r0
 80046e8:	6039      	str	r1, [r7, #0]
 80046ea:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80046ec:	2300      	movs	r3, #0
 80046ee:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 80046f0:	2300      	movs	r3, #0
 80046f2:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 80046f4:	79fb      	ldrb	r3, [r7, #7]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d005      	beq.n	8004706 <OSPIM_GetConfig+0x26>
 80046fa:	79fb      	ldrb	r3, [r7, #7]
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d802      	bhi.n	8004706 <OSPIM_GetConfig+0x26>
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d102      	bne.n	800470c <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	75fb      	strb	r3, [r7, #23]
 800470a:	e08e      	b.n	800482a <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	2200      	movs	r2, #0
 8004710:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2200      	movs	r2, #0
 8004716:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	2200      	movs	r2, #0
 800471c:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	2200      	movs	r2, #0
 8004722:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	2200      	movs	r2, #0
 8004728:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800472a:	79fb      	ldrb	r3, [r7, #7]
 800472c:	2b02      	cmp	r3, #2
 800472e:	d101      	bne.n	8004734 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8004730:	4b41      	ldr	r3, [pc, #260]	; (8004838 <OSPIM_GetConfig+0x158>)
 8004732:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004734:	2300      	movs	r3, #0
 8004736:	60fb      	str	r3, [r7, #12]
 8004738:	e074      	b.n	8004824 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 800473a:	4a40      	ldr	r2, [pc, #256]	; (800483c <OSPIM_GetConfig+0x15c>)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	4413      	add	r3, r2
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	f003 0301 	and.w	r3, r3, #1
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00a      	beq.n	8004766 <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8004750:	68ba      	ldr	r2, [r7, #8]
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	4053      	eors	r3, r2
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d103      	bne.n	8004766 <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	1c5a      	adds	r2, r3, #1
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	f003 0310 	and.w	r3, r3, #16
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00a      	beq.n	8004786 <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8004770:	68ba      	ldr	r2, [r7, #8]
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	4053      	eors	r3, r2
 8004776:	f003 0320 	and.w	r3, r3, #32
 800477a:	2b00      	cmp	r3, #0
 800477c:	d103      	bne.n	8004786 <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	1c5a      	adds	r2, r3, #1
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800478c:	2b00      	cmp	r3, #0
 800478e:	d00a      	beq.n	80047a6 <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	4053      	eors	r3, r2
 8004796:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800479a:	2b00      	cmp	r3, #0
 800479c:	d103      	bne.n	80047a6 <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	1c5a      	adds	r2, r3, #1
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d018      	beq.n	80047e2 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 80047b0:	68ba      	ldr	r2, [r7, #8]
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	4053      	eors	r3, r2
 80047b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d111      	bne.n	80047e2 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d106      	bne.n	80047d6 <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	3301      	adds	r3, #1
 80047cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	60da      	str	r2, [r3, #12]
 80047d4:	e005      	b.n	80047e2 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	3301      	adds	r3, #1
 80047da:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d018      	beq.n	800481e <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 80047ec:	68ba      	ldr	r2, [r7, #8]
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	4053      	eors	r3, r2
 80047f2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d111      	bne.n	800481e <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d106      	bne.n	8004812 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	3301      	adds	r3, #1
 8004808:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	611a      	str	r2, [r3, #16]
 8004810:	e005      	b.n	800481e <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	3301      	adds	r3, #1
 8004816:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	3301      	adds	r3, #1
 8004822:	60fb      	str	r3, [r7, #12]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2b01      	cmp	r3, #1
 8004828:	d987      	bls.n	800473a <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 800482a:	7dfb      	ldrb	r3, [r7, #23]
}
 800482c:	4618      	mov	r0, r3
 800482e:	371c      	adds	r7, #28
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr
 8004838:	04040222 	.word	0x04040222
 800483c:	50061c00 	.word	0x50061c00

08004840 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004840:	b480      	push	{r7}
 8004842:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004844:	4b05      	ldr	r3, [pc, #20]	; (800485c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a04      	ldr	r2, [pc, #16]	; (800485c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800484a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800484e:	6013      	str	r3, [r2, #0]
}
 8004850:	bf00      	nop
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop
 800485c:	40007000 	.word	0x40007000

08004860 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004860:	b480      	push	{r7}
 8004862:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004864:	4b0d      	ldr	r3, [pc, #52]	; (800489c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800486c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004870:	d102      	bne.n	8004878 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004872:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004876:	e00b      	b.n	8004890 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004878:	4b08      	ldr	r3, [pc, #32]	; (800489c <HAL_PWREx_GetVoltageRange+0x3c>)
 800487a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800487e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004882:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004886:	d102      	bne.n	800488e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004888:	f44f 7300 	mov.w	r3, #512	; 0x200
 800488c:	e000      	b.n	8004890 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800488e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004890:	4618      	mov	r0, r3
 8004892:	46bd      	mov	sp, r7
 8004894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004898:	4770      	bx	lr
 800489a:	bf00      	nop
 800489c:	40007000 	.word	0x40007000

080048a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d141      	bne.n	8004932 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80048ae:	4b4b      	ldr	r3, [pc, #300]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80048b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048ba:	d131      	bne.n	8004920 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80048bc:	4b47      	ldr	r3, [pc, #284]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80048c2:	4a46      	ldr	r2, [pc, #280]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80048cc:	4b43      	ldr	r3, [pc, #268]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80048d4:	4a41      	ldr	r2, [pc, #260]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80048dc:	4b40      	ldr	r3, [pc, #256]	; (80049e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2232      	movs	r2, #50	; 0x32
 80048e2:	fb02 f303 	mul.w	r3, r2, r3
 80048e6:	4a3f      	ldr	r2, [pc, #252]	; (80049e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80048e8:	fba2 2303 	umull	r2, r3, r2, r3
 80048ec:	0c9b      	lsrs	r3, r3, #18
 80048ee:	3301      	adds	r3, #1
 80048f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048f2:	e002      	b.n	80048fa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	3b01      	subs	r3, #1
 80048f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048fa:	4b38      	ldr	r3, [pc, #224]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048fc:	695b      	ldr	r3, [r3, #20]
 80048fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004902:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004906:	d102      	bne.n	800490e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1f2      	bne.n	80048f4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800490e:	4b33      	ldr	r3, [pc, #204]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004916:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800491a:	d158      	bne.n	80049ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e057      	b.n	80049d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004920:	4b2e      	ldr	r3, [pc, #184]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004922:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004926:	4a2d      	ldr	r2, [pc, #180]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004928:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800492c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004930:	e04d      	b.n	80049ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004938:	d141      	bne.n	80049be <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800493a:	4b28      	ldr	r3, [pc, #160]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004942:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004946:	d131      	bne.n	80049ac <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004948:	4b24      	ldr	r3, [pc, #144]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800494a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800494e:	4a23      	ldr	r2, [pc, #140]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004950:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004954:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004958:	4b20      	ldr	r3, [pc, #128]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004960:	4a1e      	ldr	r2, [pc, #120]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004962:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004966:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004968:	4b1d      	ldr	r3, [pc, #116]	; (80049e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2232      	movs	r2, #50	; 0x32
 800496e:	fb02 f303 	mul.w	r3, r2, r3
 8004972:	4a1c      	ldr	r2, [pc, #112]	; (80049e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004974:	fba2 2303 	umull	r2, r3, r2, r3
 8004978:	0c9b      	lsrs	r3, r3, #18
 800497a:	3301      	adds	r3, #1
 800497c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800497e:	e002      	b.n	8004986 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	3b01      	subs	r3, #1
 8004984:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004986:	4b15      	ldr	r3, [pc, #84]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004988:	695b      	ldr	r3, [r3, #20]
 800498a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800498e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004992:	d102      	bne.n	800499a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1f2      	bne.n	8004980 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800499a:	4b10      	ldr	r3, [pc, #64]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800499c:	695b      	ldr	r3, [r3, #20]
 800499e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049a6:	d112      	bne.n	80049ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e011      	b.n	80049d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80049ac:	4b0b      	ldr	r3, [pc, #44]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80049b2:	4a0a      	ldr	r2, [pc, #40]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80049bc:	e007      	b.n	80049ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80049be:	4b07      	ldr	r3, [pc, #28]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80049c6:	4a05      	ldr	r2, [pc, #20]	; (80049dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049c8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049cc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3714      	adds	r7, #20
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr
 80049dc:	40007000 	.word	0x40007000
 80049e0:	20000000 	.word	0x20000000
 80049e4:	431bde83 	.word	0x431bde83

080049e8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b088      	sub	sp, #32
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d102      	bne.n	80049fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	f000 bc08 	b.w	800520c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049fc:	4b96      	ldr	r3, [pc, #600]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f003 030c 	and.w	r3, r3, #12
 8004a04:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a06:	4b94      	ldr	r3, [pc, #592]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	f003 0303 	and.w	r3, r3, #3
 8004a0e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0310 	and.w	r3, r3, #16
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	f000 80e4 	beq.w	8004be6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a1e:	69bb      	ldr	r3, [r7, #24]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d007      	beq.n	8004a34 <HAL_RCC_OscConfig+0x4c>
 8004a24:	69bb      	ldr	r3, [r7, #24]
 8004a26:	2b0c      	cmp	r3, #12
 8004a28:	f040 808b 	bne.w	8004b42 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	f040 8087 	bne.w	8004b42 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a34:	4b88      	ldr	r3, [pc, #544]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d005      	beq.n	8004a4c <HAL_RCC_OscConfig+0x64>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	699b      	ldr	r3, [r3, #24]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d101      	bne.n	8004a4c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e3df      	b.n	800520c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a1a      	ldr	r2, [r3, #32]
 8004a50:	4b81      	ldr	r3, [pc, #516]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0308 	and.w	r3, r3, #8
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d004      	beq.n	8004a66 <HAL_RCC_OscConfig+0x7e>
 8004a5c:	4b7e      	ldr	r3, [pc, #504]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a64:	e005      	b.n	8004a72 <HAL_RCC_OscConfig+0x8a>
 8004a66:	4b7c      	ldr	r3, [pc, #496]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004a68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a6c:	091b      	lsrs	r3, r3, #4
 8004a6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d223      	bcs.n	8004abe <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6a1b      	ldr	r3, [r3, #32]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f000 fdcc 	bl	8005618 <RCC_SetFlashLatencyFromMSIRange>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d001      	beq.n	8004a8a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e3c0      	b.n	800520c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a8a:	4b73      	ldr	r3, [pc, #460]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a72      	ldr	r2, [pc, #456]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004a90:	f043 0308 	orr.w	r3, r3, #8
 8004a94:	6013      	str	r3, [r2, #0]
 8004a96:	4b70      	ldr	r3, [pc, #448]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	496d      	ldr	r1, [pc, #436]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004aa8:	4b6b      	ldr	r3, [pc, #428]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	69db      	ldr	r3, [r3, #28]
 8004ab4:	021b      	lsls	r3, r3, #8
 8004ab6:	4968      	ldr	r1, [pc, #416]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	604b      	str	r3, [r1, #4]
 8004abc:	e025      	b.n	8004b0a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004abe:	4b66      	ldr	r3, [pc, #408]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a65      	ldr	r2, [pc, #404]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004ac4:	f043 0308 	orr.w	r3, r3, #8
 8004ac8:	6013      	str	r3, [r2, #0]
 8004aca:	4b63      	ldr	r3, [pc, #396]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a1b      	ldr	r3, [r3, #32]
 8004ad6:	4960      	ldr	r1, [pc, #384]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004adc:	4b5e      	ldr	r3, [pc, #376]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	69db      	ldr	r3, [r3, #28]
 8004ae8:	021b      	lsls	r3, r3, #8
 8004aea:	495b      	ldr	r1, [pc, #364]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004af0:	69bb      	ldr	r3, [r7, #24]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d109      	bne.n	8004b0a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 fd8c 	bl	8005618 <RCC_SetFlashLatencyFromMSIRange>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d001      	beq.n	8004b0a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e380      	b.n	800520c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b0a:	f000 fcc1 	bl	8005490 <HAL_RCC_GetSysClockFreq>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	4b51      	ldr	r3, [pc, #324]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	091b      	lsrs	r3, r3, #4
 8004b16:	f003 030f 	and.w	r3, r3, #15
 8004b1a:	4950      	ldr	r1, [pc, #320]	; (8004c5c <HAL_RCC_OscConfig+0x274>)
 8004b1c:	5ccb      	ldrb	r3, [r1, r3]
 8004b1e:	f003 031f 	and.w	r3, r3, #31
 8004b22:	fa22 f303 	lsr.w	r3, r2, r3
 8004b26:	4a4e      	ldr	r2, [pc, #312]	; (8004c60 <HAL_RCC_OscConfig+0x278>)
 8004b28:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004b2a:	4b4e      	ldr	r3, [pc, #312]	; (8004c64 <HAL_RCC_OscConfig+0x27c>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f7fd fc12 	bl	8002358 <HAL_InitTick>
 8004b34:	4603      	mov	r3, r0
 8004b36:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004b38:	7bfb      	ldrb	r3, [r7, #15]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d052      	beq.n	8004be4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004b3e:	7bfb      	ldrb	r3, [r7, #15]
 8004b40:	e364      	b.n	800520c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d032      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004b4a:	4b43      	ldr	r3, [pc, #268]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a42      	ldr	r2, [pc, #264]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004b50:	f043 0301 	orr.w	r3, r3, #1
 8004b54:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b56:	f7fd fc4f 	bl	80023f8 <HAL_GetTick>
 8004b5a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b5c:	e008      	b.n	8004b70 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b5e:	f7fd fc4b 	bl	80023f8 <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d901      	bls.n	8004b70 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e34d      	b.n	800520c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b70:	4b39      	ldr	r3, [pc, #228]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0302 	and.w	r3, r3, #2
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d0f0      	beq.n	8004b5e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b7c:	4b36      	ldr	r3, [pc, #216]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a35      	ldr	r2, [pc, #212]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004b82:	f043 0308 	orr.w	r3, r3, #8
 8004b86:	6013      	str	r3, [r2, #0]
 8004b88:	4b33      	ldr	r3, [pc, #204]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6a1b      	ldr	r3, [r3, #32]
 8004b94:	4930      	ldr	r1, [pc, #192]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004b96:	4313      	orrs	r3, r2
 8004b98:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b9a:	4b2f      	ldr	r3, [pc, #188]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	69db      	ldr	r3, [r3, #28]
 8004ba6:	021b      	lsls	r3, r3, #8
 8004ba8:	492b      	ldr	r1, [pc, #172]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	604b      	str	r3, [r1, #4]
 8004bae:	e01a      	b.n	8004be6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004bb0:	4b29      	ldr	r3, [pc, #164]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a28      	ldr	r2, [pc, #160]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004bb6:	f023 0301 	bic.w	r3, r3, #1
 8004bba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004bbc:	f7fd fc1c 	bl	80023f8 <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004bc2:	e008      	b.n	8004bd6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004bc4:	f7fd fc18 	bl	80023f8 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e31a      	b.n	800520c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004bd6:	4b20      	ldr	r3, [pc, #128]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1f0      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x1dc>
 8004be2:	e000      	b.n	8004be6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004be4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d073      	beq.n	8004cda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	2b08      	cmp	r3, #8
 8004bf6:	d005      	beq.n	8004c04 <HAL_RCC_OscConfig+0x21c>
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	2b0c      	cmp	r3, #12
 8004bfc:	d10e      	bne.n	8004c1c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	2b03      	cmp	r3, #3
 8004c02:	d10b      	bne.n	8004c1c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c04:	4b14      	ldr	r3, [pc, #80]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d063      	beq.n	8004cd8 <HAL_RCC_OscConfig+0x2f0>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d15f      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e2f7      	b.n	800520c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c24:	d106      	bne.n	8004c34 <HAL_RCC_OscConfig+0x24c>
 8004c26:	4b0c      	ldr	r3, [pc, #48]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a0b      	ldr	r2, [pc, #44]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004c2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c30:	6013      	str	r3, [r2, #0]
 8004c32:	e025      	b.n	8004c80 <HAL_RCC_OscConfig+0x298>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c3c:	d114      	bne.n	8004c68 <HAL_RCC_OscConfig+0x280>
 8004c3e:	4b06      	ldr	r3, [pc, #24]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a05      	ldr	r2, [pc, #20]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004c44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c48:	6013      	str	r3, [r2, #0]
 8004c4a:	4b03      	ldr	r3, [pc, #12]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a02      	ldr	r2, [pc, #8]	; (8004c58 <HAL_RCC_OscConfig+0x270>)
 8004c50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c54:	6013      	str	r3, [r2, #0]
 8004c56:	e013      	b.n	8004c80 <HAL_RCC_OscConfig+0x298>
 8004c58:	40021000 	.word	0x40021000
 8004c5c:	08009b94 	.word	0x08009b94
 8004c60:	20000000 	.word	0x20000000
 8004c64:	20000004 	.word	0x20000004
 8004c68:	4ba0      	ldr	r3, [pc, #640]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a9f      	ldr	r2, [pc, #636]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004c6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c72:	6013      	str	r3, [r2, #0]
 8004c74:	4b9d      	ldr	r3, [pc, #628]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a9c      	ldr	r2, [pc, #624]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004c7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d013      	beq.n	8004cb0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c88:	f7fd fbb6 	bl	80023f8 <HAL_GetTick>
 8004c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c8e:	e008      	b.n	8004ca2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c90:	f7fd fbb2 	bl	80023f8 <HAL_GetTick>
 8004c94:	4602      	mov	r2, r0
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	2b64      	cmp	r3, #100	; 0x64
 8004c9c:	d901      	bls.n	8004ca2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e2b4      	b.n	800520c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ca2:	4b92      	ldr	r3, [pc, #584]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d0f0      	beq.n	8004c90 <HAL_RCC_OscConfig+0x2a8>
 8004cae:	e014      	b.n	8004cda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb0:	f7fd fba2 	bl	80023f8 <HAL_GetTick>
 8004cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004cb6:	e008      	b.n	8004cca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cb8:	f7fd fb9e 	bl	80023f8 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	2b64      	cmp	r3, #100	; 0x64
 8004cc4:	d901      	bls.n	8004cca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e2a0      	b.n	800520c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004cca:	4b88      	ldr	r3, [pc, #544]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1f0      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x2d0>
 8004cd6:	e000      	b.n	8004cda <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d060      	beq.n	8004da8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	2b04      	cmp	r3, #4
 8004cea:	d005      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x310>
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	2b0c      	cmp	r3, #12
 8004cf0:	d119      	bne.n	8004d26 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d116      	bne.n	8004d26 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cf8:	4b7c      	ldr	r3, [pc, #496]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d005      	beq.n	8004d10 <HAL_RCC_OscConfig+0x328>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d101      	bne.n	8004d10 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e27d      	b.n	800520c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d10:	4b76      	ldr	r3, [pc, #472]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	061b      	lsls	r3, r3, #24
 8004d1e:	4973      	ldr	r1, [pc, #460]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004d20:	4313      	orrs	r3, r2
 8004d22:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d24:	e040      	b.n	8004da8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d023      	beq.n	8004d76 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d2e:	4b6f      	ldr	r3, [pc, #444]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a6e      	ldr	r2, [pc, #440]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004d34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d3a:	f7fd fb5d 	bl	80023f8 <HAL_GetTick>
 8004d3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d40:	e008      	b.n	8004d54 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d42:	f7fd fb59 	bl	80023f8 <HAL_GetTick>
 8004d46:	4602      	mov	r2, r0
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d901      	bls.n	8004d54 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e25b      	b.n	800520c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d54:	4b65      	ldr	r3, [pc, #404]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d0f0      	beq.n	8004d42 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d60:	4b62      	ldr	r3, [pc, #392]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	691b      	ldr	r3, [r3, #16]
 8004d6c:	061b      	lsls	r3, r3, #24
 8004d6e:	495f      	ldr	r1, [pc, #380]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	604b      	str	r3, [r1, #4]
 8004d74:	e018      	b.n	8004da8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d76:	4b5d      	ldr	r3, [pc, #372]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a5c      	ldr	r2, [pc, #368]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004d7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d82:	f7fd fb39 	bl	80023f8 <HAL_GetTick>
 8004d86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d88:	e008      	b.n	8004d9c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d8a:	f7fd fb35 	bl	80023f8 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d901      	bls.n	8004d9c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e237      	b.n	800520c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d9c:	4b53      	ldr	r3, [pc, #332]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1f0      	bne.n	8004d8a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0308 	and.w	r3, r3, #8
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d03c      	beq.n	8004e2e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	695b      	ldr	r3, [r3, #20]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d01c      	beq.n	8004df6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dbc:	4b4b      	ldr	r3, [pc, #300]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004dbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dc2:	4a4a      	ldr	r2, [pc, #296]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004dc4:	f043 0301 	orr.w	r3, r3, #1
 8004dc8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dcc:	f7fd fb14 	bl	80023f8 <HAL_GetTick>
 8004dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004dd2:	e008      	b.n	8004de6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dd4:	f7fd fb10 	bl	80023f8 <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	d901      	bls.n	8004de6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	e212      	b.n	800520c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004de6:	4b41      	ldr	r3, [pc, #260]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004de8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dec:	f003 0302 	and.w	r3, r3, #2
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d0ef      	beq.n	8004dd4 <HAL_RCC_OscConfig+0x3ec>
 8004df4:	e01b      	b.n	8004e2e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004df6:	4b3d      	ldr	r3, [pc, #244]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004df8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dfc:	4a3b      	ldr	r2, [pc, #236]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004dfe:	f023 0301 	bic.w	r3, r3, #1
 8004e02:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e06:	f7fd faf7 	bl	80023f8 <HAL_GetTick>
 8004e0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e0c:	e008      	b.n	8004e20 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e0e:	f7fd faf3 	bl	80023f8 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d901      	bls.n	8004e20 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e1f5      	b.n	800520c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e20:	4b32      	ldr	r3, [pc, #200]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004e22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1ef      	bne.n	8004e0e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0304 	and.w	r3, r3, #4
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	f000 80a6 	beq.w	8004f88 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004e40:	4b2a      	ldr	r3, [pc, #168]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d10d      	bne.n	8004e68 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e4c:	4b27      	ldr	r3, [pc, #156]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004e4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e50:	4a26      	ldr	r2, [pc, #152]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004e52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e56:	6593      	str	r3, [r2, #88]	; 0x58
 8004e58:	4b24      	ldr	r3, [pc, #144]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004e5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e60:	60bb      	str	r3, [r7, #8]
 8004e62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e64:	2301      	movs	r3, #1
 8004e66:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e68:	4b21      	ldr	r3, [pc, #132]	; (8004ef0 <HAL_RCC_OscConfig+0x508>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d118      	bne.n	8004ea6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e74:	4b1e      	ldr	r3, [pc, #120]	; (8004ef0 <HAL_RCC_OscConfig+0x508>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a1d      	ldr	r2, [pc, #116]	; (8004ef0 <HAL_RCC_OscConfig+0x508>)
 8004e7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e7e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e80:	f7fd faba 	bl	80023f8 <HAL_GetTick>
 8004e84:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e86:	e008      	b.n	8004e9a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e88:	f7fd fab6 	bl	80023f8 <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d901      	bls.n	8004e9a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e1b8      	b.n	800520c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e9a:	4b15      	ldr	r3, [pc, #84]	; (8004ef0 <HAL_RCC_OscConfig+0x508>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d0f0      	beq.n	8004e88 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d108      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x4d8>
 8004eae:	4b0f      	ldr	r3, [pc, #60]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eb4:	4a0d      	ldr	r2, [pc, #52]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004eb6:	f043 0301 	orr.w	r3, r3, #1
 8004eba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ebe:	e029      	b.n	8004f14 <HAL_RCC_OscConfig+0x52c>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	2b05      	cmp	r3, #5
 8004ec6:	d115      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x50c>
 8004ec8:	4b08      	ldr	r3, [pc, #32]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ece:	4a07      	ldr	r2, [pc, #28]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004ed0:	f043 0304 	orr.w	r3, r3, #4
 8004ed4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ed8:	4b04      	ldr	r3, [pc, #16]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ede:	4a03      	ldr	r2, [pc, #12]	; (8004eec <HAL_RCC_OscConfig+0x504>)
 8004ee0:	f043 0301 	orr.w	r3, r3, #1
 8004ee4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ee8:	e014      	b.n	8004f14 <HAL_RCC_OscConfig+0x52c>
 8004eea:	bf00      	nop
 8004eec:	40021000 	.word	0x40021000
 8004ef0:	40007000 	.word	0x40007000
 8004ef4:	4b9d      	ldr	r3, [pc, #628]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8004ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004efa:	4a9c      	ldr	r2, [pc, #624]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8004efc:	f023 0301 	bic.w	r3, r3, #1
 8004f00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f04:	4b99      	ldr	r3, [pc, #612]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8004f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f0a:	4a98      	ldr	r2, [pc, #608]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8004f0c:	f023 0304 	bic.w	r3, r3, #4
 8004f10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d016      	beq.n	8004f4a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f1c:	f7fd fa6c 	bl	80023f8 <HAL_GetTick>
 8004f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f22:	e00a      	b.n	8004f3a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f24:	f7fd fa68 	bl	80023f8 <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d901      	bls.n	8004f3a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e168      	b.n	800520c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f3a:	4b8c      	ldr	r3, [pc, #560]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8004f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f40:	f003 0302 	and.w	r3, r3, #2
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d0ed      	beq.n	8004f24 <HAL_RCC_OscConfig+0x53c>
 8004f48:	e015      	b.n	8004f76 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f4a:	f7fd fa55 	bl	80023f8 <HAL_GetTick>
 8004f4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f50:	e00a      	b.n	8004f68 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f52:	f7fd fa51 	bl	80023f8 <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d901      	bls.n	8004f68 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	e151      	b.n	800520c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f68:	4b80      	ldr	r3, [pc, #512]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8004f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f6e:	f003 0302 	and.w	r3, r3, #2
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d1ed      	bne.n	8004f52 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f76:	7ffb      	ldrb	r3, [r7, #31]
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d105      	bne.n	8004f88 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f7c:	4b7b      	ldr	r3, [pc, #492]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8004f7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f80:	4a7a      	ldr	r2, [pc, #488]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8004f82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f86:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 0320 	and.w	r3, r3, #32
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d03c      	beq.n	800500e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d01c      	beq.n	8004fd6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004f9c:	4b73      	ldr	r3, [pc, #460]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8004f9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004fa2:	4a72      	ldr	r2, [pc, #456]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8004fa4:	f043 0301 	orr.w	r3, r3, #1
 8004fa8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fac:	f7fd fa24 	bl	80023f8 <HAL_GetTick>
 8004fb0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004fb2:	e008      	b.n	8004fc6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004fb4:	f7fd fa20 	bl	80023f8 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d901      	bls.n	8004fc6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e122      	b.n	800520c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004fc6:	4b69      	ldr	r3, [pc, #420]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8004fc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004fcc:	f003 0302 	and.w	r3, r3, #2
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d0ef      	beq.n	8004fb4 <HAL_RCC_OscConfig+0x5cc>
 8004fd4:	e01b      	b.n	800500e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004fd6:	4b65      	ldr	r3, [pc, #404]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8004fd8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004fdc:	4a63      	ldr	r2, [pc, #396]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8004fde:	f023 0301 	bic.w	r3, r3, #1
 8004fe2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fe6:	f7fd fa07 	bl	80023f8 <HAL_GetTick>
 8004fea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004fec:	e008      	b.n	8005000 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004fee:	f7fd fa03 	bl	80023f8 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d901      	bls.n	8005000 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e105      	b.n	800520c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005000:	4b5a      	ldr	r3, [pc, #360]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8005002:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1ef      	bne.n	8004fee <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005012:	2b00      	cmp	r3, #0
 8005014:	f000 80f9 	beq.w	800520a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501c:	2b02      	cmp	r3, #2
 800501e:	f040 80cf 	bne.w	80051c0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005022:	4b52      	ldr	r3, [pc, #328]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	f003 0203 	and.w	r2, r3, #3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005032:	429a      	cmp	r2, r3
 8005034:	d12c      	bne.n	8005090 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005040:	3b01      	subs	r3, #1
 8005042:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005044:	429a      	cmp	r2, r3
 8005046:	d123      	bne.n	8005090 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005052:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005054:	429a      	cmp	r2, r3
 8005056:	d11b      	bne.n	8005090 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005062:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005064:	429a      	cmp	r2, r3
 8005066:	d113      	bne.n	8005090 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005072:	085b      	lsrs	r3, r3, #1
 8005074:	3b01      	subs	r3, #1
 8005076:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005078:	429a      	cmp	r2, r3
 800507a:	d109      	bne.n	8005090 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005086:	085b      	lsrs	r3, r3, #1
 8005088:	3b01      	subs	r3, #1
 800508a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800508c:	429a      	cmp	r2, r3
 800508e:	d071      	beq.n	8005174 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	2b0c      	cmp	r3, #12
 8005094:	d068      	beq.n	8005168 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005096:	4b35      	ldr	r3, [pc, #212]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d105      	bne.n	80050ae <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80050a2:	4b32      	ldr	r3, [pc, #200]	; (800516c <HAL_RCC_OscConfig+0x784>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d001      	beq.n	80050b2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e0ac      	b.n	800520c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80050b2:	4b2e      	ldr	r3, [pc, #184]	; (800516c <HAL_RCC_OscConfig+0x784>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a2d      	ldr	r2, [pc, #180]	; (800516c <HAL_RCC_OscConfig+0x784>)
 80050b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050bc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80050be:	f7fd f99b 	bl	80023f8 <HAL_GetTick>
 80050c2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050c4:	e008      	b.n	80050d8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050c6:	f7fd f997 	bl	80023f8 <HAL_GetTick>
 80050ca:	4602      	mov	r2, r0
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d901      	bls.n	80050d8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e099      	b.n	800520c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050d8:	4b24      	ldr	r3, [pc, #144]	; (800516c <HAL_RCC_OscConfig+0x784>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d1f0      	bne.n	80050c6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050e4:	4b21      	ldr	r3, [pc, #132]	; (800516c <HAL_RCC_OscConfig+0x784>)
 80050e6:	68da      	ldr	r2, [r3, #12]
 80050e8:	4b21      	ldr	r3, [pc, #132]	; (8005170 <HAL_RCC_OscConfig+0x788>)
 80050ea:	4013      	ands	r3, r2
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80050f4:	3a01      	subs	r2, #1
 80050f6:	0112      	lsls	r2, r2, #4
 80050f8:	4311      	orrs	r1, r2
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80050fe:	0212      	lsls	r2, r2, #8
 8005100:	4311      	orrs	r1, r2
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005106:	0852      	lsrs	r2, r2, #1
 8005108:	3a01      	subs	r2, #1
 800510a:	0552      	lsls	r2, r2, #21
 800510c:	4311      	orrs	r1, r2
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005112:	0852      	lsrs	r2, r2, #1
 8005114:	3a01      	subs	r2, #1
 8005116:	0652      	lsls	r2, r2, #25
 8005118:	4311      	orrs	r1, r2
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800511e:	06d2      	lsls	r2, r2, #27
 8005120:	430a      	orrs	r2, r1
 8005122:	4912      	ldr	r1, [pc, #72]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8005124:	4313      	orrs	r3, r2
 8005126:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005128:	4b10      	ldr	r3, [pc, #64]	; (800516c <HAL_RCC_OscConfig+0x784>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a0f      	ldr	r2, [pc, #60]	; (800516c <HAL_RCC_OscConfig+0x784>)
 800512e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005132:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005134:	4b0d      	ldr	r3, [pc, #52]	; (800516c <HAL_RCC_OscConfig+0x784>)
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	4a0c      	ldr	r2, [pc, #48]	; (800516c <HAL_RCC_OscConfig+0x784>)
 800513a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800513e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005140:	f7fd f95a 	bl	80023f8 <HAL_GetTick>
 8005144:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005146:	e008      	b.n	800515a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005148:	f7fd f956 	bl	80023f8 <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	2b02      	cmp	r3, #2
 8005154:	d901      	bls.n	800515a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e058      	b.n	800520c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800515a:	4b04      	ldr	r3, [pc, #16]	; (800516c <HAL_RCC_OscConfig+0x784>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d0f0      	beq.n	8005148 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005166:	e050      	b.n	800520a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e04f      	b.n	800520c <HAL_RCC_OscConfig+0x824>
 800516c:	40021000 	.word	0x40021000
 8005170:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005174:	4b27      	ldr	r3, [pc, #156]	; (8005214 <HAL_RCC_OscConfig+0x82c>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800517c:	2b00      	cmp	r3, #0
 800517e:	d144      	bne.n	800520a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005180:	4b24      	ldr	r3, [pc, #144]	; (8005214 <HAL_RCC_OscConfig+0x82c>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a23      	ldr	r2, [pc, #140]	; (8005214 <HAL_RCC_OscConfig+0x82c>)
 8005186:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800518a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800518c:	4b21      	ldr	r3, [pc, #132]	; (8005214 <HAL_RCC_OscConfig+0x82c>)
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	4a20      	ldr	r2, [pc, #128]	; (8005214 <HAL_RCC_OscConfig+0x82c>)
 8005192:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005196:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005198:	f7fd f92e 	bl	80023f8 <HAL_GetTick>
 800519c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800519e:	e008      	b.n	80051b2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051a0:	f7fd f92a 	bl	80023f8 <HAL_GetTick>
 80051a4:	4602      	mov	r2, r0
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d901      	bls.n	80051b2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e02c      	b.n	800520c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051b2:	4b18      	ldr	r3, [pc, #96]	; (8005214 <HAL_RCC_OscConfig+0x82c>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d0f0      	beq.n	80051a0 <HAL_RCC_OscConfig+0x7b8>
 80051be:	e024      	b.n	800520a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	2b0c      	cmp	r3, #12
 80051c4:	d01f      	beq.n	8005206 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051c6:	4b13      	ldr	r3, [pc, #76]	; (8005214 <HAL_RCC_OscConfig+0x82c>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a12      	ldr	r2, [pc, #72]	; (8005214 <HAL_RCC_OscConfig+0x82c>)
 80051cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80051d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d2:	f7fd f911 	bl	80023f8 <HAL_GetTick>
 80051d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051d8:	e008      	b.n	80051ec <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051da:	f7fd f90d 	bl	80023f8 <HAL_GetTick>
 80051de:	4602      	mov	r2, r0
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d901      	bls.n	80051ec <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80051e8:	2303      	movs	r3, #3
 80051ea:	e00f      	b.n	800520c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051ec:	4b09      	ldr	r3, [pc, #36]	; (8005214 <HAL_RCC_OscConfig+0x82c>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d1f0      	bne.n	80051da <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80051f8:	4b06      	ldr	r3, [pc, #24]	; (8005214 <HAL_RCC_OscConfig+0x82c>)
 80051fa:	68da      	ldr	r2, [r3, #12]
 80051fc:	4905      	ldr	r1, [pc, #20]	; (8005214 <HAL_RCC_OscConfig+0x82c>)
 80051fe:	4b06      	ldr	r3, [pc, #24]	; (8005218 <HAL_RCC_OscConfig+0x830>)
 8005200:	4013      	ands	r3, r2
 8005202:	60cb      	str	r3, [r1, #12]
 8005204:	e001      	b.n	800520a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e000      	b.n	800520c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800520a:	2300      	movs	r3, #0
}
 800520c:	4618      	mov	r0, r3
 800520e:	3720      	adds	r7, #32
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}
 8005214:	40021000 	.word	0x40021000
 8005218:	feeefffc 	.word	0xfeeefffc

0800521c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b086      	sub	sp, #24
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005226:	2300      	movs	r3, #0
 8005228:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d101      	bne.n	8005234 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e11d      	b.n	8005470 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005234:	4b90      	ldr	r3, [pc, #576]	; (8005478 <HAL_RCC_ClockConfig+0x25c>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 030f 	and.w	r3, r3, #15
 800523c:	683a      	ldr	r2, [r7, #0]
 800523e:	429a      	cmp	r2, r3
 8005240:	d910      	bls.n	8005264 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005242:	4b8d      	ldr	r3, [pc, #564]	; (8005478 <HAL_RCC_ClockConfig+0x25c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f023 020f 	bic.w	r2, r3, #15
 800524a:	498b      	ldr	r1, [pc, #556]	; (8005478 <HAL_RCC_ClockConfig+0x25c>)
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	4313      	orrs	r3, r2
 8005250:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005252:	4b89      	ldr	r3, [pc, #548]	; (8005478 <HAL_RCC_ClockConfig+0x25c>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 030f 	and.w	r3, r3, #15
 800525a:	683a      	ldr	r2, [r7, #0]
 800525c:	429a      	cmp	r2, r3
 800525e:	d001      	beq.n	8005264 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e105      	b.n	8005470 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0302 	and.w	r3, r3, #2
 800526c:	2b00      	cmp	r3, #0
 800526e:	d010      	beq.n	8005292 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	689a      	ldr	r2, [r3, #8]
 8005274:	4b81      	ldr	r3, [pc, #516]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800527c:	429a      	cmp	r2, r3
 800527e:	d908      	bls.n	8005292 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005280:	4b7e      	ldr	r3, [pc, #504]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	497b      	ldr	r1, [pc, #492]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 800528e:	4313      	orrs	r3, r2
 8005290:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 0301 	and.w	r3, r3, #1
 800529a:	2b00      	cmp	r3, #0
 800529c:	d079      	beq.n	8005392 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	2b03      	cmp	r3, #3
 80052a4:	d11e      	bne.n	80052e4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052a6:	4b75      	ldr	r3, [pc, #468]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e0dc      	b.n	8005470 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80052b6:	f000 fa09 	bl	80056cc <RCC_GetSysClockFreqFromPLLSource>
 80052ba:	4603      	mov	r3, r0
 80052bc:	4a70      	ldr	r2, [pc, #448]	; (8005480 <HAL_RCC_ClockConfig+0x264>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d946      	bls.n	8005350 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80052c2:	4b6e      	ldr	r3, [pc, #440]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d140      	bne.n	8005350 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80052ce:	4b6b      	ldr	r3, [pc, #428]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052d6:	4a69      	ldr	r2, [pc, #420]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 80052d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052dc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80052de:	2380      	movs	r3, #128	; 0x80
 80052e0:	617b      	str	r3, [r7, #20]
 80052e2:	e035      	b.n	8005350 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d107      	bne.n	80052fc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052ec:	4b63      	ldr	r3, [pc, #396]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d115      	bne.n	8005324 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e0b9      	b.n	8005470 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d107      	bne.n	8005314 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005304:	4b5d      	ldr	r3, [pc, #372]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0302 	and.w	r3, r3, #2
 800530c:	2b00      	cmp	r3, #0
 800530e:	d109      	bne.n	8005324 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e0ad      	b.n	8005470 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005314:	4b59      	ldr	r3, [pc, #356]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e0a5      	b.n	8005470 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005324:	f000 f8b4 	bl	8005490 <HAL_RCC_GetSysClockFreq>
 8005328:	4603      	mov	r3, r0
 800532a:	4a55      	ldr	r2, [pc, #340]	; (8005480 <HAL_RCC_ClockConfig+0x264>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d90f      	bls.n	8005350 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005330:	4b52      	ldr	r3, [pc, #328]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d109      	bne.n	8005350 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800533c:	4b4f      	ldr	r3, [pc, #316]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005344:	4a4d      	ldr	r2, [pc, #308]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 8005346:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800534a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800534c:	2380      	movs	r3, #128	; 0x80
 800534e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005350:	4b4a      	ldr	r3, [pc, #296]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	f023 0203 	bic.w	r2, r3, #3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	4947      	ldr	r1, [pc, #284]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 800535e:	4313      	orrs	r3, r2
 8005360:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005362:	f7fd f849 	bl	80023f8 <HAL_GetTick>
 8005366:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005368:	e00a      	b.n	8005380 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800536a:	f7fd f845 	bl	80023f8 <HAL_GetTick>
 800536e:	4602      	mov	r2, r0
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	1ad3      	subs	r3, r2, r3
 8005374:	f241 3288 	movw	r2, #5000	; 0x1388
 8005378:	4293      	cmp	r3, r2
 800537a:	d901      	bls.n	8005380 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800537c:	2303      	movs	r3, #3
 800537e:	e077      	b.n	8005470 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005380:	4b3e      	ldr	r3, [pc, #248]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f003 020c 	and.w	r2, r3, #12
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	429a      	cmp	r2, r3
 8005390:	d1eb      	bne.n	800536a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	2b80      	cmp	r3, #128	; 0x80
 8005396:	d105      	bne.n	80053a4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005398:	4b38      	ldr	r3, [pc, #224]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	4a37      	ldr	r2, [pc, #220]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 800539e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053a2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 0302 	and.w	r3, r3, #2
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d010      	beq.n	80053d2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	689a      	ldr	r2, [r3, #8]
 80053b4:	4b31      	ldr	r3, [pc, #196]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053bc:	429a      	cmp	r2, r3
 80053be:	d208      	bcs.n	80053d2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053c0:	4b2e      	ldr	r3, [pc, #184]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	492b      	ldr	r1, [pc, #172]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053d2:	4b29      	ldr	r3, [pc, #164]	; (8005478 <HAL_RCC_ClockConfig+0x25c>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 030f 	and.w	r3, r3, #15
 80053da:	683a      	ldr	r2, [r7, #0]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d210      	bcs.n	8005402 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053e0:	4b25      	ldr	r3, [pc, #148]	; (8005478 <HAL_RCC_ClockConfig+0x25c>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f023 020f 	bic.w	r2, r3, #15
 80053e8:	4923      	ldr	r1, [pc, #140]	; (8005478 <HAL_RCC_ClockConfig+0x25c>)
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053f0:	4b21      	ldr	r3, [pc, #132]	; (8005478 <HAL_RCC_ClockConfig+0x25c>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 030f 	and.w	r3, r3, #15
 80053f8:	683a      	ldr	r2, [r7, #0]
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d001      	beq.n	8005402 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e036      	b.n	8005470 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0304 	and.w	r3, r3, #4
 800540a:	2b00      	cmp	r3, #0
 800540c:	d008      	beq.n	8005420 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800540e:	4b1b      	ldr	r3, [pc, #108]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	4918      	ldr	r1, [pc, #96]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 800541c:	4313      	orrs	r3, r2
 800541e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0308 	and.w	r3, r3, #8
 8005428:	2b00      	cmp	r3, #0
 800542a:	d009      	beq.n	8005440 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800542c:	4b13      	ldr	r3, [pc, #76]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	691b      	ldr	r3, [r3, #16]
 8005438:	00db      	lsls	r3, r3, #3
 800543a:	4910      	ldr	r1, [pc, #64]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 800543c:	4313      	orrs	r3, r2
 800543e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005440:	f000 f826 	bl	8005490 <HAL_RCC_GetSysClockFreq>
 8005444:	4602      	mov	r2, r0
 8005446:	4b0d      	ldr	r3, [pc, #52]	; (800547c <HAL_RCC_ClockConfig+0x260>)
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	091b      	lsrs	r3, r3, #4
 800544c:	f003 030f 	and.w	r3, r3, #15
 8005450:	490c      	ldr	r1, [pc, #48]	; (8005484 <HAL_RCC_ClockConfig+0x268>)
 8005452:	5ccb      	ldrb	r3, [r1, r3]
 8005454:	f003 031f 	and.w	r3, r3, #31
 8005458:	fa22 f303 	lsr.w	r3, r2, r3
 800545c:	4a0a      	ldr	r2, [pc, #40]	; (8005488 <HAL_RCC_ClockConfig+0x26c>)
 800545e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005460:	4b0a      	ldr	r3, [pc, #40]	; (800548c <HAL_RCC_ClockConfig+0x270>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4618      	mov	r0, r3
 8005466:	f7fc ff77 	bl	8002358 <HAL_InitTick>
 800546a:	4603      	mov	r3, r0
 800546c:	73fb      	strb	r3, [r7, #15]

  return status;
 800546e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005470:	4618      	mov	r0, r3
 8005472:	3718      	adds	r7, #24
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}
 8005478:	40022000 	.word	0x40022000
 800547c:	40021000 	.word	0x40021000
 8005480:	04c4b400 	.word	0x04c4b400
 8005484:	08009b94 	.word	0x08009b94
 8005488:	20000000 	.word	0x20000000
 800548c:	20000004 	.word	0x20000004

08005490 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005490:	b480      	push	{r7}
 8005492:	b089      	sub	sp, #36	; 0x24
 8005494:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005496:	2300      	movs	r3, #0
 8005498:	61fb      	str	r3, [r7, #28]
 800549a:	2300      	movs	r3, #0
 800549c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800549e:	4b3e      	ldr	r3, [pc, #248]	; (8005598 <HAL_RCC_GetSysClockFreq+0x108>)
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f003 030c 	and.w	r3, r3, #12
 80054a6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054a8:	4b3b      	ldr	r3, [pc, #236]	; (8005598 <HAL_RCC_GetSysClockFreq+0x108>)
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	f003 0303 	and.w	r3, r3, #3
 80054b0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d005      	beq.n	80054c4 <HAL_RCC_GetSysClockFreq+0x34>
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	2b0c      	cmp	r3, #12
 80054bc:	d121      	bne.n	8005502 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d11e      	bne.n	8005502 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80054c4:	4b34      	ldr	r3, [pc, #208]	; (8005598 <HAL_RCC_GetSysClockFreq+0x108>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0308 	and.w	r3, r3, #8
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d107      	bne.n	80054e0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80054d0:	4b31      	ldr	r3, [pc, #196]	; (8005598 <HAL_RCC_GetSysClockFreq+0x108>)
 80054d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054d6:	0a1b      	lsrs	r3, r3, #8
 80054d8:	f003 030f 	and.w	r3, r3, #15
 80054dc:	61fb      	str	r3, [r7, #28]
 80054de:	e005      	b.n	80054ec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80054e0:	4b2d      	ldr	r3, [pc, #180]	; (8005598 <HAL_RCC_GetSysClockFreq+0x108>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	091b      	lsrs	r3, r3, #4
 80054e6:	f003 030f 	and.w	r3, r3, #15
 80054ea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80054ec:	4a2b      	ldr	r2, [pc, #172]	; (800559c <HAL_RCC_GetSysClockFreq+0x10c>)
 80054ee:	69fb      	ldr	r3, [r7, #28]
 80054f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054f4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d10d      	bne.n	8005518 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005500:	e00a      	b.n	8005518 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	2b04      	cmp	r3, #4
 8005506:	d102      	bne.n	800550e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005508:	4b25      	ldr	r3, [pc, #148]	; (80055a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800550a:	61bb      	str	r3, [r7, #24]
 800550c:	e004      	b.n	8005518 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	2b08      	cmp	r3, #8
 8005512:	d101      	bne.n	8005518 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005514:	4b23      	ldr	r3, [pc, #140]	; (80055a4 <HAL_RCC_GetSysClockFreq+0x114>)
 8005516:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	2b0c      	cmp	r3, #12
 800551c:	d134      	bne.n	8005588 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800551e:	4b1e      	ldr	r3, [pc, #120]	; (8005598 <HAL_RCC_GetSysClockFreq+0x108>)
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	f003 0303 	and.w	r3, r3, #3
 8005526:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	2b02      	cmp	r3, #2
 800552c:	d003      	beq.n	8005536 <HAL_RCC_GetSysClockFreq+0xa6>
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	2b03      	cmp	r3, #3
 8005532:	d003      	beq.n	800553c <HAL_RCC_GetSysClockFreq+0xac>
 8005534:	e005      	b.n	8005542 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005536:	4b1a      	ldr	r3, [pc, #104]	; (80055a0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005538:	617b      	str	r3, [r7, #20]
      break;
 800553a:	e005      	b.n	8005548 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800553c:	4b19      	ldr	r3, [pc, #100]	; (80055a4 <HAL_RCC_GetSysClockFreq+0x114>)
 800553e:	617b      	str	r3, [r7, #20]
      break;
 8005540:	e002      	b.n	8005548 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	617b      	str	r3, [r7, #20]
      break;
 8005546:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005548:	4b13      	ldr	r3, [pc, #76]	; (8005598 <HAL_RCC_GetSysClockFreq+0x108>)
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	091b      	lsrs	r3, r3, #4
 800554e:	f003 030f 	and.w	r3, r3, #15
 8005552:	3301      	adds	r3, #1
 8005554:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005556:	4b10      	ldr	r3, [pc, #64]	; (8005598 <HAL_RCC_GetSysClockFreq+0x108>)
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	0a1b      	lsrs	r3, r3, #8
 800555c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005560:	697a      	ldr	r2, [r7, #20]
 8005562:	fb03 f202 	mul.w	r2, r3, r2
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	fbb2 f3f3 	udiv	r3, r2, r3
 800556c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800556e:	4b0a      	ldr	r3, [pc, #40]	; (8005598 <HAL_RCC_GetSysClockFreq+0x108>)
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	0e5b      	lsrs	r3, r3, #25
 8005574:	f003 0303 	and.w	r3, r3, #3
 8005578:	3301      	adds	r3, #1
 800557a:	005b      	lsls	r3, r3, #1
 800557c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800557e:	697a      	ldr	r2, [r7, #20]
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	fbb2 f3f3 	udiv	r3, r2, r3
 8005586:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005588:	69bb      	ldr	r3, [r7, #24]
}
 800558a:	4618      	mov	r0, r3
 800558c:	3724      	adds	r7, #36	; 0x24
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	40021000 	.word	0x40021000
 800559c:	08009bac 	.word	0x08009bac
 80055a0:	00f42400 	.word	0x00f42400
 80055a4:	007a1200 	.word	0x007a1200

080055a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055a8:	b480      	push	{r7}
 80055aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055ac:	4b03      	ldr	r3, [pc, #12]	; (80055bc <HAL_RCC_GetHCLKFreq+0x14>)
 80055ae:	681b      	ldr	r3, [r3, #0]
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr
 80055ba:	bf00      	nop
 80055bc:	20000000 	.word	0x20000000

080055c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80055c4:	f7ff fff0 	bl	80055a8 <HAL_RCC_GetHCLKFreq>
 80055c8:	4602      	mov	r2, r0
 80055ca:	4b06      	ldr	r3, [pc, #24]	; (80055e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	0a1b      	lsrs	r3, r3, #8
 80055d0:	f003 0307 	and.w	r3, r3, #7
 80055d4:	4904      	ldr	r1, [pc, #16]	; (80055e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80055d6:	5ccb      	ldrb	r3, [r1, r3]
 80055d8:	f003 031f 	and.w	r3, r3, #31
 80055dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	40021000 	.word	0x40021000
 80055e8:	08009ba4 	.word	0x08009ba4

080055ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80055f0:	f7ff ffda 	bl	80055a8 <HAL_RCC_GetHCLKFreq>
 80055f4:	4602      	mov	r2, r0
 80055f6:	4b06      	ldr	r3, [pc, #24]	; (8005610 <HAL_RCC_GetPCLK2Freq+0x24>)
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	0adb      	lsrs	r3, r3, #11
 80055fc:	f003 0307 	and.w	r3, r3, #7
 8005600:	4904      	ldr	r1, [pc, #16]	; (8005614 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005602:	5ccb      	ldrb	r3, [r1, r3]
 8005604:	f003 031f 	and.w	r3, r3, #31
 8005608:	fa22 f303 	lsr.w	r3, r2, r3
}
 800560c:	4618      	mov	r0, r3
 800560e:	bd80      	pop	{r7, pc}
 8005610:	40021000 	.word	0x40021000
 8005614:	08009ba4 	.word	0x08009ba4

08005618 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b086      	sub	sp, #24
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005620:	2300      	movs	r3, #0
 8005622:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005624:	4b27      	ldr	r3, [pc, #156]	; (80056c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005626:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d003      	beq.n	8005638 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005630:	f7ff f916 	bl	8004860 <HAL_PWREx_GetVoltageRange>
 8005634:	6178      	str	r0, [r7, #20]
 8005636:	e014      	b.n	8005662 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005638:	4b22      	ldr	r3, [pc, #136]	; (80056c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800563a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800563c:	4a21      	ldr	r2, [pc, #132]	; (80056c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800563e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005642:	6593      	str	r3, [r2, #88]	; 0x58
 8005644:	4b1f      	ldr	r3, [pc, #124]	; (80056c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800564c:	60fb      	str	r3, [r7, #12]
 800564e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005650:	f7ff f906 	bl	8004860 <HAL_PWREx_GetVoltageRange>
 8005654:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005656:	4b1b      	ldr	r3, [pc, #108]	; (80056c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800565a:	4a1a      	ldr	r2, [pc, #104]	; (80056c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800565c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005660:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005668:	d10b      	bne.n	8005682 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2b80      	cmp	r3, #128	; 0x80
 800566e:	d913      	bls.n	8005698 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2ba0      	cmp	r3, #160	; 0xa0
 8005674:	d902      	bls.n	800567c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005676:	2302      	movs	r3, #2
 8005678:	613b      	str	r3, [r7, #16]
 800567a:	e00d      	b.n	8005698 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800567c:	2301      	movs	r3, #1
 800567e:	613b      	str	r3, [r7, #16]
 8005680:	e00a      	b.n	8005698 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2b7f      	cmp	r3, #127	; 0x7f
 8005686:	d902      	bls.n	800568e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005688:	2302      	movs	r3, #2
 800568a:	613b      	str	r3, [r7, #16]
 800568c:	e004      	b.n	8005698 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2b70      	cmp	r3, #112	; 0x70
 8005692:	d101      	bne.n	8005698 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005694:	2301      	movs	r3, #1
 8005696:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005698:	4b0b      	ldr	r3, [pc, #44]	; (80056c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f023 020f 	bic.w	r2, r3, #15
 80056a0:	4909      	ldr	r1, [pc, #36]	; (80056c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80056a8:	4b07      	ldr	r3, [pc, #28]	; (80056c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 030f 	and.w	r3, r3, #15
 80056b0:	693a      	ldr	r2, [r7, #16]
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d001      	beq.n	80056ba <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e000      	b.n	80056bc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80056ba:	2300      	movs	r3, #0
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3718      	adds	r7, #24
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	40021000 	.word	0x40021000
 80056c8:	40022000 	.word	0x40022000

080056cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b087      	sub	sp, #28
 80056d0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80056d2:	4b2d      	ldr	r3, [pc, #180]	; (8005788 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80056d4:	68db      	ldr	r3, [r3, #12]
 80056d6:	f003 0303 	and.w	r3, r3, #3
 80056da:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2b03      	cmp	r3, #3
 80056e0:	d00b      	beq.n	80056fa <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2b03      	cmp	r3, #3
 80056e6:	d825      	bhi.n	8005734 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d008      	beq.n	8005700 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	d11f      	bne.n	8005734 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80056f4:	4b25      	ldr	r3, [pc, #148]	; (800578c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80056f6:	613b      	str	r3, [r7, #16]
    break;
 80056f8:	e01f      	b.n	800573a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80056fa:	4b25      	ldr	r3, [pc, #148]	; (8005790 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80056fc:	613b      	str	r3, [r7, #16]
    break;
 80056fe:	e01c      	b.n	800573a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005700:	4b21      	ldr	r3, [pc, #132]	; (8005788 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0308 	and.w	r3, r3, #8
 8005708:	2b00      	cmp	r3, #0
 800570a:	d107      	bne.n	800571c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800570c:	4b1e      	ldr	r3, [pc, #120]	; (8005788 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800570e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005712:	0a1b      	lsrs	r3, r3, #8
 8005714:	f003 030f 	and.w	r3, r3, #15
 8005718:	617b      	str	r3, [r7, #20]
 800571a:	e005      	b.n	8005728 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800571c:	4b1a      	ldr	r3, [pc, #104]	; (8005788 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	091b      	lsrs	r3, r3, #4
 8005722:	f003 030f 	and.w	r3, r3, #15
 8005726:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005728:	4a1a      	ldr	r2, [pc, #104]	; (8005794 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005730:	613b      	str	r3, [r7, #16]
    break;
 8005732:	e002      	b.n	800573a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005734:	2300      	movs	r3, #0
 8005736:	613b      	str	r3, [r7, #16]
    break;
 8005738:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800573a:	4b13      	ldr	r3, [pc, #76]	; (8005788 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	091b      	lsrs	r3, r3, #4
 8005740:	f003 030f 	and.w	r3, r3, #15
 8005744:	3301      	adds	r3, #1
 8005746:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005748:	4b0f      	ldr	r3, [pc, #60]	; (8005788 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	0a1b      	lsrs	r3, r3, #8
 800574e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005752:	693a      	ldr	r2, [r7, #16]
 8005754:	fb03 f202 	mul.w	r2, r3, r2
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	fbb2 f3f3 	udiv	r3, r2, r3
 800575e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005760:	4b09      	ldr	r3, [pc, #36]	; (8005788 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	0e5b      	lsrs	r3, r3, #25
 8005766:	f003 0303 	and.w	r3, r3, #3
 800576a:	3301      	adds	r3, #1
 800576c:	005b      	lsls	r3, r3, #1
 800576e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005770:	693a      	ldr	r2, [r7, #16]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	fbb2 f3f3 	udiv	r3, r2, r3
 8005778:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800577a:	683b      	ldr	r3, [r7, #0]
}
 800577c:	4618      	mov	r0, r3
 800577e:	371c      	adds	r7, #28
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	40021000 	.word	0x40021000
 800578c:	00f42400 	.word	0x00f42400
 8005790:	007a1200 	.word	0x007a1200
 8005794:	08009bac 	.word	0x08009bac

08005798 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b086      	sub	sp, #24
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80057a0:	2300      	movs	r3, #0
 80057a2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80057a4:	2300      	movs	r3, #0
 80057a6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d040      	beq.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057b8:	2b80      	cmp	r3, #128	; 0x80
 80057ba:	d02a      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80057bc:	2b80      	cmp	r3, #128	; 0x80
 80057be:	d825      	bhi.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80057c0:	2b60      	cmp	r3, #96	; 0x60
 80057c2:	d026      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80057c4:	2b60      	cmp	r3, #96	; 0x60
 80057c6:	d821      	bhi.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80057c8:	2b40      	cmp	r3, #64	; 0x40
 80057ca:	d006      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x42>
 80057cc:	2b40      	cmp	r3, #64	; 0x40
 80057ce:	d81d      	bhi.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d009      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80057d4:	2b20      	cmp	r3, #32
 80057d6:	d010      	beq.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x62>
 80057d8:	e018      	b.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80057da:	4b89      	ldr	r3, [pc, #548]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	4a88      	ldr	r2, [pc, #544]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057e4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80057e6:	e015      	b.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	3304      	adds	r3, #4
 80057ec:	2100      	movs	r1, #0
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 fb12 	bl	8005e18 <RCCEx_PLLSAI1_Config>
 80057f4:	4603      	mov	r3, r0
 80057f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80057f8:	e00c      	b.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	3320      	adds	r3, #32
 80057fe:	2100      	movs	r1, #0
 8005800:	4618      	mov	r0, r3
 8005802:	f000 fbfd 	bl	8006000 <RCCEx_PLLSAI2_Config>
 8005806:	4603      	mov	r3, r0
 8005808:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800580a:	e003      	b.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	74fb      	strb	r3, [r7, #19]
      break;
 8005810:	e000      	b.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005812:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005814:	7cfb      	ldrb	r3, [r7, #19]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d10b      	bne.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800581a:	4b79      	ldr	r3, [pc, #484]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800581c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005820:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005828:	4975      	ldr	r1, [pc, #468]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800582a:	4313      	orrs	r3, r2
 800582c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005830:	e001      	b.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005832:	7cfb      	ldrb	r3, [r7, #19]
 8005834:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d047      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005846:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800584a:	d030      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x116>
 800584c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005850:	d82a      	bhi.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005852:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005856:	d02a      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005858:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800585c:	d824      	bhi.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800585e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005862:	d008      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005864:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005868:	d81e      	bhi.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00a      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800586e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005872:	d010      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005874:	e018      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005876:	4b62      	ldr	r3, [pc, #392]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	4a61      	ldr	r2, [pc, #388]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800587c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005880:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005882:	e015      	b.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	3304      	adds	r3, #4
 8005888:	2100      	movs	r1, #0
 800588a:	4618      	mov	r0, r3
 800588c:	f000 fac4 	bl	8005e18 <RCCEx_PLLSAI1_Config>
 8005890:	4603      	mov	r3, r0
 8005892:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005894:	e00c      	b.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	3320      	adds	r3, #32
 800589a:	2100      	movs	r1, #0
 800589c:	4618      	mov	r0, r3
 800589e:	f000 fbaf 	bl	8006000 <RCCEx_PLLSAI2_Config>
 80058a2:	4603      	mov	r3, r0
 80058a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80058a6:	e003      	b.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	74fb      	strb	r3, [r7, #19]
      break;
 80058ac:	e000      	b.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80058ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80058b0:	7cfb      	ldrb	r3, [r7, #19]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d10b      	bne.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80058b6:	4b52      	ldr	r3, [pc, #328]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80058bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058c4:	494e      	ldr	r1, [pc, #312]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058c6:	4313      	orrs	r3, r2
 80058c8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80058cc:	e001      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058ce:	7cfb      	ldrb	r3, [r7, #19]
 80058d0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f000 809f 	beq.w	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058e0:	2300      	movs	r3, #0
 80058e2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80058e4:	4b46      	ldr	r3, [pc, #280]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d101      	bne.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80058f0:	2301      	movs	r3, #1
 80058f2:	e000      	b.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80058f4:	2300      	movs	r3, #0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00d      	beq.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058fa:	4b41      	ldr	r3, [pc, #260]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058fe:	4a40      	ldr	r2, [pc, #256]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005904:	6593      	str	r3, [r2, #88]	; 0x58
 8005906:	4b3e      	ldr	r3, [pc, #248]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800590a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800590e:	60bb      	str	r3, [r7, #8]
 8005910:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005912:	2301      	movs	r3, #1
 8005914:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005916:	4b3b      	ldr	r3, [pc, #236]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a3a      	ldr	r2, [pc, #232]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800591c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005920:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005922:	f7fc fd69 	bl	80023f8 <HAL_GetTick>
 8005926:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005928:	e009      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800592a:	f7fc fd65 	bl	80023f8 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	2b02      	cmp	r3, #2
 8005936:	d902      	bls.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005938:	2303      	movs	r3, #3
 800593a:	74fb      	strb	r3, [r7, #19]
        break;
 800593c:	e005      	b.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800593e:	4b31      	ldr	r3, [pc, #196]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005946:	2b00      	cmp	r3, #0
 8005948:	d0ef      	beq.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800594a:	7cfb      	ldrb	r3, [r7, #19]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d15b      	bne.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005950:	4b2b      	ldr	r3, [pc, #172]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005952:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005956:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800595a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d01f      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005968:	697a      	ldr	r2, [r7, #20]
 800596a:	429a      	cmp	r2, r3
 800596c:	d019      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800596e:	4b24      	ldr	r3, [pc, #144]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005970:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005974:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005978:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800597a:	4b21      	ldr	r3, [pc, #132]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800597c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005980:	4a1f      	ldr	r2, [pc, #124]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005982:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005986:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800598a:	4b1d      	ldr	r3, [pc, #116]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800598c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005990:	4a1b      	ldr	r2, [pc, #108]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005992:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005996:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800599a:	4a19      	ldr	r2, [pc, #100]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	f003 0301 	and.w	r3, r3, #1
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d016      	beq.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ac:	f7fc fd24 	bl	80023f8 <HAL_GetTick>
 80059b0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059b2:	e00b      	b.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059b4:	f7fc fd20 	bl	80023f8 <HAL_GetTick>
 80059b8:	4602      	mov	r2, r0
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	f241 3288 	movw	r2, #5000	; 0x1388
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d902      	bls.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80059c6:	2303      	movs	r3, #3
 80059c8:	74fb      	strb	r3, [r7, #19]
            break;
 80059ca:	e006      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059cc:	4b0c      	ldr	r3, [pc, #48]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059d2:	f003 0302 	and.w	r3, r3, #2
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d0ec      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80059da:	7cfb      	ldrb	r3, [r7, #19]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d10c      	bne.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059e0:	4b07      	ldr	r3, [pc, #28]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059e6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059f0:	4903      	ldr	r1, [pc, #12]	; (8005a00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059f2:	4313      	orrs	r3, r2
 80059f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80059f8:	e008      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80059fa:	7cfb      	ldrb	r3, [r7, #19]
 80059fc:	74bb      	strb	r3, [r7, #18]
 80059fe:	e005      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005a00:	40021000 	.word	0x40021000
 8005a04:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a08:	7cfb      	ldrb	r3, [r7, #19]
 8005a0a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a0c:	7c7b      	ldrb	r3, [r7, #17]
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d105      	bne.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a12:	4ba0      	ldr	r3, [pc, #640]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a16:	4a9f      	ldr	r2, [pc, #636]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a1c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 0301 	and.w	r3, r3, #1
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d00a      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a2a:	4b9a      	ldr	r3, [pc, #616]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a30:	f023 0203 	bic.w	r2, r3, #3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a38:	4996      	ldr	r1, [pc, #600]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 0302 	and.w	r3, r3, #2
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00a      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a4c:	4b91      	ldr	r3, [pc, #580]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a52:	f023 020c 	bic.w	r2, r3, #12
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5a:	498e      	ldr	r1, [pc, #568]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0304 	and.w	r3, r3, #4
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00a      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005a6e:	4b89      	ldr	r3, [pc, #548]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a74:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a7c:	4985      	ldr	r1, [pc, #532]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0308 	and.w	r3, r3, #8
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d00a      	beq.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005a90:	4b80      	ldr	r3, [pc, #512]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a96:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a9e:	497d      	ldr	r1, [pc, #500]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0310 	and.w	r3, r3, #16
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00a      	beq.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005ab2:	4b78      	ldr	r3, [pc, #480]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ab8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ac0:	4974      	ldr	r1, [pc, #464]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0320 	and.w	r3, r3, #32
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00a      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005ad4:	4b6f      	ldr	r3, [pc, #444]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ada:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ae2:	496c      	ldr	r1, [pc, #432]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00a      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005af6:	4b67      	ldr	r3, [pc, #412]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005afc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b04:	4963      	ldr	r1, [pc, #396]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b06:	4313      	orrs	r3, r2
 8005b08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d00a      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005b18:	4b5e      	ldr	r3, [pc, #376]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b1e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b26:	495b      	ldr	r1, [pc, #364]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00a      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b3a:	4b56      	ldr	r3, [pc, #344]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b40:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b48:	4952      	ldr	r1, [pc, #328]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00a      	beq.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b5c:	4b4d      	ldr	r3, [pc, #308]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b62:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b6a:	494a      	ldr	r1, [pc, #296]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00a      	beq.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b7e:	4b45      	ldr	r3, [pc, #276]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b84:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b8c:	4941      	ldr	r1, [pc, #260]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d00a      	beq.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005ba0:	4b3c      	ldr	r3, [pc, #240]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ba2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005ba6:	f023 0203 	bic.w	r2, r3, #3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bae:	4939      	ldr	r1, [pc, #228]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d028      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005bc2:	4b34      	ldr	r3, [pc, #208]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bc8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bd0:	4930      	ldr	r1, [pc, #192]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bdc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005be0:	d106      	bne.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005be2:	4b2c      	ldr	r3, [pc, #176]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	4a2b      	ldr	r2, [pc, #172]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005be8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005bec:	60d3      	str	r3, [r2, #12]
 8005bee:	e011      	b.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bf4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005bf8:	d10c      	bne.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	3304      	adds	r3, #4
 8005bfe:	2101      	movs	r1, #1
 8005c00:	4618      	mov	r0, r3
 8005c02:	f000 f909 	bl	8005e18 <RCCEx_PLLSAI1_Config>
 8005c06:	4603      	mov	r3, r0
 8005c08:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005c0a:	7cfb      	ldrb	r3, [r7, #19]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d001      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005c10:	7cfb      	ldrb	r3, [r7, #19]
 8005c12:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d04d      	beq.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c28:	d108      	bne.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005c2a:	4b1a      	ldr	r3, [pc, #104]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005c30:	4a18      	ldr	r2, [pc, #96]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c36:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005c3a:	e012      	b.n	8005c62 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005c3c:	4b15      	ldr	r3, [pc, #84]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005c42:	4a14      	ldr	r2, [pc, #80]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c44:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c48:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005c4c:	4b11      	ldr	r3, [pc, #68]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c52:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c5a:	490e      	ldr	r1, [pc, #56]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005c6a:	d106      	bne.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c6c:	4b09      	ldr	r3, [pc, #36]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	4a08      	ldr	r2, [pc, #32]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c76:	60d3      	str	r3, [r2, #12]
 8005c78:	e020      	b.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c7e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c82:	d109      	bne.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005c84:	4b03      	ldr	r3, [pc, #12]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	4a02      	ldr	r2, [pc, #8]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c8e:	60d3      	str	r3, [r2, #12]
 8005c90:	e014      	b.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005c92:	bf00      	nop
 8005c94:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c9c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005ca0:	d10c      	bne.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	3304      	adds	r3, #4
 8005ca6:	2101      	movs	r1, #1
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f000 f8b5 	bl	8005e18 <RCCEx_PLLSAI1_Config>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005cb2:	7cfb      	ldrb	r3, [r7, #19]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d001      	beq.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005cb8:	7cfb      	ldrb	r3, [r7, #19]
 8005cba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d028      	beq.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005cc8:	4b4a      	ldr	r3, [pc, #296]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cd6:	4947      	ldr	r1, [pc, #284]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ce2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ce6:	d106      	bne.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ce8:	4b42      	ldr	r3, [pc, #264]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	4a41      	ldr	r2, [pc, #260]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005cee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005cf2:	60d3      	str	r3, [r2, #12]
 8005cf4:	e011      	b.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cfa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005cfe:	d10c      	bne.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	3304      	adds	r3, #4
 8005d04:	2101      	movs	r1, #1
 8005d06:	4618      	mov	r0, r3
 8005d08:	f000 f886 	bl	8005e18 <RCCEx_PLLSAI1_Config>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d10:	7cfb      	ldrb	r3, [r7, #19]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d001      	beq.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005d16:	7cfb      	ldrb	r3, [r7, #19]
 8005d18:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d01e      	beq.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005d26:	4b33      	ldr	r3, [pc, #204]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d2c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d36:	492f      	ldr	r1, [pc, #188]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d44:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005d48:	d10c      	bne.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	3304      	adds	r3, #4
 8005d4e:	2102      	movs	r1, #2
 8005d50:	4618      	mov	r0, r3
 8005d52:	f000 f861 	bl	8005e18 <RCCEx_PLLSAI1_Config>
 8005d56:	4603      	mov	r3, r0
 8005d58:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d5a:	7cfb      	ldrb	r3, [r7, #19]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d001      	beq.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005d60:	7cfb      	ldrb	r3, [r7, #19]
 8005d62:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00b      	beq.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005d70:	4b20      	ldr	r3, [pc, #128]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d72:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d76:	f023 0204 	bic.w	r2, r3, #4
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d80:	491c      	ldr	r1, [pc, #112]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d00b      	beq.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005d94:	4b17      	ldr	r3, [pc, #92]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d96:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d9a:	f023 0218 	bic.w	r2, r3, #24
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005da4:	4913      	ldr	r1, [pc, #76]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005da6:	4313      	orrs	r3, r2
 8005da8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d017      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005db8:	4b0e      	ldr	r3, [pc, #56]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005dba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005dbe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005dc8:	490a      	ldr	r1, [pc, #40]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005dd6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005dda:	d105      	bne.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ddc:	4b05      	ldr	r3, [pc, #20]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	4a04      	ldr	r2, [pc, #16]	; (8005df4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005de2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005de6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005de8:	7cbb      	ldrb	r3, [r7, #18]
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3718      	adds	r7, #24
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	40021000 	.word	0x40021000

08005df8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005dfc:	4b05      	ldr	r3, [pc, #20]	; (8005e14 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a04      	ldr	r2, [pc, #16]	; (8005e14 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005e02:	f043 0304 	orr.w	r3, r3, #4
 8005e06:	6013      	str	r3, [r2, #0]
}
 8005e08:	bf00      	nop
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	40021000 	.word	0x40021000

08005e18 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e22:	2300      	movs	r3, #0
 8005e24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005e26:	4b72      	ldr	r3, [pc, #456]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	f003 0303 	and.w	r3, r3, #3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00e      	beq.n	8005e50 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005e32:	4b6f      	ldr	r3, [pc, #444]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e34:	68db      	ldr	r3, [r3, #12]
 8005e36:	f003 0203 	and.w	r2, r3, #3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d103      	bne.n	8005e4a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
       ||
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d142      	bne.n	8005ed0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	73fb      	strb	r3, [r7, #15]
 8005e4e:	e03f      	b.n	8005ed0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	2b03      	cmp	r3, #3
 8005e56:	d018      	beq.n	8005e8a <RCCEx_PLLSAI1_Config+0x72>
 8005e58:	2b03      	cmp	r3, #3
 8005e5a:	d825      	bhi.n	8005ea8 <RCCEx_PLLSAI1_Config+0x90>
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d002      	beq.n	8005e66 <RCCEx_PLLSAI1_Config+0x4e>
 8005e60:	2b02      	cmp	r3, #2
 8005e62:	d009      	beq.n	8005e78 <RCCEx_PLLSAI1_Config+0x60>
 8005e64:	e020      	b.n	8005ea8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e66:	4b62      	ldr	r3, [pc, #392]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 0302 	and.w	r3, r3, #2
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d11d      	bne.n	8005eae <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e76:	e01a      	b.n	8005eae <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e78:	4b5d      	ldr	r3, [pc, #372]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d116      	bne.n	8005eb2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e88:	e013      	b.n	8005eb2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005e8a:	4b59      	ldr	r3, [pc, #356]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d10f      	bne.n	8005eb6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005e96:	4b56      	ldr	r3, [pc, #344]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d109      	bne.n	8005eb6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005ea6:	e006      	b.n	8005eb6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	73fb      	strb	r3, [r7, #15]
      break;
 8005eac:	e004      	b.n	8005eb8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005eae:	bf00      	nop
 8005eb0:	e002      	b.n	8005eb8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005eb2:	bf00      	nop
 8005eb4:	e000      	b.n	8005eb8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005eb6:	bf00      	nop
    }

    if(status == HAL_OK)
 8005eb8:	7bfb      	ldrb	r3, [r7, #15]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d108      	bne.n	8005ed0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005ebe:	4b4c      	ldr	r3, [pc, #304]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ec0:	68db      	ldr	r3, [r3, #12]
 8005ec2:	f023 0203 	bic.w	r2, r3, #3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4949      	ldr	r1, [pc, #292]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005ed0:	7bfb      	ldrb	r3, [r7, #15]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f040 8086 	bne.w	8005fe4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005ed8:	4b45      	ldr	r3, [pc, #276]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a44      	ldr	r2, [pc, #272]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ede:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005ee2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ee4:	f7fc fa88 	bl	80023f8 <HAL_GetTick>
 8005ee8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005eea:	e009      	b.n	8005f00 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005eec:	f7fc fa84 	bl	80023f8 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d902      	bls.n	8005f00 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	73fb      	strb	r3, [r7, #15]
        break;
 8005efe:	e005      	b.n	8005f0c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005f00:	4b3b      	ldr	r3, [pc, #236]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d1ef      	bne.n	8005eec <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005f0c:	7bfb      	ldrb	r3, [r7, #15]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d168      	bne.n	8005fe4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d113      	bne.n	8005f40 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005f18:	4b35      	ldr	r3, [pc, #212]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f1a:	691a      	ldr	r2, [r3, #16]
 8005f1c:	4b35      	ldr	r3, [pc, #212]	; (8005ff4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005f1e:	4013      	ands	r3, r2
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	6892      	ldr	r2, [r2, #8]
 8005f24:	0211      	lsls	r1, r2, #8
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	68d2      	ldr	r2, [r2, #12]
 8005f2a:	06d2      	lsls	r2, r2, #27
 8005f2c:	4311      	orrs	r1, r2
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	6852      	ldr	r2, [r2, #4]
 8005f32:	3a01      	subs	r2, #1
 8005f34:	0112      	lsls	r2, r2, #4
 8005f36:	430a      	orrs	r2, r1
 8005f38:	492d      	ldr	r1, [pc, #180]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	610b      	str	r3, [r1, #16]
 8005f3e:	e02d      	b.n	8005f9c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d115      	bne.n	8005f72 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005f46:	4b2a      	ldr	r3, [pc, #168]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f48:	691a      	ldr	r2, [r3, #16]
 8005f4a:	4b2b      	ldr	r3, [pc, #172]	; (8005ff8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	6892      	ldr	r2, [r2, #8]
 8005f52:	0211      	lsls	r1, r2, #8
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	6912      	ldr	r2, [r2, #16]
 8005f58:	0852      	lsrs	r2, r2, #1
 8005f5a:	3a01      	subs	r2, #1
 8005f5c:	0552      	lsls	r2, r2, #21
 8005f5e:	4311      	orrs	r1, r2
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	6852      	ldr	r2, [r2, #4]
 8005f64:	3a01      	subs	r2, #1
 8005f66:	0112      	lsls	r2, r2, #4
 8005f68:	430a      	orrs	r2, r1
 8005f6a:	4921      	ldr	r1, [pc, #132]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	610b      	str	r3, [r1, #16]
 8005f70:	e014      	b.n	8005f9c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005f72:	4b1f      	ldr	r3, [pc, #124]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f74:	691a      	ldr	r2, [r3, #16]
 8005f76:	4b21      	ldr	r3, [pc, #132]	; (8005ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f78:	4013      	ands	r3, r2
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	6892      	ldr	r2, [r2, #8]
 8005f7e:	0211      	lsls	r1, r2, #8
 8005f80:	687a      	ldr	r2, [r7, #4]
 8005f82:	6952      	ldr	r2, [r2, #20]
 8005f84:	0852      	lsrs	r2, r2, #1
 8005f86:	3a01      	subs	r2, #1
 8005f88:	0652      	lsls	r2, r2, #25
 8005f8a:	4311      	orrs	r1, r2
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	6852      	ldr	r2, [r2, #4]
 8005f90:	3a01      	subs	r2, #1
 8005f92:	0112      	lsls	r2, r2, #4
 8005f94:	430a      	orrs	r2, r1
 8005f96:	4916      	ldr	r1, [pc, #88]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005f9c:	4b14      	ldr	r3, [pc, #80]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a13      	ldr	r2, [pc, #76]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fa2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005fa6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fa8:	f7fc fa26 	bl	80023f8 <HAL_GetTick>
 8005fac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005fae:	e009      	b.n	8005fc4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005fb0:	f7fc fa22 	bl	80023f8 <HAL_GetTick>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d902      	bls.n	8005fc4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	73fb      	strb	r3, [r7, #15]
          break;
 8005fc2:	e005      	b.n	8005fd0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005fc4:	4b0a      	ldr	r3, [pc, #40]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d0ef      	beq.n	8005fb0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005fd0:	7bfb      	ldrb	r3, [r7, #15]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d106      	bne.n	8005fe4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005fd6:	4b06      	ldr	r3, [pc, #24]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fd8:	691a      	ldr	r2, [r3, #16]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	699b      	ldr	r3, [r3, #24]
 8005fde:	4904      	ldr	r1, [pc, #16]	; (8005ff0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3710      	adds	r7, #16
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	40021000 	.word	0x40021000
 8005ff4:	07ff800f 	.word	0x07ff800f
 8005ff8:	ff9f800f 	.word	0xff9f800f
 8005ffc:	f9ff800f 	.word	0xf9ff800f

08006000 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800600a:	2300      	movs	r3, #0
 800600c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800600e:	4b72      	ldr	r3, [pc, #456]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	f003 0303 	and.w	r3, r3, #3
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00e      	beq.n	8006038 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800601a:	4b6f      	ldr	r3, [pc, #444]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800601c:	68db      	ldr	r3, [r3, #12]
 800601e:	f003 0203 	and.w	r2, r3, #3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	429a      	cmp	r2, r3
 8006028:	d103      	bne.n	8006032 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
       ||
 800602e:	2b00      	cmp	r3, #0
 8006030:	d142      	bne.n	80060b8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	73fb      	strb	r3, [r7, #15]
 8006036:	e03f      	b.n	80060b8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	2b03      	cmp	r3, #3
 800603e:	d018      	beq.n	8006072 <RCCEx_PLLSAI2_Config+0x72>
 8006040:	2b03      	cmp	r3, #3
 8006042:	d825      	bhi.n	8006090 <RCCEx_PLLSAI2_Config+0x90>
 8006044:	2b01      	cmp	r3, #1
 8006046:	d002      	beq.n	800604e <RCCEx_PLLSAI2_Config+0x4e>
 8006048:	2b02      	cmp	r3, #2
 800604a:	d009      	beq.n	8006060 <RCCEx_PLLSAI2_Config+0x60>
 800604c:	e020      	b.n	8006090 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800604e:	4b62      	ldr	r3, [pc, #392]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0302 	and.w	r3, r3, #2
 8006056:	2b00      	cmp	r3, #0
 8006058:	d11d      	bne.n	8006096 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800605e:	e01a      	b.n	8006096 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006060:	4b5d      	ldr	r3, [pc, #372]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006068:	2b00      	cmp	r3, #0
 800606a:	d116      	bne.n	800609a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006070:	e013      	b.n	800609a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006072:	4b59      	ldr	r3, [pc, #356]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800607a:	2b00      	cmp	r3, #0
 800607c:	d10f      	bne.n	800609e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800607e:	4b56      	ldr	r3, [pc, #344]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006086:	2b00      	cmp	r3, #0
 8006088:	d109      	bne.n	800609e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800608e:	e006      	b.n	800609e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	73fb      	strb	r3, [r7, #15]
      break;
 8006094:	e004      	b.n	80060a0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006096:	bf00      	nop
 8006098:	e002      	b.n	80060a0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800609a:	bf00      	nop
 800609c:	e000      	b.n	80060a0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800609e:	bf00      	nop
    }

    if(status == HAL_OK)
 80060a0:	7bfb      	ldrb	r3, [r7, #15]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d108      	bne.n	80060b8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80060a6:	4b4c      	ldr	r3, [pc, #304]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	f023 0203 	bic.w	r2, r3, #3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4949      	ldr	r1, [pc, #292]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80060b4:	4313      	orrs	r3, r2
 80060b6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80060b8:	7bfb      	ldrb	r3, [r7, #15]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f040 8086 	bne.w	80061cc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80060c0:	4b45      	ldr	r3, [pc, #276]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a44      	ldr	r2, [pc, #272]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80060c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060cc:	f7fc f994 	bl	80023f8 <HAL_GetTick>
 80060d0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80060d2:	e009      	b.n	80060e8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80060d4:	f7fc f990 	bl	80023f8 <HAL_GetTick>
 80060d8:	4602      	mov	r2, r0
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	1ad3      	subs	r3, r2, r3
 80060de:	2b02      	cmp	r3, #2
 80060e0:	d902      	bls.n	80060e8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80060e2:	2303      	movs	r3, #3
 80060e4:	73fb      	strb	r3, [r7, #15]
        break;
 80060e6:	e005      	b.n	80060f4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80060e8:	4b3b      	ldr	r3, [pc, #236]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d1ef      	bne.n	80060d4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80060f4:	7bfb      	ldrb	r3, [r7, #15]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d168      	bne.n	80061cc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d113      	bne.n	8006128 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006100:	4b35      	ldr	r3, [pc, #212]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006102:	695a      	ldr	r2, [r3, #20]
 8006104:	4b35      	ldr	r3, [pc, #212]	; (80061dc <RCCEx_PLLSAI2_Config+0x1dc>)
 8006106:	4013      	ands	r3, r2
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	6892      	ldr	r2, [r2, #8]
 800610c:	0211      	lsls	r1, r2, #8
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	68d2      	ldr	r2, [r2, #12]
 8006112:	06d2      	lsls	r2, r2, #27
 8006114:	4311      	orrs	r1, r2
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	6852      	ldr	r2, [r2, #4]
 800611a:	3a01      	subs	r2, #1
 800611c:	0112      	lsls	r2, r2, #4
 800611e:	430a      	orrs	r2, r1
 8006120:	492d      	ldr	r1, [pc, #180]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006122:	4313      	orrs	r3, r2
 8006124:	614b      	str	r3, [r1, #20]
 8006126:	e02d      	b.n	8006184 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	2b01      	cmp	r3, #1
 800612c:	d115      	bne.n	800615a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800612e:	4b2a      	ldr	r3, [pc, #168]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006130:	695a      	ldr	r2, [r3, #20]
 8006132:	4b2b      	ldr	r3, [pc, #172]	; (80061e0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006134:	4013      	ands	r3, r2
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	6892      	ldr	r2, [r2, #8]
 800613a:	0211      	lsls	r1, r2, #8
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	6912      	ldr	r2, [r2, #16]
 8006140:	0852      	lsrs	r2, r2, #1
 8006142:	3a01      	subs	r2, #1
 8006144:	0552      	lsls	r2, r2, #21
 8006146:	4311      	orrs	r1, r2
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	6852      	ldr	r2, [r2, #4]
 800614c:	3a01      	subs	r2, #1
 800614e:	0112      	lsls	r2, r2, #4
 8006150:	430a      	orrs	r2, r1
 8006152:	4921      	ldr	r1, [pc, #132]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006154:	4313      	orrs	r3, r2
 8006156:	614b      	str	r3, [r1, #20]
 8006158:	e014      	b.n	8006184 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800615a:	4b1f      	ldr	r3, [pc, #124]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800615c:	695a      	ldr	r2, [r3, #20]
 800615e:	4b21      	ldr	r3, [pc, #132]	; (80061e4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006160:	4013      	ands	r3, r2
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	6892      	ldr	r2, [r2, #8]
 8006166:	0211      	lsls	r1, r2, #8
 8006168:	687a      	ldr	r2, [r7, #4]
 800616a:	6952      	ldr	r2, [r2, #20]
 800616c:	0852      	lsrs	r2, r2, #1
 800616e:	3a01      	subs	r2, #1
 8006170:	0652      	lsls	r2, r2, #25
 8006172:	4311      	orrs	r1, r2
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	6852      	ldr	r2, [r2, #4]
 8006178:	3a01      	subs	r2, #1
 800617a:	0112      	lsls	r2, r2, #4
 800617c:	430a      	orrs	r2, r1
 800617e:	4916      	ldr	r1, [pc, #88]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006180:	4313      	orrs	r3, r2
 8006182:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006184:	4b14      	ldr	r3, [pc, #80]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a13      	ldr	r2, [pc, #76]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800618a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800618e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006190:	f7fc f932 	bl	80023f8 <HAL_GetTick>
 8006194:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006196:	e009      	b.n	80061ac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006198:	f7fc f92e 	bl	80023f8 <HAL_GetTick>
 800619c:	4602      	mov	r2, r0
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	1ad3      	subs	r3, r2, r3
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d902      	bls.n	80061ac <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80061a6:	2303      	movs	r3, #3
 80061a8:	73fb      	strb	r3, [r7, #15]
          break;
 80061aa:	e005      	b.n	80061b8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80061ac:	4b0a      	ldr	r3, [pc, #40]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d0ef      	beq.n	8006198 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80061b8:	7bfb      	ldrb	r3, [r7, #15]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d106      	bne.n	80061cc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80061be:	4b06      	ldr	r3, [pc, #24]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061c0:	695a      	ldr	r2, [r3, #20]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	699b      	ldr	r3, [r3, #24]
 80061c6:	4904      	ldr	r1, [pc, #16]	; (80061d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80061cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3710      	adds	r7, #16
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop
 80061d8:	40021000 	.word	0x40021000
 80061dc:	07ff800f 	.word	0x07ff800f
 80061e0:	ff9f800f 	.word	0xff9f800f
 80061e4:	f9ff800f 	.word	0xf9ff800f

080061e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b084      	sub	sp, #16
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d101      	bne.n	80061fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e095      	b.n	8006326 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d108      	bne.n	8006214 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800620a:	d009      	beq.n	8006220 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2200      	movs	r2, #0
 8006210:	61da      	str	r2, [r3, #28]
 8006212:	e005      	b.n	8006220 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2200      	movs	r2, #0
 8006224:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800622c:	b2db      	uxtb	r3, r3
 800622e:	2b00      	cmp	r3, #0
 8006230:	d106      	bne.n	8006240 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f7fb fd7c 	bl	8001d38 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2202      	movs	r2, #2
 8006244:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006256:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006260:	d902      	bls.n	8006268 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006262:	2300      	movs	r3, #0
 8006264:	60fb      	str	r3, [r7, #12]
 8006266:	e002      	b.n	800626e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006268:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800626c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006276:	d007      	beq.n	8006288 <HAL_SPI_Init+0xa0>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006280:	d002      	beq.n	8006288 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006298:	431a      	orrs	r2, r3
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	f003 0302 	and.w	r3, r3, #2
 80062a2:	431a      	orrs	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	695b      	ldr	r3, [r3, #20]
 80062a8:	f003 0301 	and.w	r3, r3, #1
 80062ac:	431a      	orrs	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	699b      	ldr	r3, [r3, #24]
 80062b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062b6:	431a      	orrs	r2, r3
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	69db      	ldr	r3, [r3, #28]
 80062bc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80062c0:	431a      	orrs	r2, r3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a1b      	ldr	r3, [r3, #32]
 80062c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ca:	ea42 0103 	orr.w	r1, r2, r3
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062d2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	430a      	orrs	r2, r1
 80062dc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	699b      	ldr	r3, [r3, #24]
 80062e2:	0c1b      	lsrs	r3, r3, #16
 80062e4:	f003 0204 	and.w	r2, r3, #4
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ec:	f003 0310 	and.w	r3, r3, #16
 80062f0:	431a      	orrs	r2, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062f6:	f003 0308 	and.w	r3, r3, #8
 80062fa:	431a      	orrs	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006304:	ea42 0103 	orr.w	r1, r2, r3
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	430a      	orrs	r2, r1
 8006314:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3710      	adds	r7, #16
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}

0800632e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800632e:	b580      	push	{r7, lr}
 8006330:	b082      	sub	sp, #8
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e042      	b.n	80063c6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006346:	2b00      	cmp	r3, #0
 8006348:	d106      	bne.n	8006358 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2200      	movs	r2, #0
 800634e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f7fb fd66 	bl	8001e24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2224      	movs	r2, #36	; 0x24
 800635c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f022 0201 	bic.w	r2, r2, #1
 800636e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006374:	2b00      	cmp	r3, #0
 8006376:	d002      	beq.n	800637e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 fbb3 	bl	8006ae4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 f8b4 	bl	80064ec <UART_SetConfig>
 8006384:	4603      	mov	r3, r0
 8006386:	2b01      	cmp	r3, #1
 8006388:	d101      	bne.n	800638e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e01b      	b.n	80063c6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	685a      	ldr	r2, [r3, #4]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800639c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	689a      	ldr	r2, [r3, #8]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063ac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f042 0201 	orr.w	r2, r2, #1
 80063bc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 fc32 	bl	8006c28 <UART_CheckIdleState>
 80063c4:	4603      	mov	r3, r0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3708      	adds	r7, #8
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}

080063ce <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b08a      	sub	sp, #40	; 0x28
 80063d2:	af02      	add	r7, sp, #8
 80063d4:	60f8      	str	r0, [r7, #12]
 80063d6:	60b9      	str	r1, [r7, #8]
 80063d8:	603b      	str	r3, [r7, #0]
 80063da:	4613      	mov	r3, r2
 80063dc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063e4:	2b20      	cmp	r3, #32
 80063e6:	d17c      	bne.n	80064e2 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d002      	beq.n	80063f4 <HAL_UART_Transmit+0x26>
 80063ee:	88fb      	ldrh	r3, [r7, #6]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d101      	bne.n	80063f8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	e075      	b.n	80064e4 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2221      	movs	r2, #33	; 0x21
 8006404:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006408:	f7fb fff6 	bl	80023f8 <HAL_GetTick>
 800640c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	88fa      	ldrh	r2, [r7, #6]
 8006412:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	88fa      	ldrh	r2, [r7, #6]
 800641a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006426:	d108      	bne.n	800643a <HAL_UART_Transmit+0x6c>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d104      	bne.n	800643a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006430:	2300      	movs	r3, #0
 8006432:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	61bb      	str	r3, [r7, #24]
 8006438:	e003      	b.n	8006442 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800643e:	2300      	movs	r3, #0
 8006440:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006442:	e031      	b.n	80064a8 <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	9300      	str	r3, [sp, #0]
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	2200      	movs	r2, #0
 800644c:	2180      	movs	r1, #128	; 0x80
 800644e:	68f8      	ldr	r0, [r7, #12]
 8006450:	f000 fc94 	bl	8006d7c <UART_WaitOnFlagUntilTimeout>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d005      	beq.n	8006466 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2220      	movs	r2, #32
 800645e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8006462:	2303      	movs	r3, #3
 8006464:	e03e      	b.n	80064e4 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 8006466:	69fb      	ldr	r3, [r7, #28]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d10b      	bne.n	8006484 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800646c:	69bb      	ldr	r3, [r7, #24]
 800646e:	881a      	ldrh	r2, [r3, #0]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006478:	b292      	uxth	r2, r2
 800647a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800647c:	69bb      	ldr	r3, [r7, #24]
 800647e:	3302      	adds	r3, #2
 8006480:	61bb      	str	r3, [r7, #24]
 8006482:	e008      	b.n	8006496 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	781a      	ldrb	r2, [r3, #0]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	b292      	uxth	r2, r2
 800648e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	3301      	adds	r3, #1
 8006494:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800649c:	b29b      	uxth	r3, r3
 800649e:	3b01      	subs	r3, #1
 80064a0:	b29a      	uxth	r2, r3
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d1c7      	bne.n	8006444 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	9300      	str	r3, [sp, #0]
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	2200      	movs	r2, #0
 80064bc:	2140      	movs	r1, #64	; 0x40
 80064be:	68f8      	ldr	r0, [r7, #12]
 80064c0:	f000 fc5c 	bl	8006d7c <UART_WaitOnFlagUntilTimeout>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d005      	beq.n	80064d6 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2220      	movs	r2, #32
 80064ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80064d2:	2303      	movs	r3, #3
 80064d4:	e006      	b.n	80064e4 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2220      	movs	r2, #32
 80064da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80064de:	2300      	movs	r3, #0
 80064e0:	e000      	b.n	80064e4 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 80064e2:	2302      	movs	r3, #2
  }
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3720      	adds	r7, #32
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064f0:	b08c      	sub	sp, #48	; 0x30
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80064f6:	2300      	movs	r3, #0
 80064f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	689a      	ldr	r2, [r3, #8]
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	691b      	ldr	r3, [r3, #16]
 8006504:	431a      	orrs	r2, r3
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	695b      	ldr	r3, [r3, #20]
 800650a:	431a      	orrs	r2, r3
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	69db      	ldr	r3, [r3, #28]
 8006510:	4313      	orrs	r3, r2
 8006512:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	4baa      	ldr	r3, [pc, #680]	; (80067c4 <UART_SetConfig+0x2d8>)
 800651c:	4013      	ands	r3, r2
 800651e:	697a      	ldr	r2, [r7, #20]
 8006520:	6812      	ldr	r2, [r2, #0]
 8006522:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006524:	430b      	orrs	r3, r1
 8006526:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	68da      	ldr	r2, [r3, #12]
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	430a      	orrs	r2, r1
 800653c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	699b      	ldr	r3, [r3, #24]
 8006542:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a9f      	ldr	r2, [pc, #636]	; (80067c8 <UART_SetConfig+0x2dc>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d004      	beq.n	8006558 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	6a1b      	ldr	r3, [r3, #32]
 8006552:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006554:	4313      	orrs	r3, r2
 8006556:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006562:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006566:	697a      	ldr	r2, [r7, #20]
 8006568:	6812      	ldr	r2, [r2, #0]
 800656a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800656c:	430b      	orrs	r3, r1
 800656e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006576:	f023 010f 	bic.w	r1, r3, #15
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	430a      	orrs	r2, r1
 8006584:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a90      	ldr	r2, [pc, #576]	; (80067cc <UART_SetConfig+0x2e0>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d125      	bne.n	80065dc <UART_SetConfig+0xf0>
 8006590:	4b8f      	ldr	r3, [pc, #572]	; (80067d0 <UART_SetConfig+0x2e4>)
 8006592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006596:	f003 0303 	and.w	r3, r3, #3
 800659a:	2b03      	cmp	r3, #3
 800659c:	d81a      	bhi.n	80065d4 <UART_SetConfig+0xe8>
 800659e:	a201      	add	r2, pc, #4	; (adr r2, 80065a4 <UART_SetConfig+0xb8>)
 80065a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a4:	080065b5 	.word	0x080065b5
 80065a8:	080065c5 	.word	0x080065c5
 80065ac:	080065bd 	.word	0x080065bd
 80065b0:	080065cd 	.word	0x080065cd
 80065b4:	2301      	movs	r3, #1
 80065b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80065ba:	e116      	b.n	80067ea <UART_SetConfig+0x2fe>
 80065bc:	2302      	movs	r3, #2
 80065be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80065c2:	e112      	b.n	80067ea <UART_SetConfig+0x2fe>
 80065c4:	2304      	movs	r3, #4
 80065c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80065ca:	e10e      	b.n	80067ea <UART_SetConfig+0x2fe>
 80065cc:	2308      	movs	r3, #8
 80065ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80065d2:	e10a      	b.n	80067ea <UART_SetConfig+0x2fe>
 80065d4:	2310      	movs	r3, #16
 80065d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80065da:	e106      	b.n	80067ea <UART_SetConfig+0x2fe>
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a7c      	ldr	r2, [pc, #496]	; (80067d4 <UART_SetConfig+0x2e8>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d138      	bne.n	8006658 <UART_SetConfig+0x16c>
 80065e6:	4b7a      	ldr	r3, [pc, #488]	; (80067d0 <UART_SetConfig+0x2e4>)
 80065e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065ec:	f003 030c 	and.w	r3, r3, #12
 80065f0:	2b0c      	cmp	r3, #12
 80065f2:	d82d      	bhi.n	8006650 <UART_SetConfig+0x164>
 80065f4:	a201      	add	r2, pc, #4	; (adr r2, 80065fc <UART_SetConfig+0x110>)
 80065f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065fa:	bf00      	nop
 80065fc:	08006631 	.word	0x08006631
 8006600:	08006651 	.word	0x08006651
 8006604:	08006651 	.word	0x08006651
 8006608:	08006651 	.word	0x08006651
 800660c:	08006641 	.word	0x08006641
 8006610:	08006651 	.word	0x08006651
 8006614:	08006651 	.word	0x08006651
 8006618:	08006651 	.word	0x08006651
 800661c:	08006639 	.word	0x08006639
 8006620:	08006651 	.word	0x08006651
 8006624:	08006651 	.word	0x08006651
 8006628:	08006651 	.word	0x08006651
 800662c:	08006649 	.word	0x08006649
 8006630:	2300      	movs	r3, #0
 8006632:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006636:	e0d8      	b.n	80067ea <UART_SetConfig+0x2fe>
 8006638:	2302      	movs	r3, #2
 800663a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800663e:	e0d4      	b.n	80067ea <UART_SetConfig+0x2fe>
 8006640:	2304      	movs	r3, #4
 8006642:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006646:	e0d0      	b.n	80067ea <UART_SetConfig+0x2fe>
 8006648:	2308      	movs	r3, #8
 800664a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800664e:	e0cc      	b.n	80067ea <UART_SetConfig+0x2fe>
 8006650:	2310      	movs	r3, #16
 8006652:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006656:	e0c8      	b.n	80067ea <UART_SetConfig+0x2fe>
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a5e      	ldr	r2, [pc, #376]	; (80067d8 <UART_SetConfig+0x2ec>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d125      	bne.n	80066ae <UART_SetConfig+0x1c2>
 8006662:	4b5b      	ldr	r3, [pc, #364]	; (80067d0 <UART_SetConfig+0x2e4>)
 8006664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006668:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800666c:	2b30      	cmp	r3, #48	; 0x30
 800666e:	d016      	beq.n	800669e <UART_SetConfig+0x1b2>
 8006670:	2b30      	cmp	r3, #48	; 0x30
 8006672:	d818      	bhi.n	80066a6 <UART_SetConfig+0x1ba>
 8006674:	2b20      	cmp	r3, #32
 8006676:	d00a      	beq.n	800668e <UART_SetConfig+0x1a2>
 8006678:	2b20      	cmp	r3, #32
 800667a:	d814      	bhi.n	80066a6 <UART_SetConfig+0x1ba>
 800667c:	2b00      	cmp	r3, #0
 800667e:	d002      	beq.n	8006686 <UART_SetConfig+0x19a>
 8006680:	2b10      	cmp	r3, #16
 8006682:	d008      	beq.n	8006696 <UART_SetConfig+0x1aa>
 8006684:	e00f      	b.n	80066a6 <UART_SetConfig+0x1ba>
 8006686:	2300      	movs	r3, #0
 8006688:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800668c:	e0ad      	b.n	80067ea <UART_SetConfig+0x2fe>
 800668e:	2302      	movs	r3, #2
 8006690:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006694:	e0a9      	b.n	80067ea <UART_SetConfig+0x2fe>
 8006696:	2304      	movs	r3, #4
 8006698:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800669c:	e0a5      	b.n	80067ea <UART_SetConfig+0x2fe>
 800669e:	2308      	movs	r3, #8
 80066a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80066a4:	e0a1      	b.n	80067ea <UART_SetConfig+0x2fe>
 80066a6:	2310      	movs	r3, #16
 80066a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80066ac:	e09d      	b.n	80067ea <UART_SetConfig+0x2fe>
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a4a      	ldr	r2, [pc, #296]	; (80067dc <UART_SetConfig+0x2f0>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d125      	bne.n	8006704 <UART_SetConfig+0x218>
 80066b8:	4b45      	ldr	r3, [pc, #276]	; (80067d0 <UART_SetConfig+0x2e4>)
 80066ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066be:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80066c2:	2bc0      	cmp	r3, #192	; 0xc0
 80066c4:	d016      	beq.n	80066f4 <UART_SetConfig+0x208>
 80066c6:	2bc0      	cmp	r3, #192	; 0xc0
 80066c8:	d818      	bhi.n	80066fc <UART_SetConfig+0x210>
 80066ca:	2b80      	cmp	r3, #128	; 0x80
 80066cc:	d00a      	beq.n	80066e4 <UART_SetConfig+0x1f8>
 80066ce:	2b80      	cmp	r3, #128	; 0x80
 80066d0:	d814      	bhi.n	80066fc <UART_SetConfig+0x210>
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d002      	beq.n	80066dc <UART_SetConfig+0x1f0>
 80066d6:	2b40      	cmp	r3, #64	; 0x40
 80066d8:	d008      	beq.n	80066ec <UART_SetConfig+0x200>
 80066da:	e00f      	b.n	80066fc <UART_SetConfig+0x210>
 80066dc:	2300      	movs	r3, #0
 80066de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80066e2:	e082      	b.n	80067ea <UART_SetConfig+0x2fe>
 80066e4:	2302      	movs	r3, #2
 80066e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80066ea:	e07e      	b.n	80067ea <UART_SetConfig+0x2fe>
 80066ec:	2304      	movs	r3, #4
 80066ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80066f2:	e07a      	b.n	80067ea <UART_SetConfig+0x2fe>
 80066f4:	2308      	movs	r3, #8
 80066f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80066fa:	e076      	b.n	80067ea <UART_SetConfig+0x2fe>
 80066fc:	2310      	movs	r3, #16
 80066fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006702:	e072      	b.n	80067ea <UART_SetConfig+0x2fe>
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a35      	ldr	r2, [pc, #212]	; (80067e0 <UART_SetConfig+0x2f4>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d12a      	bne.n	8006764 <UART_SetConfig+0x278>
 800670e:	4b30      	ldr	r3, [pc, #192]	; (80067d0 <UART_SetConfig+0x2e4>)
 8006710:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006714:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006718:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800671c:	d01a      	beq.n	8006754 <UART_SetConfig+0x268>
 800671e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006722:	d81b      	bhi.n	800675c <UART_SetConfig+0x270>
 8006724:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006728:	d00c      	beq.n	8006744 <UART_SetConfig+0x258>
 800672a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800672e:	d815      	bhi.n	800675c <UART_SetConfig+0x270>
 8006730:	2b00      	cmp	r3, #0
 8006732:	d003      	beq.n	800673c <UART_SetConfig+0x250>
 8006734:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006738:	d008      	beq.n	800674c <UART_SetConfig+0x260>
 800673a:	e00f      	b.n	800675c <UART_SetConfig+0x270>
 800673c:	2300      	movs	r3, #0
 800673e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006742:	e052      	b.n	80067ea <UART_SetConfig+0x2fe>
 8006744:	2302      	movs	r3, #2
 8006746:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800674a:	e04e      	b.n	80067ea <UART_SetConfig+0x2fe>
 800674c:	2304      	movs	r3, #4
 800674e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006752:	e04a      	b.n	80067ea <UART_SetConfig+0x2fe>
 8006754:	2308      	movs	r3, #8
 8006756:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800675a:	e046      	b.n	80067ea <UART_SetConfig+0x2fe>
 800675c:	2310      	movs	r3, #16
 800675e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006762:	e042      	b.n	80067ea <UART_SetConfig+0x2fe>
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a17      	ldr	r2, [pc, #92]	; (80067c8 <UART_SetConfig+0x2dc>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d13a      	bne.n	80067e4 <UART_SetConfig+0x2f8>
 800676e:	4b18      	ldr	r3, [pc, #96]	; (80067d0 <UART_SetConfig+0x2e4>)
 8006770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006774:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006778:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800677c:	d01a      	beq.n	80067b4 <UART_SetConfig+0x2c8>
 800677e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006782:	d81b      	bhi.n	80067bc <UART_SetConfig+0x2d0>
 8006784:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006788:	d00c      	beq.n	80067a4 <UART_SetConfig+0x2b8>
 800678a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800678e:	d815      	bhi.n	80067bc <UART_SetConfig+0x2d0>
 8006790:	2b00      	cmp	r3, #0
 8006792:	d003      	beq.n	800679c <UART_SetConfig+0x2b0>
 8006794:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006798:	d008      	beq.n	80067ac <UART_SetConfig+0x2c0>
 800679a:	e00f      	b.n	80067bc <UART_SetConfig+0x2d0>
 800679c:	2300      	movs	r3, #0
 800679e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80067a2:	e022      	b.n	80067ea <UART_SetConfig+0x2fe>
 80067a4:	2302      	movs	r3, #2
 80067a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80067aa:	e01e      	b.n	80067ea <UART_SetConfig+0x2fe>
 80067ac:	2304      	movs	r3, #4
 80067ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80067b2:	e01a      	b.n	80067ea <UART_SetConfig+0x2fe>
 80067b4:	2308      	movs	r3, #8
 80067b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80067ba:	e016      	b.n	80067ea <UART_SetConfig+0x2fe>
 80067bc:	2310      	movs	r3, #16
 80067be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80067c2:	e012      	b.n	80067ea <UART_SetConfig+0x2fe>
 80067c4:	cfff69f3 	.word	0xcfff69f3
 80067c8:	40008000 	.word	0x40008000
 80067cc:	40013800 	.word	0x40013800
 80067d0:	40021000 	.word	0x40021000
 80067d4:	40004400 	.word	0x40004400
 80067d8:	40004800 	.word	0x40004800
 80067dc:	40004c00 	.word	0x40004c00
 80067e0:	40005000 	.word	0x40005000
 80067e4:	2310      	movs	r3, #16
 80067e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4aae      	ldr	r2, [pc, #696]	; (8006aa8 <UART_SetConfig+0x5bc>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	f040 8097 	bne.w	8006924 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80067f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80067fa:	2b08      	cmp	r3, #8
 80067fc:	d823      	bhi.n	8006846 <UART_SetConfig+0x35a>
 80067fe:	a201      	add	r2, pc, #4	; (adr r2, 8006804 <UART_SetConfig+0x318>)
 8006800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006804:	08006829 	.word	0x08006829
 8006808:	08006847 	.word	0x08006847
 800680c:	08006831 	.word	0x08006831
 8006810:	08006847 	.word	0x08006847
 8006814:	08006837 	.word	0x08006837
 8006818:	08006847 	.word	0x08006847
 800681c:	08006847 	.word	0x08006847
 8006820:	08006847 	.word	0x08006847
 8006824:	0800683f 	.word	0x0800683f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006828:	f7fe feca 	bl	80055c0 <HAL_RCC_GetPCLK1Freq>
 800682c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800682e:	e010      	b.n	8006852 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006830:	4b9e      	ldr	r3, [pc, #632]	; (8006aac <UART_SetConfig+0x5c0>)
 8006832:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006834:	e00d      	b.n	8006852 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006836:	f7fe fe2b 	bl	8005490 <HAL_RCC_GetSysClockFreq>
 800683a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800683c:	e009      	b.n	8006852 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800683e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006842:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006844:	e005      	b.n	8006852 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006846:	2300      	movs	r3, #0
 8006848:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006850:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006854:	2b00      	cmp	r3, #0
 8006856:	f000 8130 	beq.w	8006aba <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800685e:	4a94      	ldr	r2, [pc, #592]	; (8006ab0 <UART_SetConfig+0x5c4>)
 8006860:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006864:	461a      	mov	r2, r3
 8006866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006868:	fbb3 f3f2 	udiv	r3, r3, r2
 800686c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	685a      	ldr	r2, [r3, #4]
 8006872:	4613      	mov	r3, r2
 8006874:	005b      	lsls	r3, r3, #1
 8006876:	4413      	add	r3, r2
 8006878:	69ba      	ldr	r2, [r7, #24]
 800687a:	429a      	cmp	r2, r3
 800687c:	d305      	bcc.n	800688a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006884:	69ba      	ldr	r2, [r7, #24]
 8006886:	429a      	cmp	r2, r3
 8006888:	d903      	bls.n	8006892 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006890:	e113      	b.n	8006aba <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006894:	2200      	movs	r2, #0
 8006896:	60bb      	str	r3, [r7, #8]
 8006898:	60fa      	str	r2, [r7, #12]
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689e:	4a84      	ldr	r2, [pc, #528]	; (8006ab0 <UART_SetConfig+0x5c4>)
 80068a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	2200      	movs	r2, #0
 80068a8:	603b      	str	r3, [r7, #0]
 80068aa:	607a      	str	r2, [r7, #4]
 80068ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80068b4:	f7fa f990 	bl	8000bd8 <__aeabi_uldivmod>
 80068b8:	4602      	mov	r2, r0
 80068ba:	460b      	mov	r3, r1
 80068bc:	4610      	mov	r0, r2
 80068be:	4619      	mov	r1, r3
 80068c0:	f04f 0200 	mov.w	r2, #0
 80068c4:	f04f 0300 	mov.w	r3, #0
 80068c8:	020b      	lsls	r3, r1, #8
 80068ca:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80068ce:	0202      	lsls	r2, r0, #8
 80068d0:	6979      	ldr	r1, [r7, #20]
 80068d2:	6849      	ldr	r1, [r1, #4]
 80068d4:	0849      	lsrs	r1, r1, #1
 80068d6:	2000      	movs	r0, #0
 80068d8:	460c      	mov	r4, r1
 80068da:	4605      	mov	r5, r0
 80068dc:	eb12 0804 	adds.w	r8, r2, r4
 80068e0:	eb43 0905 	adc.w	r9, r3, r5
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	469a      	mov	sl, r3
 80068ec:	4693      	mov	fp, r2
 80068ee:	4652      	mov	r2, sl
 80068f0:	465b      	mov	r3, fp
 80068f2:	4640      	mov	r0, r8
 80068f4:	4649      	mov	r1, r9
 80068f6:	f7fa f96f 	bl	8000bd8 <__aeabi_uldivmod>
 80068fa:	4602      	mov	r2, r0
 80068fc:	460b      	mov	r3, r1
 80068fe:	4613      	mov	r3, r2
 8006900:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006902:	6a3b      	ldr	r3, [r7, #32]
 8006904:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006908:	d308      	bcc.n	800691c <UART_SetConfig+0x430>
 800690a:	6a3b      	ldr	r3, [r7, #32]
 800690c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006910:	d204      	bcs.n	800691c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	6a3a      	ldr	r2, [r7, #32]
 8006918:	60da      	str	r2, [r3, #12]
 800691a:	e0ce      	b.n	8006aba <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800691c:	2301      	movs	r3, #1
 800691e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006922:	e0ca      	b.n	8006aba <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	69db      	ldr	r3, [r3, #28]
 8006928:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800692c:	d166      	bne.n	80069fc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800692e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006932:	2b08      	cmp	r3, #8
 8006934:	d827      	bhi.n	8006986 <UART_SetConfig+0x49a>
 8006936:	a201      	add	r2, pc, #4	; (adr r2, 800693c <UART_SetConfig+0x450>)
 8006938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800693c:	08006961 	.word	0x08006961
 8006940:	08006969 	.word	0x08006969
 8006944:	08006971 	.word	0x08006971
 8006948:	08006987 	.word	0x08006987
 800694c:	08006977 	.word	0x08006977
 8006950:	08006987 	.word	0x08006987
 8006954:	08006987 	.word	0x08006987
 8006958:	08006987 	.word	0x08006987
 800695c:	0800697f 	.word	0x0800697f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006960:	f7fe fe2e 	bl	80055c0 <HAL_RCC_GetPCLK1Freq>
 8006964:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006966:	e014      	b.n	8006992 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006968:	f7fe fe40 	bl	80055ec <HAL_RCC_GetPCLK2Freq>
 800696c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800696e:	e010      	b.n	8006992 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006970:	4b4e      	ldr	r3, [pc, #312]	; (8006aac <UART_SetConfig+0x5c0>)
 8006972:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006974:	e00d      	b.n	8006992 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006976:	f7fe fd8b 	bl	8005490 <HAL_RCC_GetSysClockFreq>
 800697a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800697c:	e009      	b.n	8006992 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800697e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006982:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006984:	e005      	b.n	8006992 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006986:	2300      	movs	r3, #0
 8006988:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006990:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006994:	2b00      	cmp	r3, #0
 8006996:	f000 8090 	beq.w	8006aba <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800699e:	4a44      	ldr	r2, [pc, #272]	; (8006ab0 <UART_SetConfig+0x5c4>)
 80069a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80069a4:	461a      	mov	r2, r3
 80069a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80069ac:	005a      	lsls	r2, r3, #1
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	085b      	lsrs	r3, r3, #1
 80069b4:	441a      	add	r2, r3
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80069be:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069c0:	6a3b      	ldr	r3, [r7, #32]
 80069c2:	2b0f      	cmp	r3, #15
 80069c4:	d916      	bls.n	80069f4 <UART_SetConfig+0x508>
 80069c6:	6a3b      	ldr	r3, [r7, #32]
 80069c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069cc:	d212      	bcs.n	80069f4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069ce:	6a3b      	ldr	r3, [r7, #32]
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	f023 030f 	bic.w	r3, r3, #15
 80069d6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069d8:	6a3b      	ldr	r3, [r7, #32]
 80069da:	085b      	lsrs	r3, r3, #1
 80069dc:	b29b      	uxth	r3, r3
 80069de:	f003 0307 	and.w	r3, r3, #7
 80069e2:	b29a      	uxth	r2, r3
 80069e4:	8bfb      	ldrh	r3, [r7, #30]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	8bfa      	ldrh	r2, [r7, #30]
 80069f0:	60da      	str	r2, [r3, #12]
 80069f2:	e062      	b.n	8006aba <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80069fa:	e05e      	b.n	8006aba <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80069fc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006a00:	2b08      	cmp	r3, #8
 8006a02:	d828      	bhi.n	8006a56 <UART_SetConfig+0x56a>
 8006a04:	a201      	add	r2, pc, #4	; (adr r2, 8006a0c <UART_SetConfig+0x520>)
 8006a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a0a:	bf00      	nop
 8006a0c:	08006a31 	.word	0x08006a31
 8006a10:	08006a39 	.word	0x08006a39
 8006a14:	08006a41 	.word	0x08006a41
 8006a18:	08006a57 	.word	0x08006a57
 8006a1c:	08006a47 	.word	0x08006a47
 8006a20:	08006a57 	.word	0x08006a57
 8006a24:	08006a57 	.word	0x08006a57
 8006a28:	08006a57 	.word	0x08006a57
 8006a2c:	08006a4f 	.word	0x08006a4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a30:	f7fe fdc6 	bl	80055c0 <HAL_RCC_GetPCLK1Freq>
 8006a34:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006a36:	e014      	b.n	8006a62 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a38:	f7fe fdd8 	bl	80055ec <HAL_RCC_GetPCLK2Freq>
 8006a3c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006a3e:	e010      	b.n	8006a62 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a40:	4b1a      	ldr	r3, [pc, #104]	; (8006aac <UART_SetConfig+0x5c0>)
 8006a42:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006a44:	e00d      	b.n	8006a62 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a46:	f7fe fd23 	bl	8005490 <HAL_RCC_GetSysClockFreq>
 8006a4a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006a4c:	e009      	b.n	8006a62 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a52:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006a54:	e005      	b.n	8006a62 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006a56:	2300      	movs	r3, #0
 8006a58:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006a60:	bf00      	nop
    }

    if (pclk != 0U)
 8006a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d028      	beq.n	8006aba <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6c:	4a10      	ldr	r2, [pc, #64]	; (8006ab0 <UART_SetConfig+0x5c4>)
 8006a6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a72:	461a      	mov	r2, r3
 8006a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a76:	fbb3 f2f2 	udiv	r2, r3, r2
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	085b      	lsrs	r3, r3, #1
 8006a80:	441a      	add	r2, r3
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a8a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a8c:	6a3b      	ldr	r3, [r7, #32]
 8006a8e:	2b0f      	cmp	r3, #15
 8006a90:	d910      	bls.n	8006ab4 <UART_SetConfig+0x5c8>
 8006a92:	6a3b      	ldr	r3, [r7, #32]
 8006a94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a98:	d20c      	bcs.n	8006ab4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a9a:	6a3b      	ldr	r3, [r7, #32]
 8006a9c:	b29a      	uxth	r2, r3
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	60da      	str	r2, [r3, #12]
 8006aa4:	e009      	b.n	8006aba <UART_SetConfig+0x5ce>
 8006aa6:	bf00      	nop
 8006aa8:	40008000 	.word	0x40008000
 8006aac:	00f42400 	.word	0x00f42400
 8006ab0:	08009bdc 	.word	0x08009bdc
      }
      else
      {
        ret = HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	2201      	movs	r2, #1
 8006abe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	2200      	movs	r2, #0
 8006ace:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006ad6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3730      	adds	r7, #48	; 0x30
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006ae4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006af0:	f003 0308 	and.w	r3, r3, #8
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d00a      	beq.n	8006b0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	430a      	orrs	r2, r1
 8006b0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b12:	f003 0301 	and.w	r3, r3, #1
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d00a      	beq.n	8006b30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	430a      	orrs	r2, r1
 8006b2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b34:	f003 0302 	and.w	r3, r3, #2
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d00a      	beq.n	8006b52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	430a      	orrs	r2, r1
 8006b50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b56:	f003 0304 	and.w	r3, r3, #4
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00a      	beq.n	8006b74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	430a      	orrs	r2, r1
 8006b72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b78:	f003 0310 	and.w	r3, r3, #16
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d00a      	beq.n	8006b96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	430a      	orrs	r2, r1
 8006b94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b9a:	f003 0320 	and.w	r3, r3, #32
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d00a      	beq.n	8006bb8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	430a      	orrs	r2, r1
 8006bb6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d01a      	beq.n	8006bfa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	430a      	orrs	r2, r1
 8006bd8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006be2:	d10a      	bne.n	8006bfa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	430a      	orrs	r2, r1
 8006bf8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d00a      	beq.n	8006c1c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	430a      	orrs	r2, r1
 8006c1a:	605a      	str	r2, [r3, #4]
  }
}
 8006c1c:	bf00      	nop
 8006c1e:	370c      	adds	r7, #12
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b098      	sub	sp, #96	; 0x60
 8006c2c:	af02      	add	r7, sp, #8
 8006c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c38:	f7fb fbde 	bl	80023f8 <HAL_GetTick>
 8006c3c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 0308 	and.w	r3, r3, #8
 8006c48:	2b08      	cmp	r3, #8
 8006c4a:	d12f      	bne.n	8006cac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c4c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c50:	9300      	str	r3, [sp, #0]
 8006c52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c54:	2200      	movs	r2, #0
 8006c56:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 f88e 	bl	8006d7c <UART_WaitOnFlagUntilTimeout>
 8006c60:	4603      	mov	r3, r0
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d022      	beq.n	8006cac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c6e:	e853 3f00 	ldrex	r3, [r3]
 8006c72:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c7a:	653b      	str	r3, [r7, #80]	; 0x50
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	461a      	mov	r2, r3
 8006c82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c84:	647b      	str	r3, [r7, #68]	; 0x44
 8006c86:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c88:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c8a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c8c:	e841 2300 	strex	r3, r2, [r1]
 8006c90:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d1e6      	bne.n	8006c66 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2220      	movs	r2, #32
 8006c9c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ca8:	2303      	movs	r3, #3
 8006caa:	e063      	b.n	8006d74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f003 0304 	and.w	r3, r3, #4
 8006cb6:	2b04      	cmp	r3, #4
 8006cb8:	d149      	bne.n	8006d4e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006cba:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006cbe:	9300      	str	r3, [sp, #0]
 8006cc0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f000 f857 	bl	8006d7c <UART_WaitOnFlagUntilTimeout>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d03c      	beq.n	8006d4e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cdc:	e853 3f00 	ldrex	r3, [r3]
 8006ce0:	623b      	str	r3, [r7, #32]
   return(result);
 8006ce2:	6a3b      	ldr	r3, [r7, #32]
 8006ce4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ce8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	461a      	mov	r2, r3
 8006cf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cf2:	633b      	str	r3, [r7, #48]	; 0x30
 8006cf4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006cf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cfa:	e841 2300 	strex	r3, r2, [r1]
 8006cfe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1e6      	bne.n	8006cd4 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	3308      	adds	r3, #8
 8006d0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	e853 3f00 	ldrex	r3, [r3]
 8006d14:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f023 0301 	bic.w	r3, r3, #1
 8006d1c:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	3308      	adds	r3, #8
 8006d24:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d26:	61fa      	str	r2, [r7, #28]
 8006d28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d2a:	69b9      	ldr	r1, [r7, #24]
 8006d2c:	69fa      	ldr	r2, [r7, #28]
 8006d2e:	e841 2300 	strex	r3, r2, [r1]
 8006d32:	617b      	str	r3, [r7, #20]
   return(result);
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1e5      	bne.n	8006d06 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2220      	movs	r2, #32
 8006d3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d4a:	2303      	movs	r3, #3
 8006d4c:	e012      	b.n	8006d74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2220      	movs	r2, #32
 8006d52:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2220      	movs	r2, #32
 8006d5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006d72:	2300      	movs	r3, #0
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3758      	adds	r7, #88	; 0x58
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	60f8      	str	r0, [r7, #12]
 8006d84:	60b9      	str	r1, [r7, #8]
 8006d86:	603b      	str	r3, [r7, #0]
 8006d88:	4613      	mov	r3, r2
 8006d8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d8c:	e049      	b.n	8006e22 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d8e:	69bb      	ldr	r3, [r7, #24]
 8006d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d94:	d045      	beq.n	8006e22 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d96:	f7fb fb2f 	bl	80023f8 <HAL_GetTick>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	1ad3      	subs	r3, r2, r3
 8006da0:	69ba      	ldr	r2, [r7, #24]
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d302      	bcc.n	8006dac <UART_WaitOnFlagUntilTimeout+0x30>
 8006da6:	69bb      	ldr	r3, [r7, #24]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d101      	bne.n	8006db0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006dac:	2303      	movs	r3, #3
 8006dae:	e048      	b.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 0304 	and.w	r3, r3, #4
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d031      	beq.n	8006e22 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	69db      	ldr	r3, [r3, #28]
 8006dc4:	f003 0308 	and.w	r3, r3, #8
 8006dc8:	2b08      	cmp	r3, #8
 8006dca:	d110      	bne.n	8006dee <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2208      	movs	r2, #8
 8006dd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006dd4:	68f8      	ldr	r0, [r7, #12]
 8006dd6:	f000 f838 	bl	8006e4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2208      	movs	r2, #8
 8006dde:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2200      	movs	r2, #0
 8006de6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8006dea:	2301      	movs	r3, #1
 8006dec:	e029      	b.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	69db      	ldr	r3, [r3, #28]
 8006df4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006df8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dfc:	d111      	bne.n	8006e22 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e08:	68f8      	ldr	r0, [r7, #12]
 8006e0a:	f000 f81e 	bl	8006e4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2220      	movs	r2, #32
 8006e12:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8006e1e:	2303      	movs	r3, #3
 8006e20:	e00f      	b.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	69da      	ldr	r2, [r3, #28]
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	4013      	ands	r3, r2
 8006e2c:	68ba      	ldr	r2, [r7, #8]
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	bf0c      	ite	eq
 8006e32:	2301      	moveq	r3, #1
 8006e34:	2300      	movne	r3, #0
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	461a      	mov	r2, r3
 8006e3a:	79fb      	ldrb	r3, [r7, #7]
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d0a6      	beq.n	8006d8e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3710      	adds	r7, #16
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e4a:	b480      	push	{r7}
 8006e4c:	b095      	sub	sp, #84	; 0x54
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e5a:	e853 3f00 	ldrex	r3, [r3]
 8006e5e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e62:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e70:	643b      	str	r3, [r7, #64]	; 0x40
 8006e72:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e74:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e76:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e78:	e841 2300 	strex	r3, r2, [r1]
 8006e7c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d1e6      	bne.n	8006e52 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	3308      	adds	r3, #8
 8006e8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8c:	6a3b      	ldr	r3, [r7, #32]
 8006e8e:	e853 3f00 	ldrex	r3, [r3]
 8006e92:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e94:	69fb      	ldr	r3, [r7, #28]
 8006e96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e9a:	f023 0301 	bic.w	r3, r3, #1
 8006e9e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	3308      	adds	r3, #8
 8006ea6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ea8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006eaa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006eae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006eb0:	e841 2300 	strex	r3, r2, [r1]
 8006eb4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1e3      	bne.n	8006e84 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d118      	bne.n	8006ef6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	e853 3f00 	ldrex	r3, [r3]
 8006ed0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	f023 0310 	bic.w	r3, r3, #16
 8006ed8:	647b      	str	r3, [r7, #68]	; 0x44
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	461a      	mov	r2, r3
 8006ee0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ee2:	61bb      	str	r3, [r7, #24]
 8006ee4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee6:	6979      	ldr	r1, [r7, #20]
 8006ee8:	69ba      	ldr	r2, [r7, #24]
 8006eea:	e841 2300 	strex	r3, r2, [r1]
 8006eee:	613b      	str	r3, [r7, #16]
   return(result);
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d1e6      	bne.n	8006ec4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2220      	movs	r2, #32
 8006efa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2200      	movs	r2, #0
 8006f02:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2200      	movs	r2, #0
 8006f08:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006f0a:	bf00      	nop
 8006f0c:	3754      	adds	r7, #84	; 0x54
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr

08006f16 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006f16:	b480      	push	{r7}
 8006f18:	b085      	sub	sp, #20
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	d101      	bne.n	8006f2c <HAL_UARTEx_DisableFifoMode+0x16>
 8006f28:	2302      	movs	r3, #2
 8006f2a:	e027      	b.n	8006f7c <HAL_UARTEx_DisableFifoMode+0x66>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2224      	movs	r2, #36	; 0x24
 8006f38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f022 0201 	bic.w	r2, r2, #1
 8006f52:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006f5a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2220      	movs	r2, #32
 8006f6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3714      	adds	r7, #20
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b084      	sub	sp, #16
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
 8006f90:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d101      	bne.n	8006fa0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006f9c:	2302      	movs	r3, #2
 8006f9e:	e02d      	b.n	8006ffc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2224      	movs	r2, #36	; 0x24
 8006fac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f022 0201 	bic.w	r2, r2, #1
 8006fc6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	683a      	ldr	r2, [r7, #0]
 8006fd8:	430a      	orrs	r2, r1
 8006fda:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f000 f84f 	bl	8007080 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	68fa      	ldr	r2, [r7, #12]
 8006fe8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2220      	movs	r2, #32
 8006fee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006ffa:	2300      	movs	r3, #0
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	3710      	adds	r7, #16
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b084      	sub	sp, #16
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007014:	2b01      	cmp	r3, #1
 8007016:	d101      	bne.n	800701c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007018:	2302      	movs	r3, #2
 800701a:	e02d      	b.n	8007078 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2224      	movs	r2, #36	; 0x24
 8007028:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f022 0201 	bic.w	r2, r2, #1
 8007042:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	683a      	ldr	r2, [r7, #0]
 8007054:	430a      	orrs	r2, r1
 8007056:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 f811 	bl	8007080 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68fa      	ldr	r2, [r7, #12]
 8007064:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2220      	movs	r2, #32
 800706a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007080:	b480      	push	{r7}
 8007082:	b085      	sub	sp, #20
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800708c:	2b00      	cmp	r3, #0
 800708e:	d108      	bne.n	80070a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2201      	movs	r2, #1
 8007094:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2201      	movs	r2, #1
 800709c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80070a0:	e031      	b.n	8007106 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80070a2:	2308      	movs	r3, #8
 80070a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80070a6:	2308      	movs	r3, #8
 80070a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	0e5b      	lsrs	r3, r3, #25
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	f003 0307 	and.w	r3, r3, #7
 80070b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	0f5b      	lsrs	r3, r3, #29
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	f003 0307 	and.w	r3, r3, #7
 80070c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80070ca:	7bbb      	ldrb	r3, [r7, #14]
 80070cc:	7b3a      	ldrb	r2, [r7, #12]
 80070ce:	4911      	ldr	r1, [pc, #68]	; (8007114 <UARTEx_SetNbDataToProcess+0x94>)
 80070d0:	5c8a      	ldrb	r2, [r1, r2]
 80070d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80070d6:	7b3a      	ldrb	r2, [r7, #12]
 80070d8:	490f      	ldr	r1, [pc, #60]	; (8007118 <UARTEx_SetNbDataToProcess+0x98>)
 80070da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80070dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80070e0:	b29a      	uxth	r2, r3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80070e8:	7bfb      	ldrb	r3, [r7, #15]
 80070ea:	7b7a      	ldrb	r2, [r7, #13]
 80070ec:	4909      	ldr	r1, [pc, #36]	; (8007114 <UARTEx_SetNbDataToProcess+0x94>)
 80070ee:	5c8a      	ldrb	r2, [r1, r2]
 80070f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80070f4:	7b7a      	ldrb	r2, [r7, #13]
 80070f6:	4908      	ldr	r1, [pc, #32]	; (8007118 <UARTEx_SetNbDataToProcess+0x98>)
 80070f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80070fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80070fe:	b29a      	uxth	r2, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007106:	bf00      	nop
 8007108:	3714      	adds	r7, #20
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop
 8007114:	08009bf4 	.word	0x08009bf4
 8007118:	08009bfc 	.word	0x08009bfc

0800711c <__cvt>:
 800711c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007120:	ec55 4b10 	vmov	r4, r5, d0
 8007124:	2d00      	cmp	r5, #0
 8007126:	460e      	mov	r6, r1
 8007128:	4619      	mov	r1, r3
 800712a:	462b      	mov	r3, r5
 800712c:	bfbb      	ittet	lt
 800712e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007132:	461d      	movlt	r5, r3
 8007134:	2300      	movge	r3, #0
 8007136:	232d      	movlt	r3, #45	; 0x2d
 8007138:	700b      	strb	r3, [r1, #0]
 800713a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800713c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007140:	4691      	mov	r9, r2
 8007142:	f023 0820 	bic.w	r8, r3, #32
 8007146:	bfbc      	itt	lt
 8007148:	4622      	movlt	r2, r4
 800714a:	4614      	movlt	r4, r2
 800714c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007150:	d005      	beq.n	800715e <__cvt+0x42>
 8007152:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007156:	d100      	bne.n	800715a <__cvt+0x3e>
 8007158:	3601      	adds	r6, #1
 800715a:	2102      	movs	r1, #2
 800715c:	e000      	b.n	8007160 <__cvt+0x44>
 800715e:	2103      	movs	r1, #3
 8007160:	ab03      	add	r3, sp, #12
 8007162:	9301      	str	r3, [sp, #4]
 8007164:	ab02      	add	r3, sp, #8
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	ec45 4b10 	vmov	d0, r4, r5
 800716c:	4653      	mov	r3, sl
 800716e:	4632      	mov	r2, r6
 8007170:	f000 ff4a 	bl	8008008 <_dtoa_r>
 8007174:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007178:	4607      	mov	r7, r0
 800717a:	d102      	bne.n	8007182 <__cvt+0x66>
 800717c:	f019 0f01 	tst.w	r9, #1
 8007180:	d022      	beq.n	80071c8 <__cvt+0xac>
 8007182:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007186:	eb07 0906 	add.w	r9, r7, r6
 800718a:	d110      	bne.n	80071ae <__cvt+0x92>
 800718c:	783b      	ldrb	r3, [r7, #0]
 800718e:	2b30      	cmp	r3, #48	; 0x30
 8007190:	d10a      	bne.n	80071a8 <__cvt+0x8c>
 8007192:	2200      	movs	r2, #0
 8007194:	2300      	movs	r3, #0
 8007196:	4620      	mov	r0, r4
 8007198:	4629      	mov	r1, r5
 800719a:	f7f9 fcad 	bl	8000af8 <__aeabi_dcmpeq>
 800719e:	b918      	cbnz	r0, 80071a8 <__cvt+0x8c>
 80071a0:	f1c6 0601 	rsb	r6, r6, #1
 80071a4:	f8ca 6000 	str.w	r6, [sl]
 80071a8:	f8da 3000 	ldr.w	r3, [sl]
 80071ac:	4499      	add	r9, r3
 80071ae:	2200      	movs	r2, #0
 80071b0:	2300      	movs	r3, #0
 80071b2:	4620      	mov	r0, r4
 80071b4:	4629      	mov	r1, r5
 80071b6:	f7f9 fc9f 	bl	8000af8 <__aeabi_dcmpeq>
 80071ba:	b108      	cbz	r0, 80071c0 <__cvt+0xa4>
 80071bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80071c0:	2230      	movs	r2, #48	; 0x30
 80071c2:	9b03      	ldr	r3, [sp, #12]
 80071c4:	454b      	cmp	r3, r9
 80071c6:	d307      	bcc.n	80071d8 <__cvt+0xbc>
 80071c8:	9b03      	ldr	r3, [sp, #12]
 80071ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80071cc:	1bdb      	subs	r3, r3, r7
 80071ce:	4638      	mov	r0, r7
 80071d0:	6013      	str	r3, [r2, #0]
 80071d2:	b004      	add	sp, #16
 80071d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071d8:	1c59      	adds	r1, r3, #1
 80071da:	9103      	str	r1, [sp, #12]
 80071dc:	701a      	strb	r2, [r3, #0]
 80071de:	e7f0      	b.n	80071c2 <__cvt+0xa6>

080071e0 <__exponent>:
 80071e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071e2:	4603      	mov	r3, r0
 80071e4:	2900      	cmp	r1, #0
 80071e6:	bfb8      	it	lt
 80071e8:	4249      	neglt	r1, r1
 80071ea:	f803 2b02 	strb.w	r2, [r3], #2
 80071ee:	bfb4      	ite	lt
 80071f0:	222d      	movlt	r2, #45	; 0x2d
 80071f2:	222b      	movge	r2, #43	; 0x2b
 80071f4:	2909      	cmp	r1, #9
 80071f6:	7042      	strb	r2, [r0, #1]
 80071f8:	dd2a      	ble.n	8007250 <__exponent+0x70>
 80071fa:	f10d 0207 	add.w	r2, sp, #7
 80071fe:	4617      	mov	r7, r2
 8007200:	260a      	movs	r6, #10
 8007202:	4694      	mov	ip, r2
 8007204:	fb91 f5f6 	sdiv	r5, r1, r6
 8007208:	fb06 1415 	mls	r4, r6, r5, r1
 800720c:	3430      	adds	r4, #48	; 0x30
 800720e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007212:	460c      	mov	r4, r1
 8007214:	2c63      	cmp	r4, #99	; 0x63
 8007216:	f102 32ff 	add.w	r2, r2, #4294967295
 800721a:	4629      	mov	r1, r5
 800721c:	dcf1      	bgt.n	8007202 <__exponent+0x22>
 800721e:	3130      	adds	r1, #48	; 0x30
 8007220:	f1ac 0402 	sub.w	r4, ip, #2
 8007224:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007228:	1c41      	adds	r1, r0, #1
 800722a:	4622      	mov	r2, r4
 800722c:	42ba      	cmp	r2, r7
 800722e:	d30a      	bcc.n	8007246 <__exponent+0x66>
 8007230:	f10d 0209 	add.w	r2, sp, #9
 8007234:	eba2 020c 	sub.w	r2, r2, ip
 8007238:	42bc      	cmp	r4, r7
 800723a:	bf88      	it	hi
 800723c:	2200      	movhi	r2, #0
 800723e:	4413      	add	r3, r2
 8007240:	1a18      	subs	r0, r3, r0
 8007242:	b003      	add	sp, #12
 8007244:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007246:	f812 5b01 	ldrb.w	r5, [r2], #1
 800724a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800724e:	e7ed      	b.n	800722c <__exponent+0x4c>
 8007250:	2330      	movs	r3, #48	; 0x30
 8007252:	3130      	adds	r1, #48	; 0x30
 8007254:	7083      	strb	r3, [r0, #2]
 8007256:	70c1      	strb	r1, [r0, #3]
 8007258:	1d03      	adds	r3, r0, #4
 800725a:	e7f1      	b.n	8007240 <__exponent+0x60>

0800725c <_printf_float>:
 800725c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007260:	ed2d 8b02 	vpush	{d8}
 8007264:	b08d      	sub	sp, #52	; 0x34
 8007266:	460c      	mov	r4, r1
 8007268:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800726c:	4616      	mov	r6, r2
 800726e:	461f      	mov	r7, r3
 8007270:	4605      	mov	r5, r0
 8007272:	f000 fdc9 	bl	8007e08 <_localeconv_r>
 8007276:	f8d0 a000 	ldr.w	sl, [r0]
 800727a:	4650      	mov	r0, sl
 800727c:	f7f9 f810 	bl	80002a0 <strlen>
 8007280:	2300      	movs	r3, #0
 8007282:	930a      	str	r3, [sp, #40]	; 0x28
 8007284:	6823      	ldr	r3, [r4, #0]
 8007286:	9305      	str	r3, [sp, #20]
 8007288:	f8d8 3000 	ldr.w	r3, [r8]
 800728c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007290:	3307      	adds	r3, #7
 8007292:	f023 0307 	bic.w	r3, r3, #7
 8007296:	f103 0208 	add.w	r2, r3, #8
 800729a:	f8c8 2000 	str.w	r2, [r8]
 800729e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80072a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80072a6:	9307      	str	r3, [sp, #28]
 80072a8:	f8cd 8018 	str.w	r8, [sp, #24]
 80072ac:	ee08 0a10 	vmov	s16, r0
 80072b0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80072b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072b8:	4b9e      	ldr	r3, [pc, #632]	; (8007534 <_printf_float+0x2d8>)
 80072ba:	f04f 32ff 	mov.w	r2, #4294967295
 80072be:	f7f9 fc4d 	bl	8000b5c <__aeabi_dcmpun>
 80072c2:	bb88      	cbnz	r0, 8007328 <_printf_float+0xcc>
 80072c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072c8:	4b9a      	ldr	r3, [pc, #616]	; (8007534 <_printf_float+0x2d8>)
 80072ca:	f04f 32ff 	mov.w	r2, #4294967295
 80072ce:	f7f9 fc27 	bl	8000b20 <__aeabi_dcmple>
 80072d2:	bb48      	cbnz	r0, 8007328 <_printf_float+0xcc>
 80072d4:	2200      	movs	r2, #0
 80072d6:	2300      	movs	r3, #0
 80072d8:	4640      	mov	r0, r8
 80072da:	4649      	mov	r1, r9
 80072dc:	f7f9 fc16 	bl	8000b0c <__aeabi_dcmplt>
 80072e0:	b110      	cbz	r0, 80072e8 <_printf_float+0x8c>
 80072e2:	232d      	movs	r3, #45	; 0x2d
 80072e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072e8:	4a93      	ldr	r2, [pc, #588]	; (8007538 <_printf_float+0x2dc>)
 80072ea:	4b94      	ldr	r3, [pc, #592]	; (800753c <_printf_float+0x2e0>)
 80072ec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80072f0:	bf94      	ite	ls
 80072f2:	4690      	movls	r8, r2
 80072f4:	4698      	movhi	r8, r3
 80072f6:	2303      	movs	r3, #3
 80072f8:	6123      	str	r3, [r4, #16]
 80072fa:	9b05      	ldr	r3, [sp, #20]
 80072fc:	f023 0304 	bic.w	r3, r3, #4
 8007300:	6023      	str	r3, [r4, #0]
 8007302:	f04f 0900 	mov.w	r9, #0
 8007306:	9700      	str	r7, [sp, #0]
 8007308:	4633      	mov	r3, r6
 800730a:	aa0b      	add	r2, sp, #44	; 0x2c
 800730c:	4621      	mov	r1, r4
 800730e:	4628      	mov	r0, r5
 8007310:	f000 f9da 	bl	80076c8 <_printf_common>
 8007314:	3001      	adds	r0, #1
 8007316:	f040 8090 	bne.w	800743a <_printf_float+0x1de>
 800731a:	f04f 30ff 	mov.w	r0, #4294967295
 800731e:	b00d      	add	sp, #52	; 0x34
 8007320:	ecbd 8b02 	vpop	{d8}
 8007324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007328:	4642      	mov	r2, r8
 800732a:	464b      	mov	r3, r9
 800732c:	4640      	mov	r0, r8
 800732e:	4649      	mov	r1, r9
 8007330:	f7f9 fc14 	bl	8000b5c <__aeabi_dcmpun>
 8007334:	b140      	cbz	r0, 8007348 <_printf_float+0xec>
 8007336:	464b      	mov	r3, r9
 8007338:	2b00      	cmp	r3, #0
 800733a:	bfbc      	itt	lt
 800733c:	232d      	movlt	r3, #45	; 0x2d
 800733e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007342:	4a7f      	ldr	r2, [pc, #508]	; (8007540 <_printf_float+0x2e4>)
 8007344:	4b7f      	ldr	r3, [pc, #508]	; (8007544 <_printf_float+0x2e8>)
 8007346:	e7d1      	b.n	80072ec <_printf_float+0x90>
 8007348:	6863      	ldr	r3, [r4, #4]
 800734a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800734e:	9206      	str	r2, [sp, #24]
 8007350:	1c5a      	adds	r2, r3, #1
 8007352:	d13f      	bne.n	80073d4 <_printf_float+0x178>
 8007354:	2306      	movs	r3, #6
 8007356:	6063      	str	r3, [r4, #4]
 8007358:	9b05      	ldr	r3, [sp, #20]
 800735a:	6861      	ldr	r1, [r4, #4]
 800735c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007360:	2300      	movs	r3, #0
 8007362:	9303      	str	r3, [sp, #12]
 8007364:	ab0a      	add	r3, sp, #40	; 0x28
 8007366:	e9cd b301 	strd	fp, r3, [sp, #4]
 800736a:	ab09      	add	r3, sp, #36	; 0x24
 800736c:	ec49 8b10 	vmov	d0, r8, r9
 8007370:	9300      	str	r3, [sp, #0]
 8007372:	6022      	str	r2, [r4, #0]
 8007374:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007378:	4628      	mov	r0, r5
 800737a:	f7ff fecf 	bl	800711c <__cvt>
 800737e:	9b06      	ldr	r3, [sp, #24]
 8007380:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007382:	2b47      	cmp	r3, #71	; 0x47
 8007384:	4680      	mov	r8, r0
 8007386:	d108      	bne.n	800739a <_printf_float+0x13e>
 8007388:	1cc8      	adds	r0, r1, #3
 800738a:	db02      	blt.n	8007392 <_printf_float+0x136>
 800738c:	6863      	ldr	r3, [r4, #4]
 800738e:	4299      	cmp	r1, r3
 8007390:	dd41      	ble.n	8007416 <_printf_float+0x1ba>
 8007392:	f1ab 0302 	sub.w	r3, fp, #2
 8007396:	fa5f fb83 	uxtb.w	fp, r3
 800739a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800739e:	d820      	bhi.n	80073e2 <_printf_float+0x186>
 80073a0:	3901      	subs	r1, #1
 80073a2:	465a      	mov	r2, fp
 80073a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80073a8:	9109      	str	r1, [sp, #36]	; 0x24
 80073aa:	f7ff ff19 	bl	80071e0 <__exponent>
 80073ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073b0:	1813      	adds	r3, r2, r0
 80073b2:	2a01      	cmp	r2, #1
 80073b4:	4681      	mov	r9, r0
 80073b6:	6123      	str	r3, [r4, #16]
 80073b8:	dc02      	bgt.n	80073c0 <_printf_float+0x164>
 80073ba:	6822      	ldr	r2, [r4, #0]
 80073bc:	07d2      	lsls	r2, r2, #31
 80073be:	d501      	bpl.n	80073c4 <_printf_float+0x168>
 80073c0:	3301      	adds	r3, #1
 80073c2:	6123      	str	r3, [r4, #16]
 80073c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d09c      	beq.n	8007306 <_printf_float+0xaa>
 80073cc:	232d      	movs	r3, #45	; 0x2d
 80073ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073d2:	e798      	b.n	8007306 <_printf_float+0xaa>
 80073d4:	9a06      	ldr	r2, [sp, #24]
 80073d6:	2a47      	cmp	r2, #71	; 0x47
 80073d8:	d1be      	bne.n	8007358 <_printf_float+0xfc>
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d1bc      	bne.n	8007358 <_printf_float+0xfc>
 80073de:	2301      	movs	r3, #1
 80073e0:	e7b9      	b.n	8007356 <_printf_float+0xfa>
 80073e2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80073e6:	d118      	bne.n	800741a <_printf_float+0x1be>
 80073e8:	2900      	cmp	r1, #0
 80073ea:	6863      	ldr	r3, [r4, #4]
 80073ec:	dd0b      	ble.n	8007406 <_printf_float+0x1aa>
 80073ee:	6121      	str	r1, [r4, #16]
 80073f0:	b913      	cbnz	r3, 80073f8 <_printf_float+0x19c>
 80073f2:	6822      	ldr	r2, [r4, #0]
 80073f4:	07d0      	lsls	r0, r2, #31
 80073f6:	d502      	bpl.n	80073fe <_printf_float+0x1a2>
 80073f8:	3301      	adds	r3, #1
 80073fa:	440b      	add	r3, r1
 80073fc:	6123      	str	r3, [r4, #16]
 80073fe:	65a1      	str	r1, [r4, #88]	; 0x58
 8007400:	f04f 0900 	mov.w	r9, #0
 8007404:	e7de      	b.n	80073c4 <_printf_float+0x168>
 8007406:	b913      	cbnz	r3, 800740e <_printf_float+0x1b2>
 8007408:	6822      	ldr	r2, [r4, #0]
 800740a:	07d2      	lsls	r2, r2, #31
 800740c:	d501      	bpl.n	8007412 <_printf_float+0x1b6>
 800740e:	3302      	adds	r3, #2
 8007410:	e7f4      	b.n	80073fc <_printf_float+0x1a0>
 8007412:	2301      	movs	r3, #1
 8007414:	e7f2      	b.n	80073fc <_printf_float+0x1a0>
 8007416:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800741a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800741c:	4299      	cmp	r1, r3
 800741e:	db05      	blt.n	800742c <_printf_float+0x1d0>
 8007420:	6823      	ldr	r3, [r4, #0]
 8007422:	6121      	str	r1, [r4, #16]
 8007424:	07d8      	lsls	r0, r3, #31
 8007426:	d5ea      	bpl.n	80073fe <_printf_float+0x1a2>
 8007428:	1c4b      	adds	r3, r1, #1
 800742a:	e7e7      	b.n	80073fc <_printf_float+0x1a0>
 800742c:	2900      	cmp	r1, #0
 800742e:	bfd4      	ite	le
 8007430:	f1c1 0202 	rsble	r2, r1, #2
 8007434:	2201      	movgt	r2, #1
 8007436:	4413      	add	r3, r2
 8007438:	e7e0      	b.n	80073fc <_printf_float+0x1a0>
 800743a:	6823      	ldr	r3, [r4, #0]
 800743c:	055a      	lsls	r2, r3, #21
 800743e:	d407      	bmi.n	8007450 <_printf_float+0x1f4>
 8007440:	6923      	ldr	r3, [r4, #16]
 8007442:	4642      	mov	r2, r8
 8007444:	4631      	mov	r1, r6
 8007446:	4628      	mov	r0, r5
 8007448:	47b8      	blx	r7
 800744a:	3001      	adds	r0, #1
 800744c:	d12c      	bne.n	80074a8 <_printf_float+0x24c>
 800744e:	e764      	b.n	800731a <_printf_float+0xbe>
 8007450:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007454:	f240 80e0 	bls.w	8007618 <_printf_float+0x3bc>
 8007458:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800745c:	2200      	movs	r2, #0
 800745e:	2300      	movs	r3, #0
 8007460:	f7f9 fb4a 	bl	8000af8 <__aeabi_dcmpeq>
 8007464:	2800      	cmp	r0, #0
 8007466:	d034      	beq.n	80074d2 <_printf_float+0x276>
 8007468:	4a37      	ldr	r2, [pc, #220]	; (8007548 <_printf_float+0x2ec>)
 800746a:	2301      	movs	r3, #1
 800746c:	4631      	mov	r1, r6
 800746e:	4628      	mov	r0, r5
 8007470:	47b8      	blx	r7
 8007472:	3001      	adds	r0, #1
 8007474:	f43f af51 	beq.w	800731a <_printf_float+0xbe>
 8007478:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800747c:	429a      	cmp	r2, r3
 800747e:	db02      	blt.n	8007486 <_printf_float+0x22a>
 8007480:	6823      	ldr	r3, [r4, #0]
 8007482:	07d8      	lsls	r0, r3, #31
 8007484:	d510      	bpl.n	80074a8 <_printf_float+0x24c>
 8007486:	ee18 3a10 	vmov	r3, s16
 800748a:	4652      	mov	r2, sl
 800748c:	4631      	mov	r1, r6
 800748e:	4628      	mov	r0, r5
 8007490:	47b8      	blx	r7
 8007492:	3001      	adds	r0, #1
 8007494:	f43f af41 	beq.w	800731a <_printf_float+0xbe>
 8007498:	f04f 0800 	mov.w	r8, #0
 800749c:	f104 091a 	add.w	r9, r4, #26
 80074a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074a2:	3b01      	subs	r3, #1
 80074a4:	4543      	cmp	r3, r8
 80074a6:	dc09      	bgt.n	80074bc <_printf_float+0x260>
 80074a8:	6823      	ldr	r3, [r4, #0]
 80074aa:	079b      	lsls	r3, r3, #30
 80074ac:	f100 8107 	bmi.w	80076be <_printf_float+0x462>
 80074b0:	68e0      	ldr	r0, [r4, #12]
 80074b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074b4:	4298      	cmp	r0, r3
 80074b6:	bfb8      	it	lt
 80074b8:	4618      	movlt	r0, r3
 80074ba:	e730      	b.n	800731e <_printf_float+0xc2>
 80074bc:	2301      	movs	r3, #1
 80074be:	464a      	mov	r2, r9
 80074c0:	4631      	mov	r1, r6
 80074c2:	4628      	mov	r0, r5
 80074c4:	47b8      	blx	r7
 80074c6:	3001      	adds	r0, #1
 80074c8:	f43f af27 	beq.w	800731a <_printf_float+0xbe>
 80074cc:	f108 0801 	add.w	r8, r8, #1
 80074d0:	e7e6      	b.n	80074a0 <_printf_float+0x244>
 80074d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	dc39      	bgt.n	800754c <_printf_float+0x2f0>
 80074d8:	4a1b      	ldr	r2, [pc, #108]	; (8007548 <_printf_float+0x2ec>)
 80074da:	2301      	movs	r3, #1
 80074dc:	4631      	mov	r1, r6
 80074de:	4628      	mov	r0, r5
 80074e0:	47b8      	blx	r7
 80074e2:	3001      	adds	r0, #1
 80074e4:	f43f af19 	beq.w	800731a <_printf_float+0xbe>
 80074e8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80074ec:	4313      	orrs	r3, r2
 80074ee:	d102      	bne.n	80074f6 <_printf_float+0x29a>
 80074f0:	6823      	ldr	r3, [r4, #0]
 80074f2:	07d9      	lsls	r1, r3, #31
 80074f4:	d5d8      	bpl.n	80074a8 <_printf_float+0x24c>
 80074f6:	ee18 3a10 	vmov	r3, s16
 80074fa:	4652      	mov	r2, sl
 80074fc:	4631      	mov	r1, r6
 80074fe:	4628      	mov	r0, r5
 8007500:	47b8      	blx	r7
 8007502:	3001      	adds	r0, #1
 8007504:	f43f af09 	beq.w	800731a <_printf_float+0xbe>
 8007508:	f04f 0900 	mov.w	r9, #0
 800750c:	f104 0a1a 	add.w	sl, r4, #26
 8007510:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007512:	425b      	negs	r3, r3
 8007514:	454b      	cmp	r3, r9
 8007516:	dc01      	bgt.n	800751c <_printf_float+0x2c0>
 8007518:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800751a:	e792      	b.n	8007442 <_printf_float+0x1e6>
 800751c:	2301      	movs	r3, #1
 800751e:	4652      	mov	r2, sl
 8007520:	4631      	mov	r1, r6
 8007522:	4628      	mov	r0, r5
 8007524:	47b8      	blx	r7
 8007526:	3001      	adds	r0, #1
 8007528:	f43f aef7 	beq.w	800731a <_printf_float+0xbe>
 800752c:	f109 0901 	add.w	r9, r9, #1
 8007530:	e7ee      	b.n	8007510 <_printf_float+0x2b4>
 8007532:	bf00      	nop
 8007534:	7fefffff 	.word	0x7fefffff
 8007538:	08009c04 	.word	0x08009c04
 800753c:	08009c08 	.word	0x08009c08
 8007540:	08009c0c 	.word	0x08009c0c
 8007544:	08009c10 	.word	0x08009c10
 8007548:	08009c14 	.word	0x08009c14
 800754c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800754e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007550:	429a      	cmp	r2, r3
 8007552:	bfa8      	it	ge
 8007554:	461a      	movge	r2, r3
 8007556:	2a00      	cmp	r2, #0
 8007558:	4691      	mov	r9, r2
 800755a:	dc37      	bgt.n	80075cc <_printf_float+0x370>
 800755c:	f04f 0b00 	mov.w	fp, #0
 8007560:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007564:	f104 021a 	add.w	r2, r4, #26
 8007568:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800756a:	9305      	str	r3, [sp, #20]
 800756c:	eba3 0309 	sub.w	r3, r3, r9
 8007570:	455b      	cmp	r3, fp
 8007572:	dc33      	bgt.n	80075dc <_printf_float+0x380>
 8007574:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007578:	429a      	cmp	r2, r3
 800757a:	db3b      	blt.n	80075f4 <_printf_float+0x398>
 800757c:	6823      	ldr	r3, [r4, #0]
 800757e:	07da      	lsls	r2, r3, #31
 8007580:	d438      	bmi.n	80075f4 <_printf_float+0x398>
 8007582:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007586:	eba2 0903 	sub.w	r9, r2, r3
 800758a:	9b05      	ldr	r3, [sp, #20]
 800758c:	1ad2      	subs	r2, r2, r3
 800758e:	4591      	cmp	r9, r2
 8007590:	bfa8      	it	ge
 8007592:	4691      	movge	r9, r2
 8007594:	f1b9 0f00 	cmp.w	r9, #0
 8007598:	dc35      	bgt.n	8007606 <_printf_float+0x3aa>
 800759a:	f04f 0800 	mov.w	r8, #0
 800759e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075a2:	f104 0a1a 	add.w	sl, r4, #26
 80075a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80075aa:	1a9b      	subs	r3, r3, r2
 80075ac:	eba3 0309 	sub.w	r3, r3, r9
 80075b0:	4543      	cmp	r3, r8
 80075b2:	f77f af79 	ble.w	80074a8 <_printf_float+0x24c>
 80075b6:	2301      	movs	r3, #1
 80075b8:	4652      	mov	r2, sl
 80075ba:	4631      	mov	r1, r6
 80075bc:	4628      	mov	r0, r5
 80075be:	47b8      	blx	r7
 80075c0:	3001      	adds	r0, #1
 80075c2:	f43f aeaa 	beq.w	800731a <_printf_float+0xbe>
 80075c6:	f108 0801 	add.w	r8, r8, #1
 80075ca:	e7ec      	b.n	80075a6 <_printf_float+0x34a>
 80075cc:	4613      	mov	r3, r2
 80075ce:	4631      	mov	r1, r6
 80075d0:	4642      	mov	r2, r8
 80075d2:	4628      	mov	r0, r5
 80075d4:	47b8      	blx	r7
 80075d6:	3001      	adds	r0, #1
 80075d8:	d1c0      	bne.n	800755c <_printf_float+0x300>
 80075da:	e69e      	b.n	800731a <_printf_float+0xbe>
 80075dc:	2301      	movs	r3, #1
 80075de:	4631      	mov	r1, r6
 80075e0:	4628      	mov	r0, r5
 80075e2:	9205      	str	r2, [sp, #20]
 80075e4:	47b8      	blx	r7
 80075e6:	3001      	adds	r0, #1
 80075e8:	f43f ae97 	beq.w	800731a <_printf_float+0xbe>
 80075ec:	9a05      	ldr	r2, [sp, #20]
 80075ee:	f10b 0b01 	add.w	fp, fp, #1
 80075f2:	e7b9      	b.n	8007568 <_printf_float+0x30c>
 80075f4:	ee18 3a10 	vmov	r3, s16
 80075f8:	4652      	mov	r2, sl
 80075fa:	4631      	mov	r1, r6
 80075fc:	4628      	mov	r0, r5
 80075fe:	47b8      	blx	r7
 8007600:	3001      	adds	r0, #1
 8007602:	d1be      	bne.n	8007582 <_printf_float+0x326>
 8007604:	e689      	b.n	800731a <_printf_float+0xbe>
 8007606:	9a05      	ldr	r2, [sp, #20]
 8007608:	464b      	mov	r3, r9
 800760a:	4442      	add	r2, r8
 800760c:	4631      	mov	r1, r6
 800760e:	4628      	mov	r0, r5
 8007610:	47b8      	blx	r7
 8007612:	3001      	adds	r0, #1
 8007614:	d1c1      	bne.n	800759a <_printf_float+0x33e>
 8007616:	e680      	b.n	800731a <_printf_float+0xbe>
 8007618:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800761a:	2a01      	cmp	r2, #1
 800761c:	dc01      	bgt.n	8007622 <_printf_float+0x3c6>
 800761e:	07db      	lsls	r3, r3, #31
 8007620:	d53a      	bpl.n	8007698 <_printf_float+0x43c>
 8007622:	2301      	movs	r3, #1
 8007624:	4642      	mov	r2, r8
 8007626:	4631      	mov	r1, r6
 8007628:	4628      	mov	r0, r5
 800762a:	47b8      	blx	r7
 800762c:	3001      	adds	r0, #1
 800762e:	f43f ae74 	beq.w	800731a <_printf_float+0xbe>
 8007632:	ee18 3a10 	vmov	r3, s16
 8007636:	4652      	mov	r2, sl
 8007638:	4631      	mov	r1, r6
 800763a:	4628      	mov	r0, r5
 800763c:	47b8      	blx	r7
 800763e:	3001      	adds	r0, #1
 8007640:	f43f ae6b 	beq.w	800731a <_printf_float+0xbe>
 8007644:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007648:	2200      	movs	r2, #0
 800764a:	2300      	movs	r3, #0
 800764c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007650:	f7f9 fa52 	bl	8000af8 <__aeabi_dcmpeq>
 8007654:	b9d8      	cbnz	r0, 800768e <_printf_float+0x432>
 8007656:	f10a 33ff 	add.w	r3, sl, #4294967295
 800765a:	f108 0201 	add.w	r2, r8, #1
 800765e:	4631      	mov	r1, r6
 8007660:	4628      	mov	r0, r5
 8007662:	47b8      	blx	r7
 8007664:	3001      	adds	r0, #1
 8007666:	d10e      	bne.n	8007686 <_printf_float+0x42a>
 8007668:	e657      	b.n	800731a <_printf_float+0xbe>
 800766a:	2301      	movs	r3, #1
 800766c:	4652      	mov	r2, sl
 800766e:	4631      	mov	r1, r6
 8007670:	4628      	mov	r0, r5
 8007672:	47b8      	blx	r7
 8007674:	3001      	adds	r0, #1
 8007676:	f43f ae50 	beq.w	800731a <_printf_float+0xbe>
 800767a:	f108 0801 	add.w	r8, r8, #1
 800767e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007680:	3b01      	subs	r3, #1
 8007682:	4543      	cmp	r3, r8
 8007684:	dcf1      	bgt.n	800766a <_printf_float+0x40e>
 8007686:	464b      	mov	r3, r9
 8007688:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800768c:	e6da      	b.n	8007444 <_printf_float+0x1e8>
 800768e:	f04f 0800 	mov.w	r8, #0
 8007692:	f104 0a1a 	add.w	sl, r4, #26
 8007696:	e7f2      	b.n	800767e <_printf_float+0x422>
 8007698:	2301      	movs	r3, #1
 800769a:	4642      	mov	r2, r8
 800769c:	e7df      	b.n	800765e <_printf_float+0x402>
 800769e:	2301      	movs	r3, #1
 80076a0:	464a      	mov	r2, r9
 80076a2:	4631      	mov	r1, r6
 80076a4:	4628      	mov	r0, r5
 80076a6:	47b8      	blx	r7
 80076a8:	3001      	adds	r0, #1
 80076aa:	f43f ae36 	beq.w	800731a <_printf_float+0xbe>
 80076ae:	f108 0801 	add.w	r8, r8, #1
 80076b2:	68e3      	ldr	r3, [r4, #12]
 80076b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80076b6:	1a5b      	subs	r3, r3, r1
 80076b8:	4543      	cmp	r3, r8
 80076ba:	dcf0      	bgt.n	800769e <_printf_float+0x442>
 80076bc:	e6f8      	b.n	80074b0 <_printf_float+0x254>
 80076be:	f04f 0800 	mov.w	r8, #0
 80076c2:	f104 0919 	add.w	r9, r4, #25
 80076c6:	e7f4      	b.n	80076b2 <_printf_float+0x456>

080076c8 <_printf_common>:
 80076c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076cc:	4616      	mov	r6, r2
 80076ce:	4699      	mov	r9, r3
 80076d0:	688a      	ldr	r2, [r1, #8]
 80076d2:	690b      	ldr	r3, [r1, #16]
 80076d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80076d8:	4293      	cmp	r3, r2
 80076da:	bfb8      	it	lt
 80076dc:	4613      	movlt	r3, r2
 80076de:	6033      	str	r3, [r6, #0]
 80076e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80076e4:	4607      	mov	r7, r0
 80076e6:	460c      	mov	r4, r1
 80076e8:	b10a      	cbz	r2, 80076ee <_printf_common+0x26>
 80076ea:	3301      	adds	r3, #1
 80076ec:	6033      	str	r3, [r6, #0]
 80076ee:	6823      	ldr	r3, [r4, #0]
 80076f0:	0699      	lsls	r1, r3, #26
 80076f2:	bf42      	ittt	mi
 80076f4:	6833      	ldrmi	r3, [r6, #0]
 80076f6:	3302      	addmi	r3, #2
 80076f8:	6033      	strmi	r3, [r6, #0]
 80076fa:	6825      	ldr	r5, [r4, #0]
 80076fc:	f015 0506 	ands.w	r5, r5, #6
 8007700:	d106      	bne.n	8007710 <_printf_common+0x48>
 8007702:	f104 0a19 	add.w	sl, r4, #25
 8007706:	68e3      	ldr	r3, [r4, #12]
 8007708:	6832      	ldr	r2, [r6, #0]
 800770a:	1a9b      	subs	r3, r3, r2
 800770c:	42ab      	cmp	r3, r5
 800770e:	dc26      	bgt.n	800775e <_printf_common+0x96>
 8007710:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007714:	1e13      	subs	r3, r2, #0
 8007716:	6822      	ldr	r2, [r4, #0]
 8007718:	bf18      	it	ne
 800771a:	2301      	movne	r3, #1
 800771c:	0692      	lsls	r2, r2, #26
 800771e:	d42b      	bmi.n	8007778 <_printf_common+0xb0>
 8007720:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007724:	4649      	mov	r1, r9
 8007726:	4638      	mov	r0, r7
 8007728:	47c0      	blx	r8
 800772a:	3001      	adds	r0, #1
 800772c:	d01e      	beq.n	800776c <_printf_common+0xa4>
 800772e:	6823      	ldr	r3, [r4, #0]
 8007730:	6922      	ldr	r2, [r4, #16]
 8007732:	f003 0306 	and.w	r3, r3, #6
 8007736:	2b04      	cmp	r3, #4
 8007738:	bf02      	ittt	eq
 800773a:	68e5      	ldreq	r5, [r4, #12]
 800773c:	6833      	ldreq	r3, [r6, #0]
 800773e:	1aed      	subeq	r5, r5, r3
 8007740:	68a3      	ldr	r3, [r4, #8]
 8007742:	bf0c      	ite	eq
 8007744:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007748:	2500      	movne	r5, #0
 800774a:	4293      	cmp	r3, r2
 800774c:	bfc4      	itt	gt
 800774e:	1a9b      	subgt	r3, r3, r2
 8007750:	18ed      	addgt	r5, r5, r3
 8007752:	2600      	movs	r6, #0
 8007754:	341a      	adds	r4, #26
 8007756:	42b5      	cmp	r5, r6
 8007758:	d11a      	bne.n	8007790 <_printf_common+0xc8>
 800775a:	2000      	movs	r0, #0
 800775c:	e008      	b.n	8007770 <_printf_common+0xa8>
 800775e:	2301      	movs	r3, #1
 8007760:	4652      	mov	r2, sl
 8007762:	4649      	mov	r1, r9
 8007764:	4638      	mov	r0, r7
 8007766:	47c0      	blx	r8
 8007768:	3001      	adds	r0, #1
 800776a:	d103      	bne.n	8007774 <_printf_common+0xac>
 800776c:	f04f 30ff 	mov.w	r0, #4294967295
 8007770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007774:	3501      	adds	r5, #1
 8007776:	e7c6      	b.n	8007706 <_printf_common+0x3e>
 8007778:	18e1      	adds	r1, r4, r3
 800777a:	1c5a      	adds	r2, r3, #1
 800777c:	2030      	movs	r0, #48	; 0x30
 800777e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007782:	4422      	add	r2, r4
 8007784:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007788:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800778c:	3302      	adds	r3, #2
 800778e:	e7c7      	b.n	8007720 <_printf_common+0x58>
 8007790:	2301      	movs	r3, #1
 8007792:	4622      	mov	r2, r4
 8007794:	4649      	mov	r1, r9
 8007796:	4638      	mov	r0, r7
 8007798:	47c0      	blx	r8
 800779a:	3001      	adds	r0, #1
 800779c:	d0e6      	beq.n	800776c <_printf_common+0xa4>
 800779e:	3601      	adds	r6, #1
 80077a0:	e7d9      	b.n	8007756 <_printf_common+0x8e>
	...

080077a4 <_printf_i>:
 80077a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077a8:	7e0f      	ldrb	r7, [r1, #24]
 80077aa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80077ac:	2f78      	cmp	r7, #120	; 0x78
 80077ae:	4691      	mov	r9, r2
 80077b0:	4680      	mov	r8, r0
 80077b2:	460c      	mov	r4, r1
 80077b4:	469a      	mov	sl, r3
 80077b6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80077ba:	d807      	bhi.n	80077cc <_printf_i+0x28>
 80077bc:	2f62      	cmp	r7, #98	; 0x62
 80077be:	d80a      	bhi.n	80077d6 <_printf_i+0x32>
 80077c0:	2f00      	cmp	r7, #0
 80077c2:	f000 80d4 	beq.w	800796e <_printf_i+0x1ca>
 80077c6:	2f58      	cmp	r7, #88	; 0x58
 80077c8:	f000 80c0 	beq.w	800794c <_printf_i+0x1a8>
 80077cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80077d4:	e03a      	b.n	800784c <_printf_i+0xa8>
 80077d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80077da:	2b15      	cmp	r3, #21
 80077dc:	d8f6      	bhi.n	80077cc <_printf_i+0x28>
 80077de:	a101      	add	r1, pc, #4	; (adr r1, 80077e4 <_printf_i+0x40>)
 80077e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077e4:	0800783d 	.word	0x0800783d
 80077e8:	08007851 	.word	0x08007851
 80077ec:	080077cd 	.word	0x080077cd
 80077f0:	080077cd 	.word	0x080077cd
 80077f4:	080077cd 	.word	0x080077cd
 80077f8:	080077cd 	.word	0x080077cd
 80077fc:	08007851 	.word	0x08007851
 8007800:	080077cd 	.word	0x080077cd
 8007804:	080077cd 	.word	0x080077cd
 8007808:	080077cd 	.word	0x080077cd
 800780c:	080077cd 	.word	0x080077cd
 8007810:	08007955 	.word	0x08007955
 8007814:	0800787d 	.word	0x0800787d
 8007818:	0800790f 	.word	0x0800790f
 800781c:	080077cd 	.word	0x080077cd
 8007820:	080077cd 	.word	0x080077cd
 8007824:	08007977 	.word	0x08007977
 8007828:	080077cd 	.word	0x080077cd
 800782c:	0800787d 	.word	0x0800787d
 8007830:	080077cd 	.word	0x080077cd
 8007834:	080077cd 	.word	0x080077cd
 8007838:	08007917 	.word	0x08007917
 800783c:	682b      	ldr	r3, [r5, #0]
 800783e:	1d1a      	adds	r2, r3, #4
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	602a      	str	r2, [r5, #0]
 8007844:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007848:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800784c:	2301      	movs	r3, #1
 800784e:	e09f      	b.n	8007990 <_printf_i+0x1ec>
 8007850:	6820      	ldr	r0, [r4, #0]
 8007852:	682b      	ldr	r3, [r5, #0]
 8007854:	0607      	lsls	r7, r0, #24
 8007856:	f103 0104 	add.w	r1, r3, #4
 800785a:	6029      	str	r1, [r5, #0]
 800785c:	d501      	bpl.n	8007862 <_printf_i+0xbe>
 800785e:	681e      	ldr	r6, [r3, #0]
 8007860:	e003      	b.n	800786a <_printf_i+0xc6>
 8007862:	0646      	lsls	r6, r0, #25
 8007864:	d5fb      	bpl.n	800785e <_printf_i+0xba>
 8007866:	f9b3 6000 	ldrsh.w	r6, [r3]
 800786a:	2e00      	cmp	r6, #0
 800786c:	da03      	bge.n	8007876 <_printf_i+0xd2>
 800786e:	232d      	movs	r3, #45	; 0x2d
 8007870:	4276      	negs	r6, r6
 8007872:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007876:	485a      	ldr	r0, [pc, #360]	; (80079e0 <_printf_i+0x23c>)
 8007878:	230a      	movs	r3, #10
 800787a:	e012      	b.n	80078a2 <_printf_i+0xfe>
 800787c:	682b      	ldr	r3, [r5, #0]
 800787e:	6820      	ldr	r0, [r4, #0]
 8007880:	1d19      	adds	r1, r3, #4
 8007882:	6029      	str	r1, [r5, #0]
 8007884:	0605      	lsls	r5, r0, #24
 8007886:	d501      	bpl.n	800788c <_printf_i+0xe8>
 8007888:	681e      	ldr	r6, [r3, #0]
 800788a:	e002      	b.n	8007892 <_printf_i+0xee>
 800788c:	0641      	lsls	r1, r0, #25
 800788e:	d5fb      	bpl.n	8007888 <_printf_i+0xe4>
 8007890:	881e      	ldrh	r6, [r3, #0]
 8007892:	4853      	ldr	r0, [pc, #332]	; (80079e0 <_printf_i+0x23c>)
 8007894:	2f6f      	cmp	r7, #111	; 0x6f
 8007896:	bf0c      	ite	eq
 8007898:	2308      	moveq	r3, #8
 800789a:	230a      	movne	r3, #10
 800789c:	2100      	movs	r1, #0
 800789e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80078a2:	6865      	ldr	r5, [r4, #4]
 80078a4:	60a5      	str	r5, [r4, #8]
 80078a6:	2d00      	cmp	r5, #0
 80078a8:	bfa2      	ittt	ge
 80078aa:	6821      	ldrge	r1, [r4, #0]
 80078ac:	f021 0104 	bicge.w	r1, r1, #4
 80078b0:	6021      	strge	r1, [r4, #0]
 80078b2:	b90e      	cbnz	r6, 80078b8 <_printf_i+0x114>
 80078b4:	2d00      	cmp	r5, #0
 80078b6:	d04b      	beq.n	8007950 <_printf_i+0x1ac>
 80078b8:	4615      	mov	r5, r2
 80078ba:	fbb6 f1f3 	udiv	r1, r6, r3
 80078be:	fb03 6711 	mls	r7, r3, r1, r6
 80078c2:	5dc7      	ldrb	r7, [r0, r7]
 80078c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80078c8:	4637      	mov	r7, r6
 80078ca:	42bb      	cmp	r3, r7
 80078cc:	460e      	mov	r6, r1
 80078ce:	d9f4      	bls.n	80078ba <_printf_i+0x116>
 80078d0:	2b08      	cmp	r3, #8
 80078d2:	d10b      	bne.n	80078ec <_printf_i+0x148>
 80078d4:	6823      	ldr	r3, [r4, #0]
 80078d6:	07de      	lsls	r6, r3, #31
 80078d8:	d508      	bpl.n	80078ec <_printf_i+0x148>
 80078da:	6923      	ldr	r3, [r4, #16]
 80078dc:	6861      	ldr	r1, [r4, #4]
 80078de:	4299      	cmp	r1, r3
 80078e0:	bfde      	ittt	le
 80078e2:	2330      	movle	r3, #48	; 0x30
 80078e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80078e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80078ec:	1b52      	subs	r2, r2, r5
 80078ee:	6122      	str	r2, [r4, #16]
 80078f0:	f8cd a000 	str.w	sl, [sp]
 80078f4:	464b      	mov	r3, r9
 80078f6:	aa03      	add	r2, sp, #12
 80078f8:	4621      	mov	r1, r4
 80078fa:	4640      	mov	r0, r8
 80078fc:	f7ff fee4 	bl	80076c8 <_printf_common>
 8007900:	3001      	adds	r0, #1
 8007902:	d14a      	bne.n	800799a <_printf_i+0x1f6>
 8007904:	f04f 30ff 	mov.w	r0, #4294967295
 8007908:	b004      	add	sp, #16
 800790a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800790e:	6823      	ldr	r3, [r4, #0]
 8007910:	f043 0320 	orr.w	r3, r3, #32
 8007914:	6023      	str	r3, [r4, #0]
 8007916:	4833      	ldr	r0, [pc, #204]	; (80079e4 <_printf_i+0x240>)
 8007918:	2778      	movs	r7, #120	; 0x78
 800791a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800791e:	6823      	ldr	r3, [r4, #0]
 8007920:	6829      	ldr	r1, [r5, #0]
 8007922:	061f      	lsls	r7, r3, #24
 8007924:	f851 6b04 	ldr.w	r6, [r1], #4
 8007928:	d402      	bmi.n	8007930 <_printf_i+0x18c>
 800792a:	065f      	lsls	r7, r3, #25
 800792c:	bf48      	it	mi
 800792e:	b2b6      	uxthmi	r6, r6
 8007930:	07df      	lsls	r7, r3, #31
 8007932:	bf48      	it	mi
 8007934:	f043 0320 	orrmi.w	r3, r3, #32
 8007938:	6029      	str	r1, [r5, #0]
 800793a:	bf48      	it	mi
 800793c:	6023      	strmi	r3, [r4, #0]
 800793e:	b91e      	cbnz	r6, 8007948 <_printf_i+0x1a4>
 8007940:	6823      	ldr	r3, [r4, #0]
 8007942:	f023 0320 	bic.w	r3, r3, #32
 8007946:	6023      	str	r3, [r4, #0]
 8007948:	2310      	movs	r3, #16
 800794a:	e7a7      	b.n	800789c <_printf_i+0xf8>
 800794c:	4824      	ldr	r0, [pc, #144]	; (80079e0 <_printf_i+0x23c>)
 800794e:	e7e4      	b.n	800791a <_printf_i+0x176>
 8007950:	4615      	mov	r5, r2
 8007952:	e7bd      	b.n	80078d0 <_printf_i+0x12c>
 8007954:	682b      	ldr	r3, [r5, #0]
 8007956:	6826      	ldr	r6, [r4, #0]
 8007958:	6961      	ldr	r1, [r4, #20]
 800795a:	1d18      	adds	r0, r3, #4
 800795c:	6028      	str	r0, [r5, #0]
 800795e:	0635      	lsls	r5, r6, #24
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	d501      	bpl.n	8007968 <_printf_i+0x1c4>
 8007964:	6019      	str	r1, [r3, #0]
 8007966:	e002      	b.n	800796e <_printf_i+0x1ca>
 8007968:	0670      	lsls	r0, r6, #25
 800796a:	d5fb      	bpl.n	8007964 <_printf_i+0x1c0>
 800796c:	8019      	strh	r1, [r3, #0]
 800796e:	2300      	movs	r3, #0
 8007970:	6123      	str	r3, [r4, #16]
 8007972:	4615      	mov	r5, r2
 8007974:	e7bc      	b.n	80078f0 <_printf_i+0x14c>
 8007976:	682b      	ldr	r3, [r5, #0]
 8007978:	1d1a      	adds	r2, r3, #4
 800797a:	602a      	str	r2, [r5, #0]
 800797c:	681d      	ldr	r5, [r3, #0]
 800797e:	6862      	ldr	r2, [r4, #4]
 8007980:	2100      	movs	r1, #0
 8007982:	4628      	mov	r0, r5
 8007984:	f7f8 fc3c 	bl	8000200 <memchr>
 8007988:	b108      	cbz	r0, 800798e <_printf_i+0x1ea>
 800798a:	1b40      	subs	r0, r0, r5
 800798c:	6060      	str	r0, [r4, #4]
 800798e:	6863      	ldr	r3, [r4, #4]
 8007990:	6123      	str	r3, [r4, #16]
 8007992:	2300      	movs	r3, #0
 8007994:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007998:	e7aa      	b.n	80078f0 <_printf_i+0x14c>
 800799a:	6923      	ldr	r3, [r4, #16]
 800799c:	462a      	mov	r2, r5
 800799e:	4649      	mov	r1, r9
 80079a0:	4640      	mov	r0, r8
 80079a2:	47d0      	blx	sl
 80079a4:	3001      	adds	r0, #1
 80079a6:	d0ad      	beq.n	8007904 <_printf_i+0x160>
 80079a8:	6823      	ldr	r3, [r4, #0]
 80079aa:	079b      	lsls	r3, r3, #30
 80079ac:	d413      	bmi.n	80079d6 <_printf_i+0x232>
 80079ae:	68e0      	ldr	r0, [r4, #12]
 80079b0:	9b03      	ldr	r3, [sp, #12]
 80079b2:	4298      	cmp	r0, r3
 80079b4:	bfb8      	it	lt
 80079b6:	4618      	movlt	r0, r3
 80079b8:	e7a6      	b.n	8007908 <_printf_i+0x164>
 80079ba:	2301      	movs	r3, #1
 80079bc:	4632      	mov	r2, r6
 80079be:	4649      	mov	r1, r9
 80079c0:	4640      	mov	r0, r8
 80079c2:	47d0      	blx	sl
 80079c4:	3001      	adds	r0, #1
 80079c6:	d09d      	beq.n	8007904 <_printf_i+0x160>
 80079c8:	3501      	adds	r5, #1
 80079ca:	68e3      	ldr	r3, [r4, #12]
 80079cc:	9903      	ldr	r1, [sp, #12]
 80079ce:	1a5b      	subs	r3, r3, r1
 80079d0:	42ab      	cmp	r3, r5
 80079d2:	dcf2      	bgt.n	80079ba <_printf_i+0x216>
 80079d4:	e7eb      	b.n	80079ae <_printf_i+0x20a>
 80079d6:	2500      	movs	r5, #0
 80079d8:	f104 0619 	add.w	r6, r4, #25
 80079dc:	e7f5      	b.n	80079ca <_printf_i+0x226>
 80079de:	bf00      	nop
 80079e0:	08009c16 	.word	0x08009c16
 80079e4:	08009c27 	.word	0x08009c27

080079e8 <std>:
 80079e8:	2300      	movs	r3, #0
 80079ea:	b510      	push	{r4, lr}
 80079ec:	4604      	mov	r4, r0
 80079ee:	e9c0 3300 	strd	r3, r3, [r0]
 80079f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80079f6:	6083      	str	r3, [r0, #8]
 80079f8:	8181      	strh	r1, [r0, #12]
 80079fa:	6643      	str	r3, [r0, #100]	; 0x64
 80079fc:	81c2      	strh	r2, [r0, #14]
 80079fe:	6183      	str	r3, [r0, #24]
 8007a00:	4619      	mov	r1, r3
 8007a02:	2208      	movs	r2, #8
 8007a04:	305c      	adds	r0, #92	; 0x5c
 8007a06:	f000 f9f7 	bl	8007df8 <memset>
 8007a0a:	4b0d      	ldr	r3, [pc, #52]	; (8007a40 <std+0x58>)
 8007a0c:	6263      	str	r3, [r4, #36]	; 0x24
 8007a0e:	4b0d      	ldr	r3, [pc, #52]	; (8007a44 <std+0x5c>)
 8007a10:	62a3      	str	r3, [r4, #40]	; 0x28
 8007a12:	4b0d      	ldr	r3, [pc, #52]	; (8007a48 <std+0x60>)
 8007a14:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007a16:	4b0d      	ldr	r3, [pc, #52]	; (8007a4c <std+0x64>)
 8007a18:	6323      	str	r3, [r4, #48]	; 0x30
 8007a1a:	4b0d      	ldr	r3, [pc, #52]	; (8007a50 <std+0x68>)
 8007a1c:	6224      	str	r4, [r4, #32]
 8007a1e:	429c      	cmp	r4, r3
 8007a20:	d006      	beq.n	8007a30 <std+0x48>
 8007a22:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007a26:	4294      	cmp	r4, r2
 8007a28:	d002      	beq.n	8007a30 <std+0x48>
 8007a2a:	33d0      	adds	r3, #208	; 0xd0
 8007a2c:	429c      	cmp	r4, r3
 8007a2e:	d105      	bne.n	8007a3c <std+0x54>
 8007a30:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007a34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a38:	f000 ba5a 	b.w	8007ef0 <__retarget_lock_init_recursive>
 8007a3c:	bd10      	pop	{r4, pc}
 8007a3e:	bf00      	nop
 8007a40:	08007c49 	.word	0x08007c49
 8007a44:	08007c6b 	.word	0x08007c6b
 8007a48:	08007ca3 	.word	0x08007ca3
 8007a4c:	08007cc7 	.word	0x08007cc7
 8007a50:	200006d4 	.word	0x200006d4

08007a54 <stdio_exit_handler>:
 8007a54:	4a02      	ldr	r2, [pc, #8]	; (8007a60 <stdio_exit_handler+0xc>)
 8007a56:	4903      	ldr	r1, [pc, #12]	; (8007a64 <stdio_exit_handler+0x10>)
 8007a58:	4803      	ldr	r0, [pc, #12]	; (8007a68 <stdio_exit_handler+0x14>)
 8007a5a:	f000 b869 	b.w	8007b30 <_fwalk_sglue>
 8007a5e:	bf00      	nop
 8007a60:	2000000c 	.word	0x2000000c
 8007a64:	08009879 	.word	0x08009879
 8007a68:	20000018 	.word	0x20000018

08007a6c <cleanup_stdio>:
 8007a6c:	6841      	ldr	r1, [r0, #4]
 8007a6e:	4b0c      	ldr	r3, [pc, #48]	; (8007aa0 <cleanup_stdio+0x34>)
 8007a70:	4299      	cmp	r1, r3
 8007a72:	b510      	push	{r4, lr}
 8007a74:	4604      	mov	r4, r0
 8007a76:	d001      	beq.n	8007a7c <cleanup_stdio+0x10>
 8007a78:	f001 fefe 	bl	8009878 <_fflush_r>
 8007a7c:	68a1      	ldr	r1, [r4, #8]
 8007a7e:	4b09      	ldr	r3, [pc, #36]	; (8007aa4 <cleanup_stdio+0x38>)
 8007a80:	4299      	cmp	r1, r3
 8007a82:	d002      	beq.n	8007a8a <cleanup_stdio+0x1e>
 8007a84:	4620      	mov	r0, r4
 8007a86:	f001 fef7 	bl	8009878 <_fflush_r>
 8007a8a:	68e1      	ldr	r1, [r4, #12]
 8007a8c:	4b06      	ldr	r3, [pc, #24]	; (8007aa8 <cleanup_stdio+0x3c>)
 8007a8e:	4299      	cmp	r1, r3
 8007a90:	d004      	beq.n	8007a9c <cleanup_stdio+0x30>
 8007a92:	4620      	mov	r0, r4
 8007a94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a98:	f001 beee 	b.w	8009878 <_fflush_r>
 8007a9c:	bd10      	pop	{r4, pc}
 8007a9e:	bf00      	nop
 8007aa0:	200006d4 	.word	0x200006d4
 8007aa4:	2000073c 	.word	0x2000073c
 8007aa8:	200007a4 	.word	0x200007a4

08007aac <global_stdio_init.part.0>:
 8007aac:	b510      	push	{r4, lr}
 8007aae:	4b0b      	ldr	r3, [pc, #44]	; (8007adc <global_stdio_init.part.0+0x30>)
 8007ab0:	4c0b      	ldr	r4, [pc, #44]	; (8007ae0 <global_stdio_init.part.0+0x34>)
 8007ab2:	4a0c      	ldr	r2, [pc, #48]	; (8007ae4 <global_stdio_init.part.0+0x38>)
 8007ab4:	601a      	str	r2, [r3, #0]
 8007ab6:	4620      	mov	r0, r4
 8007ab8:	2200      	movs	r2, #0
 8007aba:	2104      	movs	r1, #4
 8007abc:	f7ff ff94 	bl	80079e8 <std>
 8007ac0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	2109      	movs	r1, #9
 8007ac8:	f7ff ff8e 	bl	80079e8 <std>
 8007acc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007ad0:	2202      	movs	r2, #2
 8007ad2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ad6:	2112      	movs	r1, #18
 8007ad8:	f7ff bf86 	b.w	80079e8 <std>
 8007adc:	2000080c 	.word	0x2000080c
 8007ae0:	200006d4 	.word	0x200006d4
 8007ae4:	08007a55 	.word	0x08007a55

08007ae8 <__sfp_lock_acquire>:
 8007ae8:	4801      	ldr	r0, [pc, #4]	; (8007af0 <__sfp_lock_acquire+0x8>)
 8007aea:	f000 ba02 	b.w	8007ef2 <__retarget_lock_acquire_recursive>
 8007aee:	bf00      	nop
 8007af0:	20000815 	.word	0x20000815

08007af4 <__sfp_lock_release>:
 8007af4:	4801      	ldr	r0, [pc, #4]	; (8007afc <__sfp_lock_release+0x8>)
 8007af6:	f000 b9fd 	b.w	8007ef4 <__retarget_lock_release_recursive>
 8007afa:	bf00      	nop
 8007afc:	20000815 	.word	0x20000815

08007b00 <__sinit>:
 8007b00:	b510      	push	{r4, lr}
 8007b02:	4604      	mov	r4, r0
 8007b04:	f7ff fff0 	bl	8007ae8 <__sfp_lock_acquire>
 8007b08:	6a23      	ldr	r3, [r4, #32]
 8007b0a:	b11b      	cbz	r3, 8007b14 <__sinit+0x14>
 8007b0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b10:	f7ff bff0 	b.w	8007af4 <__sfp_lock_release>
 8007b14:	4b04      	ldr	r3, [pc, #16]	; (8007b28 <__sinit+0x28>)
 8007b16:	6223      	str	r3, [r4, #32]
 8007b18:	4b04      	ldr	r3, [pc, #16]	; (8007b2c <__sinit+0x2c>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d1f5      	bne.n	8007b0c <__sinit+0xc>
 8007b20:	f7ff ffc4 	bl	8007aac <global_stdio_init.part.0>
 8007b24:	e7f2      	b.n	8007b0c <__sinit+0xc>
 8007b26:	bf00      	nop
 8007b28:	08007a6d 	.word	0x08007a6d
 8007b2c:	2000080c 	.word	0x2000080c

08007b30 <_fwalk_sglue>:
 8007b30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b34:	4607      	mov	r7, r0
 8007b36:	4688      	mov	r8, r1
 8007b38:	4614      	mov	r4, r2
 8007b3a:	2600      	movs	r6, #0
 8007b3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007b40:	f1b9 0901 	subs.w	r9, r9, #1
 8007b44:	d505      	bpl.n	8007b52 <_fwalk_sglue+0x22>
 8007b46:	6824      	ldr	r4, [r4, #0]
 8007b48:	2c00      	cmp	r4, #0
 8007b4a:	d1f7      	bne.n	8007b3c <_fwalk_sglue+0xc>
 8007b4c:	4630      	mov	r0, r6
 8007b4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b52:	89ab      	ldrh	r3, [r5, #12]
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d907      	bls.n	8007b68 <_fwalk_sglue+0x38>
 8007b58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007b5c:	3301      	adds	r3, #1
 8007b5e:	d003      	beq.n	8007b68 <_fwalk_sglue+0x38>
 8007b60:	4629      	mov	r1, r5
 8007b62:	4638      	mov	r0, r7
 8007b64:	47c0      	blx	r8
 8007b66:	4306      	orrs	r6, r0
 8007b68:	3568      	adds	r5, #104	; 0x68
 8007b6a:	e7e9      	b.n	8007b40 <_fwalk_sglue+0x10>

08007b6c <iprintf>:
 8007b6c:	b40f      	push	{r0, r1, r2, r3}
 8007b6e:	b507      	push	{r0, r1, r2, lr}
 8007b70:	4906      	ldr	r1, [pc, #24]	; (8007b8c <iprintf+0x20>)
 8007b72:	ab04      	add	r3, sp, #16
 8007b74:	6808      	ldr	r0, [r1, #0]
 8007b76:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b7a:	6881      	ldr	r1, [r0, #8]
 8007b7c:	9301      	str	r3, [sp, #4]
 8007b7e:	f001 fcdb 	bl	8009538 <_vfiprintf_r>
 8007b82:	b003      	add	sp, #12
 8007b84:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b88:	b004      	add	sp, #16
 8007b8a:	4770      	bx	lr
 8007b8c:	20000064 	.word	0x20000064

08007b90 <_puts_r>:
 8007b90:	6a03      	ldr	r3, [r0, #32]
 8007b92:	b570      	push	{r4, r5, r6, lr}
 8007b94:	6884      	ldr	r4, [r0, #8]
 8007b96:	4605      	mov	r5, r0
 8007b98:	460e      	mov	r6, r1
 8007b9a:	b90b      	cbnz	r3, 8007ba0 <_puts_r+0x10>
 8007b9c:	f7ff ffb0 	bl	8007b00 <__sinit>
 8007ba0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ba2:	07db      	lsls	r3, r3, #31
 8007ba4:	d405      	bmi.n	8007bb2 <_puts_r+0x22>
 8007ba6:	89a3      	ldrh	r3, [r4, #12]
 8007ba8:	0598      	lsls	r0, r3, #22
 8007baa:	d402      	bmi.n	8007bb2 <_puts_r+0x22>
 8007bac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bae:	f000 f9a0 	bl	8007ef2 <__retarget_lock_acquire_recursive>
 8007bb2:	89a3      	ldrh	r3, [r4, #12]
 8007bb4:	0719      	lsls	r1, r3, #28
 8007bb6:	d513      	bpl.n	8007be0 <_puts_r+0x50>
 8007bb8:	6923      	ldr	r3, [r4, #16]
 8007bba:	b18b      	cbz	r3, 8007be0 <_puts_r+0x50>
 8007bbc:	3e01      	subs	r6, #1
 8007bbe:	68a3      	ldr	r3, [r4, #8]
 8007bc0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007bc4:	3b01      	subs	r3, #1
 8007bc6:	60a3      	str	r3, [r4, #8]
 8007bc8:	b9e9      	cbnz	r1, 8007c06 <_puts_r+0x76>
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	da2e      	bge.n	8007c2c <_puts_r+0x9c>
 8007bce:	4622      	mov	r2, r4
 8007bd0:	210a      	movs	r1, #10
 8007bd2:	4628      	mov	r0, r5
 8007bd4:	f000 f87b 	bl	8007cce <__swbuf_r>
 8007bd8:	3001      	adds	r0, #1
 8007bda:	d007      	beq.n	8007bec <_puts_r+0x5c>
 8007bdc:	250a      	movs	r5, #10
 8007bde:	e007      	b.n	8007bf0 <_puts_r+0x60>
 8007be0:	4621      	mov	r1, r4
 8007be2:	4628      	mov	r0, r5
 8007be4:	f000 f8b0 	bl	8007d48 <__swsetup_r>
 8007be8:	2800      	cmp	r0, #0
 8007bea:	d0e7      	beq.n	8007bbc <_puts_r+0x2c>
 8007bec:	f04f 35ff 	mov.w	r5, #4294967295
 8007bf0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007bf2:	07da      	lsls	r2, r3, #31
 8007bf4:	d405      	bmi.n	8007c02 <_puts_r+0x72>
 8007bf6:	89a3      	ldrh	r3, [r4, #12]
 8007bf8:	059b      	lsls	r3, r3, #22
 8007bfa:	d402      	bmi.n	8007c02 <_puts_r+0x72>
 8007bfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bfe:	f000 f979 	bl	8007ef4 <__retarget_lock_release_recursive>
 8007c02:	4628      	mov	r0, r5
 8007c04:	bd70      	pop	{r4, r5, r6, pc}
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	da04      	bge.n	8007c14 <_puts_r+0x84>
 8007c0a:	69a2      	ldr	r2, [r4, #24]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	dc06      	bgt.n	8007c1e <_puts_r+0x8e>
 8007c10:	290a      	cmp	r1, #10
 8007c12:	d004      	beq.n	8007c1e <_puts_r+0x8e>
 8007c14:	6823      	ldr	r3, [r4, #0]
 8007c16:	1c5a      	adds	r2, r3, #1
 8007c18:	6022      	str	r2, [r4, #0]
 8007c1a:	7019      	strb	r1, [r3, #0]
 8007c1c:	e7cf      	b.n	8007bbe <_puts_r+0x2e>
 8007c1e:	4622      	mov	r2, r4
 8007c20:	4628      	mov	r0, r5
 8007c22:	f000 f854 	bl	8007cce <__swbuf_r>
 8007c26:	3001      	adds	r0, #1
 8007c28:	d1c9      	bne.n	8007bbe <_puts_r+0x2e>
 8007c2a:	e7df      	b.n	8007bec <_puts_r+0x5c>
 8007c2c:	6823      	ldr	r3, [r4, #0]
 8007c2e:	250a      	movs	r5, #10
 8007c30:	1c5a      	adds	r2, r3, #1
 8007c32:	6022      	str	r2, [r4, #0]
 8007c34:	701d      	strb	r5, [r3, #0]
 8007c36:	e7db      	b.n	8007bf0 <_puts_r+0x60>

08007c38 <puts>:
 8007c38:	4b02      	ldr	r3, [pc, #8]	; (8007c44 <puts+0xc>)
 8007c3a:	4601      	mov	r1, r0
 8007c3c:	6818      	ldr	r0, [r3, #0]
 8007c3e:	f7ff bfa7 	b.w	8007b90 <_puts_r>
 8007c42:	bf00      	nop
 8007c44:	20000064 	.word	0x20000064

08007c48 <__sread>:
 8007c48:	b510      	push	{r4, lr}
 8007c4a:	460c      	mov	r4, r1
 8007c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c50:	f000 f900 	bl	8007e54 <_read_r>
 8007c54:	2800      	cmp	r0, #0
 8007c56:	bfab      	itete	ge
 8007c58:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007c5a:	89a3      	ldrhlt	r3, [r4, #12]
 8007c5c:	181b      	addge	r3, r3, r0
 8007c5e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007c62:	bfac      	ite	ge
 8007c64:	6563      	strge	r3, [r4, #84]	; 0x54
 8007c66:	81a3      	strhlt	r3, [r4, #12]
 8007c68:	bd10      	pop	{r4, pc}

08007c6a <__swrite>:
 8007c6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c6e:	461f      	mov	r7, r3
 8007c70:	898b      	ldrh	r3, [r1, #12]
 8007c72:	05db      	lsls	r3, r3, #23
 8007c74:	4605      	mov	r5, r0
 8007c76:	460c      	mov	r4, r1
 8007c78:	4616      	mov	r6, r2
 8007c7a:	d505      	bpl.n	8007c88 <__swrite+0x1e>
 8007c7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c80:	2302      	movs	r3, #2
 8007c82:	2200      	movs	r2, #0
 8007c84:	f000 f8d4 	bl	8007e30 <_lseek_r>
 8007c88:	89a3      	ldrh	r3, [r4, #12]
 8007c8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c92:	81a3      	strh	r3, [r4, #12]
 8007c94:	4632      	mov	r2, r6
 8007c96:	463b      	mov	r3, r7
 8007c98:	4628      	mov	r0, r5
 8007c9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c9e:	f000 b8eb 	b.w	8007e78 <_write_r>

08007ca2 <__sseek>:
 8007ca2:	b510      	push	{r4, lr}
 8007ca4:	460c      	mov	r4, r1
 8007ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007caa:	f000 f8c1 	bl	8007e30 <_lseek_r>
 8007cae:	1c43      	adds	r3, r0, #1
 8007cb0:	89a3      	ldrh	r3, [r4, #12]
 8007cb2:	bf15      	itete	ne
 8007cb4:	6560      	strne	r0, [r4, #84]	; 0x54
 8007cb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007cba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007cbe:	81a3      	strheq	r3, [r4, #12]
 8007cc0:	bf18      	it	ne
 8007cc2:	81a3      	strhne	r3, [r4, #12]
 8007cc4:	bd10      	pop	{r4, pc}

08007cc6 <__sclose>:
 8007cc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cca:	f000 b8a1 	b.w	8007e10 <_close_r>

08007cce <__swbuf_r>:
 8007cce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cd0:	460e      	mov	r6, r1
 8007cd2:	4614      	mov	r4, r2
 8007cd4:	4605      	mov	r5, r0
 8007cd6:	b118      	cbz	r0, 8007ce0 <__swbuf_r+0x12>
 8007cd8:	6a03      	ldr	r3, [r0, #32]
 8007cda:	b90b      	cbnz	r3, 8007ce0 <__swbuf_r+0x12>
 8007cdc:	f7ff ff10 	bl	8007b00 <__sinit>
 8007ce0:	69a3      	ldr	r3, [r4, #24]
 8007ce2:	60a3      	str	r3, [r4, #8]
 8007ce4:	89a3      	ldrh	r3, [r4, #12]
 8007ce6:	071a      	lsls	r2, r3, #28
 8007ce8:	d525      	bpl.n	8007d36 <__swbuf_r+0x68>
 8007cea:	6923      	ldr	r3, [r4, #16]
 8007cec:	b31b      	cbz	r3, 8007d36 <__swbuf_r+0x68>
 8007cee:	6823      	ldr	r3, [r4, #0]
 8007cf0:	6922      	ldr	r2, [r4, #16]
 8007cf2:	1a98      	subs	r0, r3, r2
 8007cf4:	6963      	ldr	r3, [r4, #20]
 8007cf6:	b2f6      	uxtb	r6, r6
 8007cf8:	4283      	cmp	r3, r0
 8007cfa:	4637      	mov	r7, r6
 8007cfc:	dc04      	bgt.n	8007d08 <__swbuf_r+0x3a>
 8007cfe:	4621      	mov	r1, r4
 8007d00:	4628      	mov	r0, r5
 8007d02:	f001 fdb9 	bl	8009878 <_fflush_r>
 8007d06:	b9e0      	cbnz	r0, 8007d42 <__swbuf_r+0x74>
 8007d08:	68a3      	ldr	r3, [r4, #8]
 8007d0a:	3b01      	subs	r3, #1
 8007d0c:	60a3      	str	r3, [r4, #8]
 8007d0e:	6823      	ldr	r3, [r4, #0]
 8007d10:	1c5a      	adds	r2, r3, #1
 8007d12:	6022      	str	r2, [r4, #0]
 8007d14:	701e      	strb	r6, [r3, #0]
 8007d16:	6962      	ldr	r2, [r4, #20]
 8007d18:	1c43      	adds	r3, r0, #1
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d004      	beq.n	8007d28 <__swbuf_r+0x5a>
 8007d1e:	89a3      	ldrh	r3, [r4, #12]
 8007d20:	07db      	lsls	r3, r3, #31
 8007d22:	d506      	bpl.n	8007d32 <__swbuf_r+0x64>
 8007d24:	2e0a      	cmp	r6, #10
 8007d26:	d104      	bne.n	8007d32 <__swbuf_r+0x64>
 8007d28:	4621      	mov	r1, r4
 8007d2a:	4628      	mov	r0, r5
 8007d2c:	f001 fda4 	bl	8009878 <_fflush_r>
 8007d30:	b938      	cbnz	r0, 8007d42 <__swbuf_r+0x74>
 8007d32:	4638      	mov	r0, r7
 8007d34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d36:	4621      	mov	r1, r4
 8007d38:	4628      	mov	r0, r5
 8007d3a:	f000 f805 	bl	8007d48 <__swsetup_r>
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	d0d5      	beq.n	8007cee <__swbuf_r+0x20>
 8007d42:	f04f 37ff 	mov.w	r7, #4294967295
 8007d46:	e7f4      	b.n	8007d32 <__swbuf_r+0x64>

08007d48 <__swsetup_r>:
 8007d48:	b538      	push	{r3, r4, r5, lr}
 8007d4a:	4b2a      	ldr	r3, [pc, #168]	; (8007df4 <__swsetup_r+0xac>)
 8007d4c:	4605      	mov	r5, r0
 8007d4e:	6818      	ldr	r0, [r3, #0]
 8007d50:	460c      	mov	r4, r1
 8007d52:	b118      	cbz	r0, 8007d5c <__swsetup_r+0x14>
 8007d54:	6a03      	ldr	r3, [r0, #32]
 8007d56:	b90b      	cbnz	r3, 8007d5c <__swsetup_r+0x14>
 8007d58:	f7ff fed2 	bl	8007b00 <__sinit>
 8007d5c:	89a3      	ldrh	r3, [r4, #12]
 8007d5e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d62:	0718      	lsls	r0, r3, #28
 8007d64:	d422      	bmi.n	8007dac <__swsetup_r+0x64>
 8007d66:	06d9      	lsls	r1, r3, #27
 8007d68:	d407      	bmi.n	8007d7a <__swsetup_r+0x32>
 8007d6a:	2309      	movs	r3, #9
 8007d6c:	602b      	str	r3, [r5, #0]
 8007d6e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007d72:	81a3      	strh	r3, [r4, #12]
 8007d74:	f04f 30ff 	mov.w	r0, #4294967295
 8007d78:	e034      	b.n	8007de4 <__swsetup_r+0x9c>
 8007d7a:	0758      	lsls	r0, r3, #29
 8007d7c:	d512      	bpl.n	8007da4 <__swsetup_r+0x5c>
 8007d7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d80:	b141      	cbz	r1, 8007d94 <__swsetup_r+0x4c>
 8007d82:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d86:	4299      	cmp	r1, r3
 8007d88:	d002      	beq.n	8007d90 <__swsetup_r+0x48>
 8007d8a:	4628      	mov	r0, r5
 8007d8c:	f000 ff2e 	bl	8008bec <_free_r>
 8007d90:	2300      	movs	r3, #0
 8007d92:	6363      	str	r3, [r4, #52]	; 0x34
 8007d94:	89a3      	ldrh	r3, [r4, #12]
 8007d96:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d9a:	81a3      	strh	r3, [r4, #12]
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	6063      	str	r3, [r4, #4]
 8007da0:	6923      	ldr	r3, [r4, #16]
 8007da2:	6023      	str	r3, [r4, #0]
 8007da4:	89a3      	ldrh	r3, [r4, #12]
 8007da6:	f043 0308 	orr.w	r3, r3, #8
 8007daa:	81a3      	strh	r3, [r4, #12]
 8007dac:	6923      	ldr	r3, [r4, #16]
 8007dae:	b94b      	cbnz	r3, 8007dc4 <__swsetup_r+0x7c>
 8007db0:	89a3      	ldrh	r3, [r4, #12]
 8007db2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007db6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007dba:	d003      	beq.n	8007dc4 <__swsetup_r+0x7c>
 8007dbc:	4621      	mov	r1, r4
 8007dbe:	4628      	mov	r0, r5
 8007dc0:	f001 fda8 	bl	8009914 <__smakebuf_r>
 8007dc4:	89a0      	ldrh	r0, [r4, #12]
 8007dc6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007dca:	f010 0301 	ands.w	r3, r0, #1
 8007dce:	d00a      	beq.n	8007de6 <__swsetup_r+0x9e>
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	60a3      	str	r3, [r4, #8]
 8007dd4:	6963      	ldr	r3, [r4, #20]
 8007dd6:	425b      	negs	r3, r3
 8007dd8:	61a3      	str	r3, [r4, #24]
 8007dda:	6923      	ldr	r3, [r4, #16]
 8007ddc:	b943      	cbnz	r3, 8007df0 <__swsetup_r+0xa8>
 8007dde:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007de2:	d1c4      	bne.n	8007d6e <__swsetup_r+0x26>
 8007de4:	bd38      	pop	{r3, r4, r5, pc}
 8007de6:	0781      	lsls	r1, r0, #30
 8007de8:	bf58      	it	pl
 8007dea:	6963      	ldrpl	r3, [r4, #20]
 8007dec:	60a3      	str	r3, [r4, #8]
 8007dee:	e7f4      	b.n	8007dda <__swsetup_r+0x92>
 8007df0:	2000      	movs	r0, #0
 8007df2:	e7f7      	b.n	8007de4 <__swsetup_r+0x9c>
 8007df4:	20000064 	.word	0x20000064

08007df8 <memset>:
 8007df8:	4402      	add	r2, r0
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d100      	bne.n	8007e02 <memset+0xa>
 8007e00:	4770      	bx	lr
 8007e02:	f803 1b01 	strb.w	r1, [r3], #1
 8007e06:	e7f9      	b.n	8007dfc <memset+0x4>

08007e08 <_localeconv_r>:
 8007e08:	4800      	ldr	r0, [pc, #0]	; (8007e0c <_localeconv_r+0x4>)
 8007e0a:	4770      	bx	lr
 8007e0c:	20000158 	.word	0x20000158

08007e10 <_close_r>:
 8007e10:	b538      	push	{r3, r4, r5, lr}
 8007e12:	4d06      	ldr	r5, [pc, #24]	; (8007e2c <_close_r+0x1c>)
 8007e14:	2300      	movs	r3, #0
 8007e16:	4604      	mov	r4, r0
 8007e18:	4608      	mov	r0, r1
 8007e1a:	602b      	str	r3, [r5, #0]
 8007e1c:	f7fa f9de 	bl	80021dc <_close>
 8007e20:	1c43      	adds	r3, r0, #1
 8007e22:	d102      	bne.n	8007e2a <_close_r+0x1a>
 8007e24:	682b      	ldr	r3, [r5, #0]
 8007e26:	b103      	cbz	r3, 8007e2a <_close_r+0x1a>
 8007e28:	6023      	str	r3, [r4, #0]
 8007e2a:	bd38      	pop	{r3, r4, r5, pc}
 8007e2c:	20000810 	.word	0x20000810

08007e30 <_lseek_r>:
 8007e30:	b538      	push	{r3, r4, r5, lr}
 8007e32:	4d07      	ldr	r5, [pc, #28]	; (8007e50 <_lseek_r+0x20>)
 8007e34:	4604      	mov	r4, r0
 8007e36:	4608      	mov	r0, r1
 8007e38:	4611      	mov	r1, r2
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	602a      	str	r2, [r5, #0]
 8007e3e:	461a      	mov	r2, r3
 8007e40:	f7fa f9f3 	bl	800222a <_lseek>
 8007e44:	1c43      	adds	r3, r0, #1
 8007e46:	d102      	bne.n	8007e4e <_lseek_r+0x1e>
 8007e48:	682b      	ldr	r3, [r5, #0]
 8007e4a:	b103      	cbz	r3, 8007e4e <_lseek_r+0x1e>
 8007e4c:	6023      	str	r3, [r4, #0]
 8007e4e:	bd38      	pop	{r3, r4, r5, pc}
 8007e50:	20000810 	.word	0x20000810

08007e54 <_read_r>:
 8007e54:	b538      	push	{r3, r4, r5, lr}
 8007e56:	4d07      	ldr	r5, [pc, #28]	; (8007e74 <_read_r+0x20>)
 8007e58:	4604      	mov	r4, r0
 8007e5a:	4608      	mov	r0, r1
 8007e5c:	4611      	mov	r1, r2
 8007e5e:	2200      	movs	r2, #0
 8007e60:	602a      	str	r2, [r5, #0]
 8007e62:	461a      	mov	r2, r3
 8007e64:	f7fa f981 	bl	800216a <_read>
 8007e68:	1c43      	adds	r3, r0, #1
 8007e6a:	d102      	bne.n	8007e72 <_read_r+0x1e>
 8007e6c:	682b      	ldr	r3, [r5, #0]
 8007e6e:	b103      	cbz	r3, 8007e72 <_read_r+0x1e>
 8007e70:	6023      	str	r3, [r4, #0]
 8007e72:	bd38      	pop	{r3, r4, r5, pc}
 8007e74:	20000810 	.word	0x20000810

08007e78 <_write_r>:
 8007e78:	b538      	push	{r3, r4, r5, lr}
 8007e7a:	4d07      	ldr	r5, [pc, #28]	; (8007e98 <_write_r+0x20>)
 8007e7c:	4604      	mov	r4, r0
 8007e7e:	4608      	mov	r0, r1
 8007e80:	4611      	mov	r1, r2
 8007e82:	2200      	movs	r2, #0
 8007e84:	602a      	str	r2, [r5, #0]
 8007e86:	461a      	mov	r2, r3
 8007e88:	f7fa f98c 	bl	80021a4 <_write>
 8007e8c:	1c43      	adds	r3, r0, #1
 8007e8e:	d102      	bne.n	8007e96 <_write_r+0x1e>
 8007e90:	682b      	ldr	r3, [r5, #0]
 8007e92:	b103      	cbz	r3, 8007e96 <_write_r+0x1e>
 8007e94:	6023      	str	r3, [r4, #0]
 8007e96:	bd38      	pop	{r3, r4, r5, pc}
 8007e98:	20000810 	.word	0x20000810

08007e9c <__errno>:
 8007e9c:	4b01      	ldr	r3, [pc, #4]	; (8007ea4 <__errno+0x8>)
 8007e9e:	6818      	ldr	r0, [r3, #0]
 8007ea0:	4770      	bx	lr
 8007ea2:	bf00      	nop
 8007ea4:	20000064 	.word	0x20000064

08007ea8 <__libc_init_array>:
 8007ea8:	b570      	push	{r4, r5, r6, lr}
 8007eaa:	4d0d      	ldr	r5, [pc, #52]	; (8007ee0 <__libc_init_array+0x38>)
 8007eac:	4c0d      	ldr	r4, [pc, #52]	; (8007ee4 <__libc_init_array+0x3c>)
 8007eae:	1b64      	subs	r4, r4, r5
 8007eb0:	10a4      	asrs	r4, r4, #2
 8007eb2:	2600      	movs	r6, #0
 8007eb4:	42a6      	cmp	r6, r4
 8007eb6:	d109      	bne.n	8007ecc <__libc_init_array+0x24>
 8007eb8:	4d0b      	ldr	r5, [pc, #44]	; (8007ee8 <__libc_init_array+0x40>)
 8007eba:	4c0c      	ldr	r4, [pc, #48]	; (8007eec <__libc_init_array+0x44>)
 8007ebc:	f001 fe58 	bl	8009b70 <_init>
 8007ec0:	1b64      	subs	r4, r4, r5
 8007ec2:	10a4      	asrs	r4, r4, #2
 8007ec4:	2600      	movs	r6, #0
 8007ec6:	42a6      	cmp	r6, r4
 8007ec8:	d105      	bne.n	8007ed6 <__libc_init_array+0x2e>
 8007eca:	bd70      	pop	{r4, r5, r6, pc}
 8007ecc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ed0:	4798      	blx	r3
 8007ed2:	3601      	adds	r6, #1
 8007ed4:	e7ee      	b.n	8007eb4 <__libc_init_array+0xc>
 8007ed6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007eda:	4798      	blx	r3
 8007edc:	3601      	adds	r6, #1
 8007ede:	e7f2      	b.n	8007ec6 <__libc_init_array+0x1e>
 8007ee0:	08009f7c 	.word	0x08009f7c
 8007ee4:	08009f7c 	.word	0x08009f7c
 8007ee8:	08009f7c 	.word	0x08009f7c
 8007eec:	08009f80 	.word	0x08009f80

08007ef0 <__retarget_lock_init_recursive>:
 8007ef0:	4770      	bx	lr

08007ef2 <__retarget_lock_acquire_recursive>:
 8007ef2:	4770      	bx	lr

08007ef4 <__retarget_lock_release_recursive>:
 8007ef4:	4770      	bx	lr

08007ef6 <quorem>:
 8007ef6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007efa:	6903      	ldr	r3, [r0, #16]
 8007efc:	690c      	ldr	r4, [r1, #16]
 8007efe:	42a3      	cmp	r3, r4
 8007f00:	4607      	mov	r7, r0
 8007f02:	db7e      	blt.n	8008002 <quorem+0x10c>
 8007f04:	3c01      	subs	r4, #1
 8007f06:	f101 0814 	add.w	r8, r1, #20
 8007f0a:	f100 0514 	add.w	r5, r0, #20
 8007f0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f12:	9301      	str	r3, [sp, #4]
 8007f14:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007f18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f1c:	3301      	adds	r3, #1
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007f24:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007f28:	fbb2 f6f3 	udiv	r6, r2, r3
 8007f2c:	d331      	bcc.n	8007f92 <quorem+0x9c>
 8007f2e:	f04f 0e00 	mov.w	lr, #0
 8007f32:	4640      	mov	r0, r8
 8007f34:	46ac      	mov	ip, r5
 8007f36:	46f2      	mov	sl, lr
 8007f38:	f850 2b04 	ldr.w	r2, [r0], #4
 8007f3c:	b293      	uxth	r3, r2
 8007f3e:	fb06 e303 	mla	r3, r6, r3, lr
 8007f42:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007f46:	0c1a      	lsrs	r2, r3, #16
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	ebaa 0303 	sub.w	r3, sl, r3
 8007f4e:	f8dc a000 	ldr.w	sl, [ip]
 8007f52:	fa13 f38a 	uxtah	r3, r3, sl
 8007f56:	fb06 220e 	mla	r2, r6, lr, r2
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	9b00      	ldr	r3, [sp, #0]
 8007f5e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007f62:	b292      	uxth	r2, r2
 8007f64:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007f68:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f6c:	f8bd 3000 	ldrh.w	r3, [sp]
 8007f70:	4581      	cmp	r9, r0
 8007f72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f76:	f84c 3b04 	str.w	r3, [ip], #4
 8007f7a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007f7e:	d2db      	bcs.n	8007f38 <quorem+0x42>
 8007f80:	f855 300b 	ldr.w	r3, [r5, fp]
 8007f84:	b92b      	cbnz	r3, 8007f92 <quorem+0x9c>
 8007f86:	9b01      	ldr	r3, [sp, #4]
 8007f88:	3b04      	subs	r3, #4
 8007f8a:	429d      	cmp	r5, r3
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	d32c      	bcc.n	8007fea <quorem+0xf4>
 8007f90:	613c      	str	r4, [r7, #16]
 8007f92:	4638      	mov	r0, r7
 8007f94:	f001 f9a6 	bl	80092e4 <__mcmp>
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	db22      	blt.n	8007fe2 <quorem+0xec>
 8007f9c:	3601      	adds	r6, #1
 8007f9e:	4629      	mov	r1, r5
 8007fa0:	2000      	movs	r0, #0
 8007fa2:	f858 2b04 	ldr.w	r2, [r8], #4
 8007fa6:	f8d1 c000 	ldr.w	ip, [r1]
 8007faa:	b293      	uxth	r3, r2
 8007fac:	1ac3      	subs	r3, r0, r3
 8007fae:	0c12      	lsrs	r2, r2, #16
 8007fb0:	fa13 f38c 	uxtah	r3, r3, ip
 8007fb4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007fb8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007fc2:	45c1      	cmp	r9, r8
 8007fc4:	f841 3b04 	str.w	r3, [r1], #4
 8007fc8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007fcc:	d2e9      	bcs.n	8007fa2 <quorem+0xac>
 8007fce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007fd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fd6:	b922      	cbnz	r2, 8007fe2 <quorem+0xec>
 8007fd8:	3b04      	subs	r3, #4
 8007fda:	429d      	cmp	r5, r3
 8007fdc:	461a      	mov	r2, r3
 8007fde:	d30a      	bcc.n	8007ff6 <quorem+0x100>
 8007fe0:	613c      	str	r4, [r7, #16]
 8007fe2:	4630      	mov	r0, r6
 8007fe4:	b003      	add	sp, #12
 8007fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fea:	6812      	ldr	r2, [r2, #0]
 8007fec:	3b04      	subs	r3, #4
 8007fee:	2a00      	cmp	r2, #0
 8007ff0:	d1ce      	bne.n	8007f90 <quorem+0x9a>
 8007ff2:	3c01      	subs	r4, #1
 8007ff4:	e7c9      	b.n	8007f8a <quorem+0x94>
 8007ff6:	6812      	ldr	r2, [r2, #0]
 8007ff8:	3b04      	subs	r3, #4
 8007ffa:	2a00      	cmp	r2, #0
 8007ffc:	d1f0      	bne.n	8007fe0 <quorem+0xea>
 8007ffe:	3c01      	subs	r4, #1
 8008000:	e7eb      	b.n	8007fda <quorem+0xe4>
 8008002:	2000      	movs	r0, #0
 8008004:	e7ee      	b.n	8007fe4 <quorem+0xee>
	...

08008008 <_dtoa_r>:
 8008008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800800c:	ed2d 8b04 	vpush	{d8-d9}
 8008010:	69c5      	ldr	r5, [r0, #28]
 8008012:	b093      	sub	sp, #76	; 0x4c
 8008014:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008018:	ec57 6b10 	vmov	r6, r7, d0
 800801c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008020:	9107      	str	r1, [sp, #28]
 8008022:	4604      	mov	r4, r0
 8008024:	920a      	str	r2, [sp, #40]	; 0x28
 8008026:	930d      	str	r3, [sp, #52]	; 0x34
 8008028:	b975      	cbnz	r5, 8008048 <_dtoa_r+0x40>
 800802a:	2010      	movs	r0, #16
 800802c:	f000 fe2a 	bl	8008c84 <malloc>
 8008030:	4602      	mov	r2, r0
 8008032:	61e0      	str	r0, [r4, #28]
 8008034:	b920      	cbnz	r0, 8008040 <_dtoa_r+0x38>
 8008036:	4bae      	ldr	r3, [pc, #696]	; (80082f0 <_dtoa_r+0x2e8>)
 8008038:	21ef      	movs	r1, #239	; 0xef
 800803a:	48ae      	ldr	r0, [pc, #696]	; (80082f4 <_dtoa_r+0x2ec>)
 800803c:	f001 fce6 	bl	8009a0c <__assert_func>
 8008040:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008044:	6005      	str	r5, [r0, #0]
 8008046:	60c5      	str	r5, [r0, #12]
 8008048:	69e3      	ldr	r3, [r4, #28]
 800804a:	6819      	ldr	r1, [r3, #0]
 800804c:	b151      	cbz	r1, 8008064 <_dtoa_r+0x5c>
 800804e:	685a      	ldr	r2, [r3, #4]
 8008050:	604a      	str	r2, [r1, #4]
 8008052:	2301      	movs	r3, #1
 8008054:	4093      	lsls	r3, r2
 8008056:	608b      	str	r3, [r1, #8]
 8008058:	4620      	mov	r0, r4
 800805a:	f000 ff07 	bl	8008e6c <_Bfree>
 800805e:	69e3      	ldr	r3, [r4, #28]
 8008060:	2200      	movs	r2, #0
 8008062:	601a      	str	r2, [r3, #0]
 8008064:	1e3b      	subs	r3, r7, #0
 8008066:	bfbb      	ittet	lt
 8008068:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800806c:	9303      	strlt	r3, [sp, #12]
 800806e:	2300      	movge	r3, #0
 8008070:	2201      	movlt	r2, #1
 8008072:	bfac      	ite	ge
 8008074:	f8c8 3000 	strge.w	r3, [r8]
 8008078:	f8c8 2000 	strlt.w	r2, [r8]
 800807c:	4b9e      	ldr	r3, [pc, #632]	; (80082f8 <_dtoa_r+0x2f0>)
 800807e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008082:	ea33 0308 	bics.w	r3, r3, r8
 8008086:	d11b      	bne.n	80080c0 <_dtoa_r+0xb8>
 8008088:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800808a:	f242 730f 	movw	r3, #9999	; 0x270f
 800808e:	6013      	str	r3, [r2, #0]
 8008090:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008094:	4333      	orrs	r3, r6
 8008096:	f000 8593 	beq.w	8008bc0 <_dtoa_r+0xbb8>
 800809a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800809c:	b963      	cbnz	r3, 80080b8 <_dtoa_r+0xb0>
 800809e:	4b97      	ldr	r3, [pc, #604]	; (80082fc <_dtoa_r+0x2f4>)
 80080a0:	e027      	b.n	80080f2 <_dtoa_r+0xea>
 80080a2:	4b97      	ldr	r3, [pc, #604]	; (8008300 <_dtoa_r+0x2f8>)
 80080a4:	9300      	str	r3, [sp, #0]
 80080a6:	3308      	adds	r3, #8
 80080a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80080aa:	6013      	str	r3, [r2, #0]
 80080ac:	9800      	ldr	r0, [sp, #0]
 80080ae:	b013      	add	sp, #76	; 0x4c
 80080b0:	ecbd 8b04 	vpop	{d8-d9}
 80080b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080b8:	4b90      	ldr	r3, [pc, #576]	; (80082fc <_dtoa_r+0x2f4>)
 80080ba:	9300      	str	r3, [sp, #0]
 80080bc:	3303      	adds	r3, #3
 80080be:	e7f3      	b.n	80080a8 <_dtoa_r+0xa0>
 80080c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80080c4:	2200      	movs	r2, #0
 80080c6:	ec51 0b17 	vmov	r0, r1, d7
 80080ca:	eeb0 8a47 	vmov.f32	s16, s14
 80080ce:	eef0 8a67 	vmov.f32	s17, s15
 80080d2:	2300      	movs	r3, #0
 80080d4:	f7f8 fd10 	bl	8000af8 <__aeabi_dcmpeq>
 80080d8:	4681      	mov	r9, r0
 80080da:	b160      	cbz	r0, 80080f6 <_dtoa_r+0xee>
 80080dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80080de:	2301      	movs	r3, #1
 80080e0:	6013      	str	r3, [r2, #0]
 80080e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	f000 8568 	beq.w	8008bba <_dtoa_r+0xbb2>
 80080ea:	4b86      	ldr	r3, [pc, #536]	; (8008304 <_dtoa_r+0x2fc>)
 80080ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80080ee:	6013      	str	r3, [r2, #0]
 80080f0:	3b01      	subs	r3, #1
 80080f2:	9300      	str	r3, [sp, #0]
 80080f4:	e7da      	b.n	80080ac <_dtoa_r+0xa4>
 80080f6:	aa10      	add	r2, sp, #64	; 0x40
 80080f8:	a911      	add	r1, sp, #68	; 0x44
 80080fa:	4620      	mov	r0, r4
 80080fc:	eeb0 0a48 	vmov.f32	s0, s16
 8008100:	eef0 0a68 	vmov.f32	s1, s17
 8008104:	f001 f994 	bl	8009430 <__d2b>
 8008108:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800810c:	4682      	mov	sl, r0
 800810e:	2d00      	cmp	r5, #0
 8008110:	d07f      	beq.n	8008212 <_dtoa_r+0x20a>
 8008112:	ee18 3a90 	vmov	r3, s17
 8008116:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800811a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800811e:	ec51 0b18 	vmov	r0, r1, d8
 8008122:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008126:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800812a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800812e:	4619      	mov	r1, r3
 8008130:	2200      	movs	r2, #0
 8008132:	4b75      	ldr	r3, [pc, #468]	; (8008308 <_dtoa_r+0x300>)
 8008134:	f7f8 f8c0 	bl	80002b8 <__aeabi_dsub>
 8008138:	a367      	add	r3, pc, #412	; (adr r3, 80082d8 <_dtoa_r+0x2d0>)
 800813a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800813e:	f7f8 fa73 	bl	8000628 <__aeabi_dmul>
 8008142:	a367      	add	r3, pc, #412	; (adr r3, 80082e0 <_dtoa_r+0x2d8>)
 8008144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008148:	f7f8 f8b8 	bl	80002bc <__adddf3>
 800814c:	4606      	mov	r6, r0
 800814e:	4628      	mov	r0, r5
 8008150:	460f      	mov	r7, r1
 8008152:	f7f8 f9ff 	bl	8000554 <__aeabi_i2d>
 8008156:	a364      	add	r3, pc, #400	; (adr r3, 80082e8 <_dtoa_r+0x2e0>)
 8008158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800815c:	f7f8 fa64 	bl	8000628 <__aeabi_dmul>
 8008160:	4602      	mov	r2, r0
 8008162:	460b      	mov	r3, r1
 8008164:	4630      	mov	r0, r6
 8008166:	4639      	mov	r1, r7
 8008168:	f7f8 f8a8 	bl	80002bc <__adddf3>
 800816c:	4606      	mov	r6, r0
 800816e:	460f      	mov	r7, r1
 8008170:	f7f8 fd0a 	bl	8000b88 <__aeabi_d2iz>
 8008174:	2200      	movs	r2, #0
 8008176:	4683      	mov	fp, r0
 8008178:	2300      	movs	r3, #0
 800817a:	4630      	mov	r0, r6
 800817c:	4639      	mov	r1, r7
 800817e:	f7f8 fcc5 	bl	8000b0c <__aeabi_dcmplt>
 8008182:	b148      	cbz	r0, 8008198 <_dtoa_r+0x190>
 8008184:	4658      	mov	r0, fp
 8008186:	f7f8 f9e5 	bl	8000554 <__aeabi_i2d>
 800818a:	4632      	mov	r2, r6
 800818c:	463b      	mov	r3, r7
 800818e:	f7f8 fcb3 	bl	8000af8 <__aeabi_dcmpeq>
 8008192:	b908      	cbnz	r0, 8008198 <_dtoa_r+0x190>
 8008194:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008198:	f1bb 0f16 	cmp.w	fp, #22
 800819c:	d857      	bhi.n	800824e <_dtoa_r+0x246>
 800819e:	4b5b      	ldr	r3, [pc, #364]	; (800830c <_dtoa_r+0x304>)
 80081a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80081a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a8:	ec51 0b18 	vmov	r0, r1, d8
 80081ac:	f7f8 fcae 	bl	8000b0c <__aeabi_dcmplt>
 80081b0:	2800      	cmp	r0, #0
 80081b2:	d04e      	beq.n	8008252 <_dtoa_r+0x24a>
 80081b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80081b8:	2300      	movs	r3, #0
 80081ba:	930c      	str	r3, [sp, #48]	; 0x30
 80081bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80081be:	1b5b      	subs	r3, r3, r5
 80081c0:	1e5a      	subs	r2, r3, #1
 80081c2:	bf45      	ittet	mi
 80081c4:	f1c3 0301 	rsbmi	r3, r3, #1
 80081c8:	9305      	strmi	r3, [sp, #20]
 80081ca:	2300      	movpl	r3, #0
 80081cc:	2300      	movmi	r3, #0
 80081ce:	9206      	str	r2, [sp, #24]
 80081d0:	bf54      	ite	pl
 80081d2:	9305      	strpl	r3, [sp, #20]
 80081d4:	9306      	strmi	r3, [sp, #24]
 80081d6:	f1bb 0f00 	cmp.w	fp, #0
 80081da:	db3c      	blt.n	8008256 <_dtoa_r+0x24e>
 80081dc:	9b06      	ldr	r3, [sp, #24]
 80081de:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80081e2:	445b      	add	r3, fp
 80081e4:	9306      	str	r3, [sp, #24]
 80081e6:	2300      	movs	r3, #0
 80081e8:	9308      	str	r3, [sp, #32]
 80081ea:	9b07      	ldr	r3, [sp, #28]
 80081ec:	2b09      	cmp	r3, #9
 80081ee:	d868      	bhi.n	80082c2 <_dtoa_r+0x2ba>
 80081f0:	2b05      	cmp	r3, #5
 80081f2:	bfc4      	itt	gt
 80081f4:	3b04      	subgt	r3, #4
 80081f6:	9307      	strgt	r3, [sp, #28]
 80081f8:	9b07      	ldr	r3, [sp, #28]
 80081fa:	f1a3 0302 	sub.w	r3, r3, #2
 80081fe:	bfcc      	ite	gt
 8008200:	2500      	movgt	r5, #0
 8008202:	2501      	movle	r5, #1
 8008204:	2b03      	cmp	r3, #3
 8008206:	f200 8085 	bhi.w	8008314 <_dtoa_r+0x30c>
 800820a:	e8df f003 	tbb	[pc, r3]
 800820e:	3b2e      	.short	0x3b2e
 8008210:	5839      	.short	0x5839
 8008212:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008216:	441d      	add	r5, r3
 8008218:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800821c:	2b20      	cmp	r3, #32
 800821e:	bfc1      	itttt	gt
 8008220:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008224:	fa08 f803 	lslgt.w	r8, r8, r3
 8008228:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800822c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008230:	bfd6      	itet	le
 8008232:	f1c3 0320 	rsble	r3, r3, #32
 8008236:	ea48 0003 	orrgt.w	r0, r8, r3
 800823a:	fa06 f003 	lslle.w	r0, r6, r3
 800823e:	f7f8 f979 	bl	8000534 <__aeabi_ui2d>
 8008242:	2201      	movs	r2, #1
 8008244:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008248:	3d01      	subs	r5, #1
 800824a:	920e      	str	r2, [sp, #56]	; 0x38
 800824c:	e76f      	b.n	800812e <_dtoa_r+0x126>
 800824e:	2301      	movs	r3, #1
 8008250:	e7b3      	b.n	80081ba <_dtoa_r+0x1b2>
 8008252:	900c      	str	r0, [sp, #48]	; 0x30
 8008254:	e7b2      	b.n	80081bc <_dtoa_r+0x1b4>
 8008256:	9b05      	ldr	r3, [sp, #20]
 8008258:	eba3 030b 	sub.w	r3, r3, fp
 800825c:	9305      	str	r3, [sp, #20]
 800825e:	f1cb 0300 	rsb	r3, fp, #0
 8008262:	9308      	str	r3, [sp, #32]
 8008264:	2300      	movs	r3, #0
 8008266:	930b      	str	r3, [sp, #44]	; 0x2c
 8008268:	e7bf      	b.n	80081ea <_dtoa_r+0x1e2>
 800826a:	2300      	movs	r3, #0
 800826c:	9309      	str	r3, [sp, #36]	; 0x24
 800826e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008270:	2b00      	cmp	r3, #0
 8008272:	dc52      	bgt.n	800831a <_dtoa_r+0x312>
 8008274:	2301      	movs	r3, #1
 8008276:	9301      	str	r3, [sp, #4]
 8008278:	9304      	str	r3, [sp, #16]
 800827a:	461a      	mov	r2, r3
 800827c:	920a      	str	r2, [sp, #40]	; 0x28
 800827e:	e00b      	b.n	8008298 <_dtoa_r+0x290>
 8008280:	2301      	movs	r3, #1
 8008282:	e7f3      	b.n	800826c <_dtoa_r+0x264>
 8008284:	2300      	movs	r3, #0
 8008286:	9309      	str	r3, [sp, #36]	; 0x24
 8008288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800828a:	445b      	add	r3, fp
 800828c:	9301      	str	r3, [sp, #4]
 800828e:	3301      	adds	r3, #1
 8008290:	2b01      	cmp	r3, #1
 8008292:	9304      	str	r3, [sp, #16]
 8008294:	bfb8      	it	lt
 8008296:	2301      	movlt	r3, #1
 8008298:	69e0      	ldr	r0, [r4, #28]
 800829a:	2100      	movs	r1, #0
 800829c:	2204      	movs	r2, #4
 800829e:	f102 0614 	add.w	r6, r2, #20
 80082a2:	429e      	cmp	r6, r3
 80082a4:	d93d      	bls.n	8008322 <_dtoa_r+0x31a>
 80082a6:	6041      	str	r1, [r0, #4]
 80082a8:	4620      	mov	r0, r4
 80082aa:	f000 fd9f 	bl	8008dec <_Balloc>
 80082ae:	9000      	str	r0, [sp, #0]
 80082b0:	2800      	cmp	r0, #0
 80082b2:	d139      	bne.n	8008328 <_dtoa_r+0x320>
 80082b4:	4b16      	ldr	r3, [pc, #88]	; (8008310 <_dtoa_r+0x308>)
 80082b6:	4602      	mov	r2, r0
 80082b8:	f240 11af 	movw	r1, #431	; 0x1af
 80082bc:	e6bd      	b.n	800803a <_dtoa_r+0x32>
 80082be:	2301      	movs	r3, #1
 80082c0:	e7e1      	b.n	8008286 <_dtoa_r+0x27e>
 80082c2:	2501      	movs	r5, #1
 80082c4:	2300      	movs	r3, #0
 80082c6:	9307      	str	r3, [sp, #28]
 80082c8:	9509      	str	r5, [sp, #36]	; 0x24
 80082ca:	f04f 33ff 	mov.w	r3, #4294967295
 80082ce:	9301      	str	r3, [sp, #4]
 80082d0:	9304      	str	r3, [sp, #16]
 80082d2:	2200      	movs	r2, #0
 80082d4:	2312      	movs	r3, #18
 80082d6:	e7d1      	b.n	800827c <_dtoa_r+0x274>
 80082d8:	636f4361 	.word	0x636f4361
 80082dc:	3fd287a7 	.word	0x3fd287a7
 80082e0:	8b60c8b3 	.word	0x8b60c8b3
 80082e4:	3fc68a28 	.word	0x3fc68a28
 80082e8:	509f79fb 	.word	0x509f79fb
 80082ec:	3fd34413 	.word	0x3fd34413
 80082f0:	08009c45 	.word	0x08009c45
 80082f4:	08009c5c 	.word	0x08009c5c
 80082f8:	7ff00000 	.word	0x7ff00000
 80082fc:	08009c41 	.word	0x08009c41
 8008300:	08009c38 	.word	0x08009c38
 8008304:	08009c15 	.word	0x08009c15
 8008308:	3ff80000 	.word	0x3ff80000
 800830c:	08009d48 	.word	0x08009d48
 8008310:	08009cb4 	.word	0x08009cb4
 8008314:	2301      	movs	r3, #1
 8008316:	9309      	str	r3, [sp, #36]	; 0x24
 8008318:	e7d7      	b.n	80082ca <_dtoa_r+0x2c2>
 800831a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800831c:	9301      	str	r3, [sp, #4]
 800831e:	9304      	str	r3, [sp, #16]
 8008320:	e7ba      	b.n	8008298 <_dtoa_r+0x290>
 8008322:	3101      	adds	r1, #1
 8008324:	0052      	lsls	r2, r2, #1
 8008326:	e7ba      	b.n	800829e <_dtoa_r+0x296>
 8008328:	69e3      	ldr	r3, [r4, #28]
 800832a:	9a00      	ldr	r2, [sp, #0]
 800832c:	601a      	str	r2, [r3, #0]
 800832e:	9b04      	ldr	r3, [sp, #16]
 8008330:	2b0e      	cmp	r3, #14
 8008332:	f200 80a8 	bhi.w	8008486 <_dtoa_r+0x47e>
 8008336:	2d00      	cmp	r5, #0
 8008338:	f000 80a5 	beq.w	8008486 <_dtoa_r+0x47e>
 800833c:	f1bb 0f00 	cmp.w	fp, #0
 8008340:	dd38      	ble.n	80083b4 <_dtoa_r+0x3ac>
 8008342:	4bc0      	ldr	r3, [pc, #768]	; (8008644 <_dtoa_r+0x63c>)
 8008344:	f00b 020f 	and.w	r2, fp, #15
 8008348:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800834c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008350:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008354:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008358:	d019      	beq.n	800838e <_dtoa_r+0x386>
 800835a:	4bbb      	ldr	r3, [pc, #748]	; (8008648 <_dtoa_r+0x640>)
 800835c:	ec51 0b18 	vmov	r0, r1, d8
 8008360:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008364:	f7f8 fa8a 	bl	800087c <__aeabi_ddiv>
 8008368:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800836c:	f008 080f 	and.w	r8, r8, #15
 8008370:	2503      	movs	r5, #3
 8008372:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008648 <_dtoa_r+0x640>
 8008376:	f1b8 0f00 	cmp.w	r8, #0
 800837a:	d10a      	bne.n	8008392 <_dtoa_r+0x38a>
 800837c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008380:	4632      	mov	r2, r6
 8008382:	463b      	mov	r3, r7
 8008384:	f7f8 fa7a 	bl	800087c <__aeabi_ddiv>
 8008388:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800838c:	e02b      	b.n	80083e6 <_dtoa_r+0x3de>
 800838e:	2502      	movs	r5, #2
 8008390:	e7ef      	b.n	8008372 <_dtoa_r+0x36a>
 8008392:	f018 0f01 	tst.w	r8, #1
 8008396:	d008      	beq.n	80083aa <_dtoa_r+0x3a2>
 8008398:	4630      	mov	r0, r6
 800839a:	4639      	mov	r1, r7
 800839c:	e9d9 2300 	ldrd	r2, r3, [r9]
 80083a0:	f7f8 f942 	bl	8000628 <__aeabi_dmul>
 80083a4:	3501      	adds	r5, #1
 80083a6:	4606      	mov	r6, r0
 80083a8:	460f      	mov	r7, r1
 80083aa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80083ae:	f109 0908 	add.w	r9, r9, #8
 80083b2:	e7e0      	b.n	8008376 <_dtoa_r+0x36e>
 80083b4:	f000 809f 	beq.w	80084f6 <_dtoa_r+0x4ee>
 80083b8:	f1cb 0600 	rsb	r6, fp, #0
 80083bc:	4ba1      	ldr	r3, [pc, #644]	; (8008644 <_dtoa_r+0x63c>)
 80083be:	4fa2      	ldr	r7, [pc, #648]	; (8008648 <_dtoa_r+0x640>)
 80083c0:	f006 020f 	and.w	r2, r6, #15
 80083c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083cc:	ec51 0b18 	vmov	r0, r1, d8
 80083d0:	f7f8 f92a 	bl	8000628 <__aeabi_dmul>
 80083d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083d8:	1136      	asrs	r6, r6, #4
 80083da:	2300      	movs	r3, #0
 80083dc:	2502      	movs	r5, #2
 80083de:	2e00      	cmp	r6, #0
 80083e0:	d17e      	bne.n	80084e0 <_dtoa_r+0x4d8>
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d1d0      	bne.n	8008388 <_dtoa_r+0x380>
 80083e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083e8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	f000 8084 	beq.w	80084fa <_dtoa_r+0x4f2>
 80083f2:	4b96      	ldr	r3, [pc, #600]	; (800864c <_dtoa_r+0x644>)
 80083f4:	2200      	movs	r2, #0
 80083f6:	4640      	mov	r0, r8
 80083f8:	4649      	mov	r1, r9
 80083fa:	f7f8 fb87 	bl	8000b0c <__aeabi_dcmplt>
 80083fe:	2800      	cmp	r0, #0
 8008400:	d07b      	beq.n	80084fa <_dtoa_r+0x4f2>
 8008402:	9b04      	ldr	r3, [sp, #16]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d078      	beq.n	80084fa <_dtoa_r+0x4f2>
 8008408:	9b01      	ldr	r3, [sp, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	dd39      	ble.n	8008482 <_dtoa_r+0x47a>
 800840e:	4b90      	ldr	r3, [pc, #576]	; (8008650 <_dtoa_r+0x648>)
 8008410:	2200      	movs	r2, #0
 8008412:	4640      	mov	r0, r8
 8008414:	4649      	mov	r1, r9
 8008416:	f7f8 f907 	bl	8000628 <__aeabi_dmul>
 800841a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800841e:	9e01      	ldr	r6, [sp, #4]
 8008420:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008424:	3501      	adds	r5, #1
 8008426:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800842a:	4628      	mov	r0, r5
 800842c:	f7f8 f892 	bl	8000554 <__aeabi_i2d>
 8008430:	4642      	mov	r2, r8
 8008432:	464b      	mov	r3, r9
 8008434:	f7f8 f8f8 	bl	8000628 <__aeabi_dmul>
 8008438:	4b86      	ldr	r3, [pc, #536]	; (8008654 <_dtoa_r+0x64c>)
 800843a:	2200      	movs	r2, #0
 800843c:	f7f7 ff3e 	bl	80002bc <__adddf3>
 8008440:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008444:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008448:	9303      	str	r3, [sp, #12]
 800844a:	2e00      	cmp	r6, #0
 800844c:	d158      	bne.n	8008500 <_dtoa_r+0x4f8>
 800844e:	4b82      	ldr	r3, [pc, #520]	; (8008658 <_dtoa_r+0x650>)
 8008450:	2200      	movs	r2, #0
 8008452:	4640      	mov	r0, r8
 8008454:	4649      	mov	r1, r9
 8008456:	f7f7 ff2f 	bl	80002b8 <__aeabi_dsub>
 800845a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800845e:	4680      	mov	r8, r0
 8008460:	4689      	mov	r9, r1
 8008462:	f7f8 fb71 	bl	8000b48 <__aeabi_dcmpgt>
 8008466:	2800      	cmp	r0, #0
 8008468:	f040 8296 	bne.w	8008998 <_dtoa_r+0x990>
 800846c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008470:	4640      	mov	r0, r8
 8008472:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008476:	4649      	mov	r1, r9
 8008478:	f7f8 fb48 	bl	8000b0c <__aeabi_dcmplt>
 800847c:	2800      	cmp	r0, #0
 800847e:	f040 8289 	bne.w	8008994 <_dtoa_r+0x98c>
 8008482:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008486:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008488:	2b00      	cmp	r3, #0
 800848a:	f2c0 814e 	blt.w	800872a <_dtoa_r+0x722>
 800848e:	f1bb 0f0e 	cmp.w	fp, #14
 8008492:	f300 814a 	bgt.w	800872a <_dtoa_r+0x722>
 8008496:	4b6b      	ldr	r3, [pc, #428]	; (8008644 <_dtoa_r+0x63c>)
 8008498:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800849c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80084a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f280 80dc 	bge.w	8008660 <_dtoa_r+0x658>
 80084a8:	9b04      	ldr	r3, [sp, #16]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	f300 80d8 	bgt.w	8008660 <_dtoa_r+0x658>
 80084b0:	f040 826f 	bne.w	8008992 <_dtoa_r+0x98a>
 80084b4:	4b68      	ldr	r3, [pc, #416]	; (8008658 <_dtoa_r+0x650>)
 80084b6:	2200      	movs	r2, #0
 80084b8:	4640      	mov	r0, r8
 80084ba:	4649      	mov	r1, r9
 80084bc:	f7f8 f8b4 	bl	8000628 <__aeabi_dmul>
 80084c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80084c4:	f7f8 fb36 	bl	8000b34 <__aeabi_dcmpge>
 80084c8:	9e04      	ldr	r6, [sp, #16]
 80084ca:	4637      	mov	r7, r6
 80084cc:	2800      	cmp	r0, #0
 80084ce:	f040 8245 	bne.w	800895c <_dtoa_r+0x954>
 80084d2:	9d00      	ldr	r5, [sp, #0]
 80084d4:	2331      	movs	r3, #49	; 0x31
 80084d6:	f805 3b01 	strb.w	r3, [r5], #1
 80084da:	f10b 0b01 	add.w	fp, fp, #1
 80084de:	e241      	b.n	8008964 <_dtoa_r+0x95c>
 80084e0:	07f2      	lsls	r2, r6, #31
 80084e2:	d505      	bpl.n	80084f0 <_dtoa_r+0x4e8>
 80084e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084e8:	f7f8 f89e 	bl	8000628 <__aeabi_dmul>
 80084ec:	3501      	adds	r5, #1
 80084ee:	2301      	movs	r3, #1
 80084f0:	1076      	asrs	r6, r6, #1
 80084f2:	3708      	adds	r7, #8
 80084f4:	e773      	b.n	80083de <_dtoa_r+0x3d6>
 80084f6:	2502      	movs	r5, #2
 80084f8:	e775      	b.n	80083e6 <_dtoa_r+0x3de>
 80084fa:	9e04      	ldr	r6, [sp, #16]
 80084fc:	465f      	mov	r7, fp
 80084fe:	e792      	b.n	8008426 <_dtoa_r+0x41e>
 8008500:	9900      	ldr	r1, [sp, #0]
 8008502:	4b50      	ldr	r3, [pc, #320]	; (8008644 <_dtoa_r+0x63c>)
 8008504:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008508:	4431      	add	r1, r6
 800850a:	9102      	str	r1, [sp, #8]
 800850c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800850e:	eeb0 9a47 	vmov.f32	s18, s14
 8008512:	eef0 9a67 	vmov.f32	s19, s15
 8008516:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800851a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800851e:	2900      	cmp	r1, #0
 8008520:	d044      	beq.n	80085ac <_dtoa_r+0x5a4>
 8008522:	494e      	ldr	r1, [pc, #312]	; (800865c <_dtoa_r+0x654>)
 8008524:	2000      	movs	r0, #0
 8008526:	f7f8 f9a9 	bl	800087c <__aeabi_ddiv>
 800852a:	ec53 2b19 	vmov	r2, r3, d9
 800852e:	f7f7 fec3 	bl	80002b8 <__aeabi_dsub>
 8008532:	9d00      	ldr	r5, [sp, #0]
 8008534:	ec41 0b19 	vmov	d9, r0, r1
 8008538:	4649      	mov	r1, r9
 800853a:	4640      	mov	r0, r8
 800853c:	f7f8 fb24 	bl	8000b88 <__aeabi_d2iz>
 8008540:	4606      	mov	r6, r0
 8008542:	f7f8 f807 	bl	8000554 <__aeabi_i2d>
 8008546:	4602      	mov	r2, r0
 8008548:	460b      	mov	r3, r1
 800854a:	4640      	mov	r0, r8
 800854c:	4649      	mov	r1, r9
 800854e:	f7f7 feb3 	bl	80002b8 <__aeabi_dsub>
 8008552:	3630      	adds	r6, #48	; 0x30
 8008554:	f805 6b01 	strb.w	r6, [r5], #1
 8008558:	ec53 2b19 	vmov	r2, r3, d9
 800855c:	4680      	mov	r8, r0
 800855e:	4689      	mov	r9, r1
 8008560:	f7f8 fad4 	bl	8000b0c <__aeabi_dcmplt>
 8008564:	2800      	cmp	r0, #0
 8008566:	d164      	bne.n	8008632 <_dtoa_r+0x62a>
 8008568:	4642      	mov	r2, r8
 800856a:	464b      	mov	r3, r9
 800856c:	4937      	ldr	r1, [pc, #220]	; (800864c <_dtoa_r+0x644>)
 800856e:	2000      	movs	r0, #0
 8008570:	f7f7 fea2 	bl	80002b8 <__aeabi_dsub>
 8008574:	ec53 2b19 	vmov	r2, r3, d9
 8008578:	f7f8 fac8 	bl	8000b0c <__aeabi_dcmplt>
 800857c:	2800      	cmp	r0, #0
 800857e:	f040 80b6 	bne.w	80086ee <_dtoa_r+0x6e6>
 8008582:	9b02      	ldr	r3, [sp, #8]
 8008584:	429d      	cmp	r5, r3
 8008586:	f43f af7c 	beq.w	8008482 <_dtoa_r+0x47a>
 800858a:	4b31      	ldr	r3, [pc, #196]	; (8008650 <_dtoa_r+0x648>)
 800858c:	ec51 0b19 	vmov	r0, r1, d9
 8008590:	2200      	movs	r2, #0
 8008592:	f7f8 f849 	bl	8000628 <__aeabi_dmul>
 8008596:	4b2e      	ldr	r3, [pc, #184]	; (8008650 <_dtoa_r+0x648>)
 8008598:	ec41 0b19 	vmov	d9, r0, r1
 800859c:	2200      	movs	r2, #0
 800859e:	4640      	mov	r0, r8
 80085a0:	4649      	mov	r1, r9
 80085a2:	f7f8 f841 	bl	8000628 <__aeabi_dmul>
 80085a6:	4680      	mov	r8, r0
 80085a8:	4689      	mov	r9, r1
 80085aa:	e7c5      	b.n	8008538 <_dtoa_r+0x530>
 80085ac:	ec51 0b17 	vmov	r0, r1, d7
 80085b0:	f7f8 f83a 	bl	8000628 <__aeabi_dmul>
 80085b4:	9b02      	ldr	r3, [sp, #8]
 80085b6:	9d00      	ldr	r5, [sp, #0]
 80085b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80085ba:	ec41 0b19 	vmov	d9, r0, r1
 80085be:	4649      	mov	r1, r9
 80085c0:	4640      	mov	r0, r8
 80085c2:	f7f8 fae1 	bl	8000b88 <__aeabi_d2iz>
 80085c6:	4606      	mov	r6, r0
 80085c8:	f7f7 ffc4 	bl	8000554 <__aeabi_i2d>
 80085cc:	3630      	adds	r6, #48	; 0x30
 80085ce:	4602      	mov	r2, r0
 80085d0:	460b      	mov	r3, r1
 80085d2:	4640      	mov	r0, r8
 80085d4:	4649      	mov	r1, r9
 80085d6:	f7f7 fe6f 	bl	80002b8 <__aeabi_dsub>
 80085da:	f805 6b01 	strb.w	r6, [r5], #1
 80085de:	9b02      	ldr	r3, [sp, #8]
 80085e0:	429d      	cmp	r5, r3
 80085e2:	4680      	mov	r8, r0
 80085e4:	4689      	mov	r9, r1
 80085e6:	f04f 0200 	mov.w	r2, #0
 80085ea:	d124      	bne.n	8008636 <_dtoa_r+0x62e>
 80085ec:	4b1b      	ldr	r3, [pc, #108]	; (800865c <_dtoa_r+0x654>)
 80085ee:	ec51 0b19 	vmov	r0, r1, d9
 80085f2:	f7f7 fe63 	bl	80002bc <__adddf3>
 80085f6:	4602      	mov	r2, r0
 80085f8:	460b      	mov	r3, r1
 80085fa:	4640      	mov	r0, r8
 80085fc:	4649      	mov	r1, r9
 80085fe:	f7f8 faa3 	bl	8000b48 <__aeabi_dcmpgt>
 8008602:	2800      	cmp	r0, #0
 8008604:	d173      	bne.n	80086ee <_dtoa_r+0x6e6>
 8008606:	ec53 2b19 	vmov	r2, r3, d9
 800860a:	4914      	ldr	r1, [pc, #80]	; (800865c <_dtoa_r+0x654>)
 800860c:	2000      	movs	r0, #0
 800860e:	f7f7 fe53 	bl	80002b8 <__aeabi_dsub>
 8008612:	4602      	mov	r2, r0
 8008614:	460b      	mov	r3, r1
 8008616:	4640      	mov	r0, r8
 8008618:	4649      	mov	r1, r9
 800861a:	f7f8 fa77 	bl	8000b0c <__aeabi_dcmplt>
 800861e:	2800      	cmp	r0, #0
 8008620:	f43f af2f 	beq.w	8008482 <_dtoa_r+0x47a>
 8008624:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008626:	1e6b      	subs	r3, r5, #1
 8008628:	930f      	str	r3, [sp, #60]	; 0x3c
 800862a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800862e:	2b30      	cmp	r3, #48	; 0x30
 8008630:	d0f8      	beq.n	8008624 <_dtoa_r+0x61c>
 8008632:	46bb      	mov	fp, r7
 8008634:	e04a      	b.n	80086cc <_dtoa_r+0x6c4>
 8008636:	4b06      	ldr	r3, [pc, #24]	; (8008650 <_dtoa_r+0x648>)
 8008638:	f7f7 fff6 	bl	8000628 <__aeabi_dmul>
 800863c:	4680      	mov	r8, r0
 800863e:	4689      	mov	r9, r1
 8008640:	e7bd      	b.n	80085be <_dtoa_r+0x5b6>
 8008642:	bf00      	nop
 8008644:	08009d48 	.word	0x08009d48
 8008648:	08009d20 	.word	0x08009d20
 800864c:	3ff00000 	.word	0x3ff00000
 8008650:	40240000 	.word	0x40240000
 8008654:	401c0000 	.word	0x401c0000
 8008658:	40140000 	.word	0x40140000
 800865c:	3fe00000 	.word	0x3fe00000
 8008660:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008664:	9d00      	ldr	r5, [sp, #0]
 8008666:	4642      	mov	r2, r8
 8008668:	464b      	mov	r3, r9
 800866a:	4630      	mov	r0, r6
 800866c:	4639      	mov	r1, r7
 800866e:	f7f8 f905 	bl	800087c <__aeabi_ddiv>
 8008672:	f7f8 fa89 	bl	8000b88 <__aeabi_d2iz>
 8008676:	9001      	str	r0, [sp, #4]
 8008678:	f7f7 ff6c 	bl	8000554 <__aeabi_i2d>
 800867c:	4642      	mov	r2, r8
 800867e:	464b      	mov	r3, r9
 8008680:	f7f7 ffd2 	bl	8000628 <__aeabi_dmul>
 8008684:	4602      	mov	r2, r0
 8008686:	460b      	mov	r3, r1
 8008688:	4630      	mov	r0, r6
 800868a:	4639      	mov	r1, r7
 800868c:	f7f7 fe14 	bl	80002b8 <__aeabi_dsub>
 8008690:	9e01      	ldr	r6, [sp, #4]
 8008692:	9f04      	ldr	r7, [sp, #16]
 8008694:	3630      	adds	r6, #48	; 0x30
 8008696:	f805 6b01 	strb.w	r6, [r5], #1
 800869a:	9e00      	ldr	r6, [sp, #0]
 800869c:	1bae      	subs	r6, r5, r6
 800869e:	42b7      	cmp	r7, r6
 80086a0:	4602      	mov	r2, r0
 80086a2:	460b      	mov	r3, r1
 80086a4:	d134      	bne.n	8008710 <_dtoa_r+0x708>
 80086a6:	f7f7 fe09 	bl	80002bc <__adddf3>
 80086aa:	4642      	mov	r2, r8
 80086ac:	464b      	mov	r3, r9
 80086ae:	4606      	mov	r6, r0
 80086b0:	460f      	mov	r7, r1
 80086b2:	f7f8 fa49 	bl	8000b48 <__aeabi_dcmpgt>
 80086b6:	b9c8      	cbnz	r0, 80086ec <_dtoa_r+0x6e4>
 80086b8:	4642      	mov	r2, r8
 80086ba:	464b      	mov	r3, r9
 80086bc:	4630      	mov	r0, r6
 80086be:	4639      	mov	r1, r7
 80086c0:	f7f8 fa1a 	bl	8000af8 <__aeabi_dcmpeq>
 80086c4:	b110      	cbz	r0, 80086cc <_dtoa_r+0x6c4>
 80086c6:	9b01      	ldr	r3, [sp, #4]
 80086c8:	07db      	lsls	r3, r3, #31
 80086ca:	d40f      	bmi.n	80086ec <_dtoa_r+0x6e4>
 80086cc:	4651      	mov	r1, sl
 80086ce:	4620      	mov	r0, r4
 80086d0:	f000 fbcc 	bl	8008e6c <_Bfree>
 80086d4:	2300      	movs	r3, #0
 80086d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80086d8:	702b      	strb	r3, [r5, #0]
 80086da:	f10b 0301 	add.w	r3, fp, #1
 80086de:	6013      	str	r3, [r2, #0]
 80086e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	f43f ace2 	beq.w	80080ac <_dtoa_r+0xa4>
 80086e8:	601d      	str	r5, [r3, #0]
 80086ea:	e4df      	b.n	80080ac <_dtoa_r+0xa4>
 80086ec:	465f      	mov	r7, fp
 80086ee:	462b      	mov	r3, r5
 80086f0:	461d      	mov	r5, r3
 80086f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80086f6:	2a39      	cmp	r2, #57	; 0x39
 80086f8:	d106      	bne.n	8008708 <_dtoa_r+0x700>
 80086fa:	9a00      	ldr	r2, [sp, #0]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d1f7      	bne.n	80086f0 <_dtoa_r+0x6e8>
 8008700:	9900      	ldr	r1, [sp, #0]
 8008702:	2230      	movs	r2, #48	; 0x30
 8008704:	3701      	adds	r7, #1
 8008706:	700a      	strb	r2, [r1, #0]
 8008708:	781a      	ldrb	r2, [r3, #0]
 800870a:	3201      	adds	r2, #1
 800870c:	701a      	strb	r2, [r3, #0]
 800870e:	e790      	b.n	8008632 <_dtoa_r+0x62a>
 8008710:	4ba3      	ldr	r3, [pc, #652]	; (80089a0 <_dtoa_r+0x998>)
 8008712:	2200      	movs	r2, #0
 8008714:	f7f7 ff88 	bl	8000628 <__aeabi_dmul>
 8008718:	2200      	movs	r2, #0
 800871a:	2300      	movs	r3, #0
 800871c:	4606      	mov	r6, r0
 800871e:	460f      	mov	r7, r1
 8008720:	f7f8 f9ea 	bl	8000af8 <__aeabi_dcmpeq>
 8008724:	2800      	cmp	r0, #0
 8008726:	d09e      	beq.n	8008666 <_dtoa_r+0x65e>
 8008728:	e7d0      	b.n	80086cc <_dtoa_r+0x6c4>
 800872a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800872c:	2a00      	cmp	r2, #0
 800872e:	f000 80ca 	beq.w	80088c6 <_dtoa_r+0x8be>
 8008732:	9a07      	ldr	r2, [sp, #28]
 8008734:	2a01      	cmp	r2, #1
 8008736:	f300 80ad 	bgt.w	8008894 <_dtoa_r+0x88c>
 800873a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800873c:	2a00      	cmp	r2, #0
 800873e:	f000 80a5 	beq.w	800888c <_dtoa_r+0x884>
 8008742:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008746:	9e08      	ldr	r6, [sp, #32]
 8008748:	9d05      	ldr	r5, [sp, #20]
 800874a:	9a05      	ldr	r2, [sp, #20]
 800874c:	441a      	add	r2, r3
 800874e:	9205      	str	r2, [sp, #20]
 8008750:	9a06      	ldr	r2, [sp, #24]
 8008752:	2101      	movs	r1, #1
 8008754:	441a      	add	r2, r3
 8008756:	4620      	mov	r0, r4
 8008758:	9206      	str	r2, [sp, #24]
 800875a:	f000 fc3d 	bl	8008fd8 <__i2b>
 800875e:	4607      	mov	r7, r0
 8008760:	b165      	cbz	r5, 800877c <_dtoa_r+0x774>
 8008762:	9b06      	ldr	r3, [sp, #24]
 8008764:	2b00      	cmp	r3, #0
 8008766:	dd09      	ble.n	800877c <_dtoa_r+0x774>
 8008768:	42ab      	cmp	r3, r5
 800876a:	9a05      	ldr	r2, [sp, #20]
 800876c:	bfa8      	it	ge
 800876e:	462b      	movge	r3, r5
 8008770:	1ad2      	subs	r2, r2, r3
 8008772:	9205      	str	r2, [sp, #20]
 8008774:	9a06      	ldr	r2, [sp, #24]
 8008776:	1aed      	subs	r5, r5, r3
 8008778:	1ad3      	subs	r3, r2, r3
 800877a:	9306      	str	r3, [sp, #24]
 800877c:	9b08      	ldr	r3, [sp, #32]
 800877e:	b1f3      	cbz	r3, 80087be <_dtoa_r+0x7b6>
 8008780:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008782:	2b00      	cmp	r3, #0
 8008784:	f000 80a3 	beq.w	80088ce <_dtoa_r+0x8c6>
 8008788:	2e00      	cmp	r6, #0
 800878a:	dd10      	ble.n	80087ae <_dtoa_r+0x7a6>
 800878c:	4639      	mov	r1, r7
 800878e:	4632      	mov	r2, r6
 8008790:	4620      	mov	r0, r4
 8008792:	f000 fce1 	bl	8009158 <__pow5mult>
 8008796:	4652      	mov	r2, sl
 8008798:	4601      	mov	r1, r0
 800879a:	4607      	mov	r7, r0
 800879c:	4620      	mov	r0, r4
 800879e:	f000 fc31 	bl	8009004 <__multiply>
 80087a2:	4651      	mov	r1, sl
 80087a4:	4680      	mov	r8, r0
 80087a6:	4620      	mov	r0, r4
 80087a8:	f000 fb60 	bl	8008e6c <_Bfree>
 80087ac:	46c2      	mov	sl, r8
 80087ae:	9b08      	ldr	r3, [sp, #32]
 80087b0:	1b9a      	subs	r2, r3, r6
 80087b2:	d004      	beq.n	80087be <_dtoa_r+0x7b6>
 80087b4:	4651      	mov	r1, sl
 80087b6:	4620      	mov	r0, r4
 80087b8:	f000 fcce 	bl	8009158 <__pow5mult>
 80087bc:	4682      	mov	sl, r0
 80087be:	2101      	movs	r1, #1
 80087c0:	4620      	mov	r0, r4
 80087c2:	f000 fc09 	bl	8008fd8 <__i2b>
 80087c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	4606      	mov	r6, r0
 80087cc:	f340 8081 	ble.w	80088d2 <_dtoa_r+0x8ca>
 80087d0:	461a      	mov	r2, r3
 80087d2:	4601      	mov	r1, r0
 80087d4:	4620      	mov	r0, r4
 80087d6:	f000 fcbf 	bl	8009158 <__pow5mult>
 80087da:	9b07      	ldr	r3, [sp, #28]
 80087dc:	2b01      	cmp	r3, #1
 80087de:	4606      	mov	r6, r0
 80087e0:	dd7a      	ble.n	80088d8 <_dtoa_r+0x8d0>
 80087e2:	f04f 0800 	mov.w	r8, #0
 80087e6:	6933      	ldr	r3, [r6, #16]
 80087e8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80087ec:	6918      	ldr	r0, [r3, #16]
 80087ee:	f000 fba5 	bl	8008f3c <__hi0bits>
 80087f2:	f1c0 0020 	rsb	r0, r0, #32
 80087f6:	9b06      	ldr	r3, [sp, #24]
 80087f8:	4418      	add	r0, r3
 80087fa:	f010 001f 	ands.w	r0, r0, #31
 80087fe:	f000 8094 	beq.w	800892a <_dtoa_r+0x922>
 8008802:	f1c0 0320 	rsb	r3, r0, #32
 8008806:	2b04      	cmp	r3, #4
 8008808:	f340 8085 	ble.w	8008916 <_dtoa_r+0x90e>
 800880c:	9b05      	ldr	r3, [sp, #20]
 800880e:	f1c0 001c 	rsb	r0, r0, #28
 8008812:	4403      	add	r3, r0
 8008814:	9305      	str	r3, [sp, #20]
 8008816:	9b06      	ldr	r3, [sp, #24]
 8008818:	4403      	add	r3, r0
 800881a:	4405      	add	r5, r0
 800881c:	9306      	str	r3, [sp, #24]
 800881e:	9b05      	ldr	r3, [sp, #20]
 8008820:	2b00      	cmp	r3, #0
 8008822:	dd05      	ble.n	8008830 <_dtoa_r+0x828>
 8008824:	4651      	mov	r1, sl
 8008826:	461a      	mov	r2, r3
 8008828:	4620      	mov	r0, r4
 800882a:	f000 fcef 	bl	800920c <__lshift>
 800882e:	4682      	mov	sl, r0
 8008830:	9b06      	ldr	r3, [sp, #24]
 8008832:	2b00      	cmp	r3, #0
 8008834:	dd05      	ble.n	8008842 <_dtoa_r+0x83a>
 8008836:	4631      	mov	r1, r6
 8008838:	461a      	mov	r2, r3
 800883a:	4620      	mov	r0, r4
 800883c:	f000 fce6 	bl	800920c <__lshift>
 8008840:	4606      	mov	r6, r0
 8008842:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008844:	2b00      	cmp	r3, #0
 8008846:	d072      	beq.n	800892e <_dtoa_r+0x926>
 8008848:	4631      	mov	r1, r6
 800884a:	4650      	mov	r0, sl
 800884c:	f000 fd4a 	bl	80092e4 <__mcmp>
 8008850:	2800      	cmp	r0, #0
 8008852:	da6c      	bge.n	800892e <_dtoa_r+0x926>
 8008854:	2300      	movs	r3, #0
 8008856:	4651      	mov	r1, sl
 8008858:	220a      	movs	r2, #10
 800885a:	4620      	mov	r0, r4
 800885c:	f000 fb28 	bl	8008eb0 <__multadd>
 8008860:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008862:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008866:	4682      	mov	sl, r0
 8008868:	2b00      	cmp	r3, #0
 800886a:	f000 81b0 	beq.w	8008bce <_dtoa_r+0xbc6>
 800886e:	2300      	movs	r3, #0
 8008870:	4639      	mov	r1, r7
 8008872:	220a      	movs	r2, #10
 8008874:	4620      	mov	r0, r4
 8008876:	f000 fb1b 	bl	8008eb0 <__multadd>
 800887a:	9b01      	ldr	r3, [sp, #4]
 800887c:	2b00      	cmp	r3, #0
 800887e:	4607      	mov	r7, r0
 8008880:	f300 8096 	bgt.w	80089b0 <_dtoa_r+0x9a8>
 8008884:	9b07      	ldr	r3, [sp, #28]
 8008886:	2b02      	cmp	r3, #2
 8008888:	dc59      	bgt.n	800893e <_dtoa_r+0x936>
 800888a:	e091      	b.n	80089b0 <_dtoa_r+0x9a8>
 800888c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800888e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008892:	e758      	b.n	8008746 <_dtoa_r+0x73e>
 8008894:	9b04      	ldr	r3, [sp, #16]
 8008896:	1e5e      	subs	r6, r3, #1
 8008898:	9b08      	ldr	r3, [sp, #32]
 800889a:	42b3      	cmp	r3, r6
 800889c:	bfbf      	itttt	lt
 800889e:	9b08      	ldrlt	r3, [sp, #32]
 80088a0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80088a2:	9608      	strlt	r6, [sp, #32]
 80088a4:	1af3      	sublt	r3, r6, r3
 80088a6:	bfb4      	ite	lt
 80088a8:	18d2      	addlt	r2, r2, r3
 80088aa:	1b9e      	subge	r6, r3, r6
 80088ac:	9b04      	ldr	r3, [sp, #16]
 80088ae:	bfbc      	itt	lt
 80088b0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80088b2:	2600      	movlt	r6, #0
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	bfb7      	itett	lt
 80088b8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80088bc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80088c0:	1a9d      	sublt	r5, r3, r2
 80088c2:	2300      	movlt	r3, #0
 80088c4:	e741      	b.n	800874a <_dtoa_r+0x742>
 80088c6:	9e08      	ldr	r6, [sp, #32]
 80088c8:	9d05      	ldr	r5, [sp, #20]
 80088ca:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80088cc:	e748      	b.n	8008760 <_dtoa_r+0x758>
 80088ce:	9a08      	ldr	r2, [sp, #32]
 80088d0:	e770      	b.n	80087b4 <_dtoa_r+0x7ac>
 80088d2:	9b07      	ldr	r3, [sp, #28]
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	dc19      	bgt.n	800890c <_dtoa_r+0x904>
 80088d8:	9b02      	ldr	r3, [sp, #8]
 80088da:	b9bb      	cbnz	r3, 800890c <_dtoa_r+0x904>
 80088dc:	9b03      	ldr	r3, [sp, #12]
 80088de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088e2:	b99b      	cbnz	r3, 800890c <_dtoa_r+0x904>
 80088e4:	9b03      	ldr	r3, [sp, #12]
 80088e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80088ea:	0d1b      	lsrs	r3, r3, #20
 80088ec:	051b      	lsls	r3, r3, #20
 80088ee:	b183      	cbz	r3, 8008912 <_dtoa_r+0x90a>
 80088f0:	9b05      	ldr	r3, [sp, #20]
 80088f2:	3301      	adds	r3, #1
 80088f4:	9305      	str	r3, [sp, #20]
 80088f6:	9b06      	ldr	r3, [sp, #24]
 80088f8:	3301      	adds	r3, #1
 80088fa:	9306      	str	r3, [sp, #24]
 80088fc:	f04f 0801 	mov.w	r8, #1
 8008900:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008902:	2b00      	cmp	r3, #0
 8008904:	f47f af6f 	bne.w	80087e6 <_dtoa_r+0x7de>
 8008908:	2001      	movs	r0, #1
 800890a:	e774      	b.n	80087f6 <_dtoa_r+0x7ee>
 800890c:	f04f 0800 	mov.w	r8, #0
 8008910:	e7f6      	b.n	8008900 <_dtoa_r+0x8f8>
 8008912:	4698      	mov	r8, r3
 8008914:	e7f4      	b.n	8008900 <_dtoa_r+0x8f8>
 8008916:	d082      	beq.n	800881e <_dtoa_r+0x816>
 8008918:	9a05      	ldr	r2, [sp, #20]
 800891a:	331c      	adds	r3, #28
 800891c:	441a      	add	r2, r3
 800891e:	9205      	str	r2, [sp, #20]
 8008920:	9a06      	ldr	r2, [sp, #24]
 8008922:	441a      	add	r2, r3
 8008924:	441d      	add	r5, r3
 8008926:	9206      	str	r2, [sp, #24]
 8008928:	e779      	b.n	800881e <_dtoa_r+0x816>
 800892a:	4603      	mov	r3, r0
 800892c:	e7f4      	b.n	8008918 <_dtoa_r+0x910>
 800892e:	9b04      	ldr	r3, [sp, #16]
 8008930:	2b00      	cmp	r3, #0
 8008932:	dc37      	bgt.n	80089a4 <_dtoa_r+0x99c>
 8008934:	9b07      	ldr	r3, [sp, #28]
 8008936:	2b02      	cmp	r3, #2
 8008938:	dd34      	ble.n	80089a4 <_dtoa_r+0x99c>
 800893a:	9b04      	ldr	r3, [sp, #16]
 800893c:	9301      	str	r3, [sp, #4]
 800893e:	9b01      	ldr	r3, [sp, #4]
 8008940:	b963      	cbnz	r3, 800895c <_dtoa_r+0x954>
 8008942:	4631      	mov	r1, r6
 8008944:	2205      	movs	r2, #5
 8008946:	4620      	mov	r0, r4
 8008948:	f000 fab2 	bl	8008eb0 <__multadd>
 800894c:	4601      	mov	r1, r0
 800894e:	4606      	mov	r6, r0
 8008950:	4650      	mov	r0, sl
 8008952:	f000 fcc7 	bl	80092e4 <__mcmp>
 8008956:	2800      	cmp	r0, #0
 8008958:	f73f adbb 	bgt.w	80084d2 <_dtoa_r+0x4ca>
 800895c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800895e:	9d00      	ldr	r5, [sp, #0]
 8008960:	ea6f 0b03 	mvn.w	fp, r3
 8008964:	f04f 0800 	mov.w	r8, #0
 8008968:	4631      	mov	r1, r6
 800896a:	4620      	mov	r0, r4
 800896c:	f000 fa7e 	bl	8008e6c <_Bfree>
 8008970:	2f00      	cmp	r7, #0
 8008972:	f43f aeab 	beq.w	80086cc <_dtoa_r+0x6c4>
 8008976:	f1b8 0f00 	cmp.w	r8, #0
 800897a:	d005      	beq.n	8008988 <_dtoa_r+0x980>
 800897c:	45b8      	cmp	r8, r7
 800897e:	d003      	beq.n	8008988 <_dtoa_r+0x980>
 8008980:	4641      	mov	r1, r8
 8008982:	4620      	mov	r0, r4
 8008984:	f000 fa72 	bl	8008e6c <_Bfree>
 8008988:	4639      	mov	r1, r7
 800898a:	4620      	mov	r0, r4
 800898c:	f000 fa6e 	bl	8008e6c <_Bfree>
 8008990:	e69c      	b.n	80086cc <_dtoa_r+0x6c4>
 8008992:	2600      	movs	r6, #0
 8008994:	4637      	mov	r7, r6
 8008996:	e7e1      	b.n	800895c <_dtoa_r+0x954>
 8008998:	46bb      	mov	fp, r7
 800899a:	4637      	mov	r7, r6
 800899c:	e599      	b.n	80084d2 <_dtoa_r+0x4ca>
 800899e:	bf00      	nop
 80089a0:	40240000 	.word	0x40240000
 80089a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	f000 80c8 	beq.w	8008b3c <_dtoa_r+0xb34>
 80089ac:	9b04      	ldr	r3, [sp, #16]
 80089ae:	9301      	str	r3, [sp, #4]
 80089b0:	2d00      	cmp	r5, #0
 80089b2:	dd05      	ble.n	80089c0 <_dtoa_r+0x9b8>
 80089b4:	4639      	mov	r1, r7
 80089b6:	462a      	mov	r2, r5
 80089b8:	4620      	mov	r0, r4
 80089ba:	f000 fc27 	bl	800920c <__lshift>
 80089be:	4607      	mov	r7, r0
 80089c0:	f1b8 0f00 	cmp.w	r8, #0
 80089c4:	d05b      	beq.n	8008a7e <_dtoa_r+0xa76>
 80089c6:	6879      	ldr	r1, [r7, #4]
 80089c8:	4620      	mov	r0, r4
 80089ca:	f000 fa0f 	bl	8008dec <_Balloc>
 80089ce:	4605      	mov	r5, r0
 80089d0:	b928      	cbnz	r0, 80089de <_dtoa_r+0x9d6>
 80089d2:	4b83      	ldr	r3, [pc, #524]	; (8008be0 <_dtoa_r+0xbd8>)
 80089d4:	4602      	mov	r2, r0
 80089d6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80089da:	f7ff bb2e 	b.w	800803a <_dtoa_r+0x32>
 80089de:	693a      	ldr	r2, [r7, #16]
 80089e0:	3202      	adds	r2, #2
 80089e2:	0092      	lsls	r2, r2, #2
 80089e4:	f107 010c 	add.w	r1, r7, #12
 80089e8:	300c      	adds	r0, #12
 80089ea:	f001 f801 	bl	80099f0 <memcpy>
 80089ee:	2201      	movs	r2, #1
 80089f0:	4629      	mov	r1, r5
 80089f2:	4620      	mov	r0, r4
 80089f4:	f000 fc0a 	bl	800920c <__lshift>
 80089f8:	9b00      	ldr	r3, [sp, #0]
 80089fa:	3301      	adds	r3, #1
 80089fc:	9304      	str	r3, [sp, #16]
 80089fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a02:	4413      	add	r3, r2
 8008a04:	9308      	str	r3, [sp, #32]
 8008a06:	9b02      	ldr	r3, [sp, #8]
 8008a08:	f003 0301 	and.w	r3, r3, #1
 8008a0c:	46b8      	mov	r8, r7
 8008a0e:	9306      	str	r3, [sp, #24]
 8008a10:	4607      	mov	r7, r0
 8008a12:	9b04      	ldr	r3, [sp, #16]
 8008a14:	4631      	mov	r1, r6
 8008a16:	3b01      	subs	r3, #1
 8008a18:	4650      	mov	r0, sl
 8008a1a:	9301      	str	r3, [sp, #4]
 8008a1c:	f7ff fa6b 	bl	8007ef6 <quorem>
 8008a20:	4641      	mov	r1, r8
 8008a22:	9002      	str	r0, [sp, #8]
 8008a24:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008a28:	4650      	mov	r0, sl
 8008a2a:	f000 fc5b 	bl	80092e4 <__mcmp>
 8008a2e:	463a      	mov	r2, r7
 8008a30:	9005      	str	r0, [sp, #20]
 8008a32:	4631      	mov	r1, r6
 8008a34:	4620      	mov	r0, r4
 8008a36:	f000 fc71 	bl	800931c <__mdiff>
 8008a3a:	68c2      	ldr	r2, [r0, #12]
 8008a3c:	4605      	mov	r5, r0
 8008a3e:	bb02      	cbnz	r2, 8008a82 <_dtoa_r+0xa7a>
 8008a40:	4601      	mov	r1, r0
 8008a42:	4650      	mov	r0, sl
 8008a44:	f000 fc4e 	bl	80092e4 <__mcmp>
 8008a48:	4602      	mov	r2, r0
 8008a4a:	4629      	mov	r1, r5
 8008a4c:	4620      	mov	r0, r4
 8008a4e:	9209      	str	r2, [sp, #36]	; 0x24
 8008a50:	f000 fa0c 	bl	8008e6c <_Bfree>
 8008a54:	9b07      	ldr	r3, [sp, #28]
 8008a56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a58:	9d04      	ldr	r5, [sp, #16]
 8008a5a:	ea43 0102 	orr.w	r1, r3, r2
 8008a5e:	9b06      	ldr	r3, [sp, #24]
 8008a60:	4319      	orrs	r1, r3
 8008a62:	d110      	bne.n	8008a86 <_dtoa_r+0xa7e>
 8008a64:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008a68:	d029      	beq.n	8008abe <_dtoa_r+0xab6>
 8008a6a:	9b05      	ldr	r3, [sp, #20]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	dd02      	ble.n	8008a76 <_dtoa_r+0xa6e>
 8008a70:	9b02      	ldr	r3, [sp, #8]
 8008a72:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008a76:	9b01      	ldr	r3, [sp, #4]
 8008a78:	f883 9000 	strb.w	r9, [r3]
 8008a7c:	e774      	b.n	8008968 <_dtoa_r+0x960>
 8008a7e:	4638      	mov	r0, r7
 8008a80:	e7ba      	b.n	80089f8 <_dtoa_r+0x9f0>
 8008a82:	2201      	movs	r2, #1
 8008a84:	e7e1      	b.n	8008a4a <_dtoa_r+0xa42>
 8008a86:	9b05      	ldr	r3, [sp, #20]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	db04      	blt.n	8008a96 <_dtoa_r+0xa8e>
 8008a8c:	9907      	ldr	r1, [sp, #28]
 8008a8e:	430b      	orrs	r3, r1
 8008a90:	9906      	ldr	r1, [sp, #24]
 8008a92:	430b      	orrs	r3, r1
 8008a94:	d120      	bne.n	8008ad8 <_dtoa_r+0xad0>
 8008a96:	2a00      	cmp	r2, #0
 8008a98:	dded      	ble.n	8008a76 <_dtoa_r+0xa6e>
 8008a9a:	4651      	mov	r1, sl
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	f000 fbb4 	bl	800920c <__lshift>
 8008aa4:	4631      	mov	r1, r6
 8008aa6:	4682      	mov	sl, r0
 8008aa8:	f000 fc1c 	bl	80092e4 <__mcmp>
 8008aac:	2800      	cmp	r0, #0
 8008aae:	dc03      	bgt.n	8008ab8 <_dtoa_r+0xab0>
 8008ab0:	d1e1      	bne.n	8008a76 <_dtoa_r+0xa6e>
 8008ab2:	f019 0f01 	tst.w	r9, #1
 8008ab6:	d0de      	beq.n	8008a76 <_dtoa_r+0xa6e>
 8008ab8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008abc:	d1d8      	bne.n	8008a70 <_dtoa_r+0xa68>
 8008abe:	9a01      	ldr	r2, [sp, #4]
 8008ac0:	2339      	movs	r3, #57	; 0x39
 8008ac2:	7013      	strb	r3, [r2, #0]
 8008ac4:	462b      	mov	r3, r5
 8008ac6:	461d      	mov	r5, r3
 8008ac8:	3b01      	subs	r3, #1
 8008aca:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008ace:	2a39      	cmp	r2, #57	; 0x39
 8008ad0:	d06c      	beq.n	8008bac <_dtoa_r+0xba4>
 8008ad2:	3201      	adds	r2, #1
 8008ad4:	701a      	strb	r2, [r3, #0]
 8008ad6:	e747      	b.n	8008968 <_dtoa_r+0x960>
 8008ad8:	2a00      	cmp	r2, #0
 8008ada:	dd07      	ble.n	8008aec <_dtoa_r+0xae4>
 8008adc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008ae0:	d0ed      	beq.n	8008abe <_dtoa_r+0xab6>
 8008ae2:	9a01      	ldr	r2, [sp, #4]
 8008ae4:	f109 0301 	add.w	r3, r9, #1
 8008ae8:	7013      	strb	r3, [r2, #0]
 8008aea:	e73d      	b.n	8008968 <_dtoa_r+0x960>
 8008aec:	9b04      	ldr	r3, [sp, #16]
 8008aee:	9a08      	ldr	r2, [sp, #32]
 8008af0:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d043      	beq.n	8008b80 <_dtoa_r+0xb78>
 8008af8:	4651      	mov	r1, sl
 8008afa:	2300      	movs	r3, #0
 8008afc:	220a      	movs	r2, #10
 8008afe:	4620      	mov	r0, r4
 8008b00:	f000 f9d6 	bl	8008eb0 <__multadd>
 8008b04:	45b8      	cmp	r8, r7
 8008b06:	4682      	mov	sl, r0
 8008b08:	f04f 0300 	mov.w	r3, #0
 8008b0c:	f04f 020a 	mov.w	r2, #10
 8008b10:	4641      	mov	r1, r8
 8008b12:	4620      	mov	r0, r4
 8008b14:	d107      	bne.n	8008b26 <_dtoa_r+0xb1e>
 8008b16:	f000 f9cb 	bl	8008eb0 <__multadd>
 8008b1a:	4680      	mov	r8, r0
 8008b1c:	4607      	mov	r7, r0
 8008b1e:	9b04      	ldr	r3, [sp, #16]
 8008b20:	3301      	adds	r3, #1
 8008b22:	9304      	str	r3, [sp, #16]
 8008b24:	e775      	b.n	8008a12 <_dtoa_r+0xa0a>
 8008b26:	f000 f9c3 	bl	8008eb0 <__multadd>
 8008b2a:	4639      	mov	r1, r7
 8008b2c:	4680      	mov	r8, r0
 8008b2e:	2300      	movs	r3, #0
 8008b30:	220a      	movs	r2, #10
 8008b32:	4620      	mov	r0, r4
 8008b34:	f000 f9bc 	bl	8008eb0 <__multadd>
 8008b38:	4607      	mov	r7, r0
 8008b3a:	e7f0      	b.n	8008b1e <_dtoa_r+0xb16>
 8008b3c:	9b04      	ldr	r3, [sp, #16]
 8008b3e:	9301      	str	r3, [sp, #4]
 8008b40:	9d00      	ldr	r5, [sp, #0]
 8008b42:	4631      	mov	r1, r6
 8008b44:	4650      	mov	r0, sl
 8008b46:	f7ff f9d6 	bl	8007ef6 <quorem>
 8008b4a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008b4e:	9b00      	ldr	r3, [sp, #0]
 8008b50:	f805 9b01 	strb.w	r9, [r5], #1
 8008b54:	1aea      	subs	r2, r5, r3
 8008b56:	9b01      	ldr	r3, [sp, #4]
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	dd07      	ble.n	8008b6c <_dtoa_r+0xb64>
 8008b5c:	4651      	mov	r1, sl
 8008b5e:	2300      	movs	r3, #0
 8008b60:	220a      	movs	r2, #10
 8008b62:	4620      	mov	r0, r4
 8008b64:	f000 f9a4 	bl	8008eb0 <__multadd>
 8008b68:	4682      	mov	sl, r0
 8008b6a:	e7ea      	b.n	8008b42 <_dtoa_r+0xb3a>
 8008b6c:	9b01      	ldr	r3, [sp, #4]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	bfc8      	it	gt
 8008b72:	461d      	movgt	r5, r3
 8008b74:	9b00      	ldr	r3, [sp, #0]
 8008b76:	bfd8      	it	le
 8008b78:	2501      	movle	r5, #1
 8008b7a:	441d      	add	r5, r3
 8008b7c:	f04f 0800 	mov.w	r8, #0
 8008b80:	4651      	mov	r1, sl
 8008b82:	2201      	movs	r2, #1
 8008b84:	4620      	mov	r0, r4
 8008b86:	f000 fb41 	bl	800920c <__lshift>
 8008b8a:	4631      	mov	r1, r6
 8008b8c:	4682      	mov	sl, r0
 8008b8e:	f000 fba9 	bl	80092e4 <__mcmp>
 8008b92:	2800      	cmp	r0, #0
 8008b94:	dc96      	bgt.n	8008ac4 <_dtoa_r+0xabc>
 8008b96:	d102      	bne.n	8008b9e <_dtoa_r+0xb96>
 8008b98:	f019 0f01 	tst.w	r9, #1
 8008b9c:	d192      	bne.n	8008ac4 <_dtoa_r+0xabc>
 8008b9e:	462b      	mov	r3, r5
 8008ba0:	461d      	mov	r5, r3
 8008ba2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ba6:	2a30      	cmp	r2, #48	; 0x30
 8008ba8:	d0fa      	beq.n	8008ba0 <_dtoa_r+0xb98>
 8008baa:	e6dd      	b.n	8008968 <_dtoa_r+0x960>
 8008bac:	9a00      	ldr	r2, [sp, #0]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d189      	bne.n	8008ac6 <_dtoa_r+0xabe>
 8008bb2:	f10b 0b01 	add.w	fp, fp, #1
 8008bb6:	2331      	movs	r3, #49	; 0x31
 8008bb8:	e796      	b.n	8008ae8 <_dtoa_r+0xae0>
 8008bba:	4b0a      	ldr	r3, [pc, #40]	; (8008be4 <_dtoa_r+0xbdc>)
 8008bbc:	f7ff ba99 	b.w	80080f2 <_dtoa_r+0xea>
 8008bc0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	f47f aa6d 	bne.w	80080a2 <_dtoa_r+0x9a>
 8008bc8:	4b07      	ldr	r3, [pc, #28]	; (8008be8 <_dtoa_r+0xbe0>)
 8008bca:	f7ff ba92 	b.w	80080f2 <_dtoa_r+0xea>
 8008bce:	9b01      	ldr	r3, [sp, #4]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	dcb5      	bgt.n	8008b40 <_dtoa_r+0xb38>
 8008bd4:	9b07      	ldr	r3, [sp, #28]
 8008bd6:	2b02      	cmp	r3, #2
 8008bd8:	f73f aeb1 	bgt.w	800893e <_dtoa_r+0x936>
 8008bdc:	e7b0      	b.n	8008b40 <_dtoa_r+0xb38>
 8008bde:	bf00      	nop
 8008be0:	08009cb4 	.word	0x08009cb4
 8008be4:	08009c14 	.word	0x08009c14
 8008be8:	08009c38 	.word	0x08009c38

08008bec <_free_r>:
 8008bec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008bee:	2900      	cmp	r1, #0
 8008bf0:	d044      	beq.n	8008c7c <_free_r+0x90>
 8008bf2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bf6:	9001      	str	r0, [sp, #4]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	f1a1 0404 	sub.w	r4, r1, #4
 8008bfe:	bfb8      	it	lt
 8008c00:	18e4      	addlt	r4, r4, r3
 8008c02:	f000 f8e7 	bl	8008dd4 <__malloc_lock>
 8008c06:	4a1e      	ldr	r2, [pc, #120]	; (8008c80 <_free_r+0x94>)
 8008c08:	9801      	ldr	r0, [sp, #4]
 8008c0a:	6813      	ldr	r3, [r2, #0]
 8008c0c:	b933      	cbnz	r3, 8008c1c <_free_r+0x30>
 8008c0e:	6063      	str	r3, [r4, #4]
 8008c10:	6014      	str	r4, [r2, #0]
 8008c12:	b003      	add	sp, #12
 8008c14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008c18:	f000 b8e2 	b.w	8008de0 <__malloc_unlock>
 8008c1c:	42a3      	cmp	r3, r4
 8008c1e:	d908      	bls.n	8008c32 <_free_r+0x46>
 8008c20:	6825      	ldr	r5, [r4, #0]
 8008c22:	1961      	adds	r1, r4, r5
 8008c24:	428b      	cmp	r3, r1
 8008c26:	bf01      	itttt	eq
 8008c28:	6819      	ldreq	r1, [r3, #0]
 8008c2a:	685b      	ldreq	r3, [r3, #4]
 8008c2c:	1949      	addeq	r1, r1, r5
 8008c2e:	6021      	streq	r1, [r4, #0]
 8008c30:	e7ed      	b.n	8008c0e <_free_r+0x22>
 8008c32:	461a      	mov	r2, r3
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	b10b      	cbz	r3, 8008c3c <_free_r+0x50>
 8008c38:	42a3      	cmp	r3, r4
 8008c3a:	d9fa      	bls.n	8008c32 <_free_r+0x46>
 8008c3c:	6811      	ldr	r1, [r2, #0]
 8008c3e:	1855      	adds	r5, r2, r1
 8008c40:	42a5      	cmp	r5, r4
 8008c42:	d10b      	bne.n	8008c5c <_free_r+0x70>
 8008c44:	6824      	ldr	r4, [r4, #0]
 8008c46:	4421      	add	r1, r4
 8008c48:	1854      	adds	r4, r2, r1
 8008c4a:	42a3      	cmp	r3, r4
 8008c4c:	6011      	str	r1, [r2, #0]
 8008c4e:	d1e0      	bne.n	8008c12 <_free_r+0x26>
 8008c50:	681c      	ldr	r4, [r3, #0]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	6053      	str	r3, [r2, #4]
 8008c56:	440c      	add	r4, r1
 8008c58:	6014      	str	r4, [r2, #0]
 8008c5a:	e7da      	b.n	8008c12 <_free_r+0x26>
 8008c5c:	d902      	bls.n	8008c64 <_free_r+0x78>
 8008c5e:	230c      	movs	r3, #12
 8008c60:	6003      	str	r3, [r0, #0]
 8008c62:	e7d6      	b.n	8008c12 <_free_r+0x26>
 8008c64:	6825      	ldr	r5, [r4, #0]
 8008c66:	1961      	adds	r1, r4, r5
 8008c68:	428b      	cmp	r3, r1
 8008c6a:	bf04      	itt	eq
 8008c6c:	6819      	ldreq	r1, [r3, #0]
 8008c6e:	685b      	ldreq	r3, [r3, #4]
 8008c70:	6063      	str	r3, [r4, #4]
 8008c72:	bf04      	itt	eq
 8008c74:	1949      	addeq	r1, r1, r5
 8008c76:	6021      	streq	r1, [r4, #0]
 8008c78:	6054      	str	r4, [r2, #4]
 8008c7a:	e7ca      	b.n	8008c12 <_free_r+0x26>
 8008c7c:	b003      	add	sp, #12
 8008c7e:	bd30      	pop	{r4, r5, pc}
 8008c80:	20000818 	.word	0x20000818

08008c84 <malloc>:
 8008c84:	4b02      	ldr	r3, [pc, #8]	; (8008c90 <malloc+0xc>)
 8008c86:	4601      	mov	r1, r0
 8008c88:	6818      	ldr	r0, [r3, #0]
 8008c8a:	f000 b823 	b.w	8008cd4 <_malloc_r>
 8008c8e:	bf00      	nop
 8008c90:	20000064 	.word	0x20000064

08008c94 <sbrk_aligned>:
 8008c94:	b570      	push	{r4, r5, r6, lr}
 8008c96:	4e0e      	ldr	r6, [pc, #56]	; (8008cd0 <sbrk_aligned+0x3c>)
 8008c98:	460c      	mov	r4, r1
 8008c9a:	6831      	ldr	r1, [r6, #0]
 8008c9c:	4605      	mov	r5, r0
 8008c9e:	b911      	cbnz	r1, 8008ca6 <sbrk_aligned+0x12>
 8008ca0:	f000 fe96 	bl	80099d0 <_sbrk_r>
 8008ca4:	6030      	str	r0, [r6, #0]
 8008ca6:	4621      	mov	r1, r4
 8008ca8:	4628      	mov	r0, r5
 8008caa:	f000 fe91 	bl	80099d0 <_sbrk_r>
 8008cae:	1c43      	adds	r3, r0, #1
 8008cb0:	d00a      	beq.n	8008cc8 <sbrk_aligned+0x34>
 8008cb2:	1cc4      	adds	r4, r0, #3
 8008cb4:	f024 0403 	bic.w	r4, r4, #3
 8008cb8:	42a0      	cmp	r0, r4
 8008cba:	d007      	beq.n	8008ccc <sbrk_aligned+0x38>
 8008cbc:	1a21      	subs	r1, r4, r0
 8008cbe:	4628      	mov	r0, r5
 8008cc0:	f000 fe86 	bl	80099d0 <_sbrk_r>
 8008cc4:	3001      	adds	r0, #1
 8008cc6:	d101      	bne.n	8008ccc <sbrk_aligned+0x38>
 8008cc8:	f04f 34ff 	mov.w	r4, #4294967295
 8008ccc:	4620      	mov	r0, r4
 8008cce:	bd70      	pop	{r4, r5, r6, pc}
 8008cd0:	2000081c 	.word	0x2000081c

08008cd4 <_malloc_r>:
 8008cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cd8:	1ccd      	adds	r5, r1, #3
 8008cda:	f025 0503 	bic.w	r5, r5, #3
 8008cde:	3508      	adds	r5, #8
 8008ce0:	2d0c      	cmp	r5, #12
 8008ce2:	bf38      	it	cc
 8008ce4:	250c      	movcc	r5, #12
 8008ce6:	2d00      	cmp	r5, #0
 8008ce8:	4607      	mov	r7, r0
 8008cea:	db01      	blt.n	8008cf0 <_malloc_r+0x1c>
 8008cec:	42a9      	cmp	r1, r5
 8008cee:	d905      	bls.n	8008cfc <_malloc_r+0x28>
 8008cf0:	230c      	movs	r3, #12
 8008cf2:	603b      	str	r3, [r7, #0]
 8008cf4:	2600      	movs	r6, #0
 8008cf6:	4630      	mov	r0, r6
 8008cf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cfc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008dd0 <_malloc_r+0xfc>
 8008d00:	f000 f868 	bl	8008dd4 <__malloc_lock>
 8008d04:	f8d8 3000 	ldr.w	r3, [r8]
 8008d08:	461c      	mov	r4, r3
 8008d0a:	bb5c      	cbnz	r4, 8008d64 <_malloc_r+0x90>
 8008d0c:	4629      	mov	r1, r5
 8008d0e:	4638      	mov	r0, r7
 8008d10:	f7ff ffc0 	bl	8008c94 <sbrk_aligned>
 8008d14:	1c43      	adds	r3, r0, #1
 8008d16:	4604      	mov	r4, r0
 8008d18:	d155      	bne.n	8008dc6 <_malloc_r+0xf2>
 8008d1a:	f8d8 4000 	ldr.w	r4, [r8]
 8008d1e:	4626      	mov	r6, r4
 8008d20:	2e00      	cmp	r6, #0
 8008d22:	d145      	bne.n	8008db0 <_malloc_r+0xdc>
 8008d24:	2c00      	cmp	r4, #0
 8008d26:	d048      	beq.n	8008dba <_malloc_r+0xe6>
 8008d28:	6823      	ldr	r3, [r4, #0]
 8008d2a:	4631      	mov	r1, r6
 8008d2c:	4638      	mov	r0, r7
 8008d2e:	eb04 0903 	add.w	r9, r4, r3
 8008d32:	f000 fe4d 	bl	80099d0 <_sbrk_r>
 8008d36:	4581      	cmp	r9, r0
 8008d38:	d13f      	bne.n	8008dba <_malloc_r+0xe6>
 8008d3a:	6821      	ldr	r1, [r4, #0]
 8008d3c:	1a6d      	subs	r5, r5, r1
 8008d3e:	4629      	mov	r1, r5
 8008d40:	4638      	mov	r0, r7
 8008d42:	f7ff ffa7 	bl	8008c94 <sbrk_aligned>
 8008d46:	3001      	adds	r0, #1
 8008d48:	d037      	beq.n	8008dba <_malloc_r+0xe6>
 8008d4a:	6823      	ldr	r3, [r4, #0]
 8008d4c:	442b      	add	r3, r5
 8008d4e:	6023      	str	r3, [r4, #0]
 8008d50:	f8d8 3000 	ldr.w	r3, [r8]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d038      	beq.n	8008dca <_malloc_r+0xf6>
 8008d58:	685a      	ldr	r2, [r3, #4]
 8008d5a:	42a2      	cmp	r2, r4
 8008d5c:	d12b      	bne.n	8008db6 <_malloc_r+0xe2>
 8008d5e:	2200      	movs	r2, #0
 8008d60:	605a      	str	r2, [r3, #4]
 8008d62:	e00f      	b.n	8008d84 <_malloc_r+0xb0>
 8008d64:	6822      	ldr	r2, [r4, #0]
 8008d66:	1b52      	subs	r2, r2, r5
 8008d68:	d41f      	bmi.n	8008daa <_malloc_r+0xd6>
 8008d6a:	2a0b      	cmp	r2, #11
 8008d6c:	d917      	bls.n	8008d9e <_malloc_r+0xca>
 8008d6e:	1961      	adds	r1, r4, r5
 8008d70:	42a3      	cmp	r3, r4
 8008d72:	6025      	str	r5, [r4, #0]
 8008d74:	bf18      	it	ne
 8008d76:	6059      	strne	r1, [r3, #4]
 8008d78:	6863      	ldr	r3, [r4, #4]
 8008d7a:	bf08      	it	eq
 8008d7c:	f8c8 1000 	streq.w	r1, [r8]
 8008d80:	5162      	str	r2, [r4, r5]
 8008d82:	604b      	str	r3, [r1, #4]
 8008d84:	4638      	mov	r0, r7
 8008d86:	f104 060b 	add.w	r6, r4, #11
 8008d8a:	f000 f829 	bl	8008de0 <__malloc_unlock>
 8008d8e:	f026 0607 	bic.w	r6, r6, #7
 8008d92:	1d23      	adds	r3, r4, #4
 8008d94:	1af2      	subs	r2, r6, r3
 8008d96:	d0ae      	beq.n	8008cf6 <_malloc_r+0x22>
 8008d98:	1b9b      	subs	r3, r3, r6
 8008d9a:	50a3      	str	r3, [r4, r2]
 8008d9c:	e7ab      	b.n	8008cf6 <_malloc_r+0x22>
 8008d9e:	42a3      	cmp	r3, r4
 8008da0:	6862      	ldr	r2, [r4, #4]
 8008da2:	d1dd      	bne.n	8008d60 <_malloc_r+0x8c>
 8008da4:	f8c8 2000 	str.w	r2, [r8]
 8008da8:	e7ec      	b.n	8008d84 <_malloc_r+0xb0>
 8008daa:	4623      	mov	r3, r4
 8008dac:	6864      	ldr	r4, [r4, #4]
 8008dae:	e7ac      	b.n	8008d0a <_malloc_r+0x36>
 8008db0:	4634      	mov	r4, r6
 8008db2:	6876      	ldr	r6, [r6, #4]
 8008db4:	e7b4      	b.n	8008d20 <_malloc_r+0x4c>
 8008db6:	4613      	mov	r3, r2
 8008db8:	e7cc      	b.n	8008d54 <_malloc_r+0x80>
 8008dba:	230c      	movs	r3, #12
 8008dbc:	603b      	str	r3, [r7, #0]
 8008dbe:	4638      	mov	r0, r7
 8008dc0:	f000 f80e 	bl	8008de0 <__malloc_unlock>
 8008dc4:	e797      	b.n	8008cf6 <_malloc_r+0x22>
 8008dc6:	6025      	str	r5, [r4, #0]
 8008dc8:	e7dc      	b.n	8008d84 <_malloc_r+0xb0>
 8008dca:	605b      	str	r3, [r3, #4]
 8008dcc:	deff      	udf	#255	; 0xff
 8008dce:	bf00      	nop
 8008dd0:	20000818 	.word	0x20000818

08008dd4 <__malloc_lock>:
 8008dd4:	4801      	ldr	r0, [pc, #4]	; (8008ddc <__malloc_lock+0x8>)
 8008dd6:	f7ff b88c 	b.w	8007ef2 <__retarget_lock_acquire_recursive>
 8008dda:	bf00      	nop
 8008ddc:	20000814 	.word	0x20000814

08008de0 <__malloc_unlock>:
 8008de0:	4801      	ldr	r0, [pc, #4]	; (8008de8 <__malloc_unlock+0x8>)
 8008de2:	f7ff b887 	b.w	8007ef4 <__retarget_lock_release_recursive>
 8008de6:	bf00      	nop
 8008de8:	20000814 	.word	0x20000814

08008dec <_Balloc>:
 8008dec:	b570      	push	{r4, r5, r6, lr}
 8008dee:	69c6      	ldr	r6, [r0, #28]
 8008df0:	4604      	mov	r4, r0
 8008df2:	460d      	mov	r5, r1
 8008df4:	b976      	cbnz	r6, 8008e14 <_Balloc+0x28>
 8008df6:	2010      	movs	r0, #16
 8008df8:	f7ff ff44 	bl	8008c84 <malloc>
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	61e0      	str	r0, [r4, #28]
 8008e00:	b920      	cbnz	r0, 8008e0c <_Balloc+0x20>
 8008e02:	4b18      	ldr	r3, [pc, #96]	; (8008e64 <_Balloc+0x78>)
 8008e04:	4818      	ldr	r0, [pc, #96]	; (8008e68 <_Balloc+0x7c>)
 8008e06:	216b      	movs	r1, #107	; 0x6b
 8008e08:	f000 fe00 	bl	8009a0c <__assert_func>
 8008e0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e10:	6006      	str	r6, [r0, #0]
 8008e12:	60c6      	str	r6, [r0, #12]
 8008e14:	69e6      	ldr	r6, [r4, #28]
 8008e16:	68f3      	ldr	r3, [r6, #12]
 8008e18:	b183      	cbz	r3, 8008e3c <_Balloc+0x50>
 8008e1a:	69e3      	ldr	r3, [r4, #28]
 8008e1c:	68db      	ldr	r3, [r3, #12]
 8008e1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008e22:	b9b8      	cbnz	r0, 8008e54 <_Balloc+0x68>
 8008e24:	2101      	movs	r1, #1
 8008e26:	fa01 f605 	lsl.w	r6, r1, r5
 8008e2a:	1d72      	adds	r2, r6, #5
 8008e2c:	0092      	lsls	r2, r2, #2
 8008e2e:	4620      	mov	r0, r4
 8008e30:	f000 fe0a 	bl	8009a48 <_calloc_r>
 8008e34:	b160      	cbz	r0, 8008e50 <_Balloc+0x64>
 8008e36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008e3a:	e00e      	b.n	8008e5a <_Balloc+0x6e>
 8008e3c:	2221      	movs	r2, #33	; 0x21
 8008e3e:	2104      	movs	r1, #4
 8008e40:	4620      	mov	r0, r4
 8008e42:	f000 fe01 	bl	8009a48 <_calloc_r>
 8008e46:	69e3      	ldr	r3, [r4, #28]
 8008e48:	60f0      	str	r0, [r6, #12]
 8008e4a:	68db      	ldr	r3, [r3, #12]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d1e4      	bne.n	8008e1a <_Balloc+0x2e>
 8008e50:	2000      	movs	r0, #0
 8008e52:	bd70      	pop	{r4, r5, r6, pc}
 8008e54:	6802      	ldr	r2, [r0, #0]
 8008e56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008e60:	e7f7      	b.n	8008e52 <_Balloc+0x66>
 8008e62:	bf00      	nop
 8008e64:	08009c45 	.word	0x08009c45
 8008e68:	08009cc5 	.word	0x08009cc5

08008e6c <_Bfree>:
 8008e6c:	b570      	push	{r4, r5, r6, lr}
 8008e6e:	69c6      	ldr	r6, [r0, #28]
 8008e70:	4605      	mov	r5, r0
 8008e72:	460c      	mov	r4, r1
 8008e74:	b976      	cbnz	r6, 8008e94 <_Bfree+0x28>
 8008e76:	2010      	movs	r0, #16
 8008e78:	f7ff ff04 	bl	8008c84 <malloc>
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	61e8      	str	r0, [r5, #28]
 8008e80:	b920      	cbnz	r0, 8008e8c <_Bfree+0x20>
 8008e82:	4b09      	ldr	r3, [pc, #36]	; (8008ea8 <_Bfree+0x3c>)
 8008e84:	4809      	ldr	r0, [pc, #36]	; (8008eac <_Bfree+0x40>)
 8008e86:	218f      	movs	r1, #143	; 0x8f
 8008e88:	f000 fdc0 	bl	8009a0c <__assert_func>
 8008e8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e90:	6006      	str	r6, [r0, #0]
 8008e92:	60c6      	str	r6, [r0, #12]
 8008e94:	b13c      	cbz	r4, 8008ea6 <_Bfree+0x3a>
 8008e96:	69eb      	ldr	r3, [r5, #28]
 8008e98:	6862      	ldr	r2, [r4, #4]
 8008e9a:	68db      	ldr	r3, [r3, #12]
 8008e9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ea0:	6021      	str	r1, [r4, #0]
 8008ea2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008ea6:	bd70      	pop	{r4, r5, r6, pc}
 8008ea8:	08009c45 	.word	0x08009c45
 8008eac:	08009cc5 	.word	0x08009cc5

08008eb0 <__multadd>:
 8008eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eb4:	690d      	ldr	r5, [r1, #16]
 8008eb6:	4607      	mov	r7, r0
 8008eb8:	460c      	mov	r4, r1
 8008eba:	461e      	mov	r6, r3
 8008ebc:	f101 0c14 	add.w	ip, r1, #20
 8008ec0:	2000      	movs	r0, #0
 8008ec2:	f8dc 3000 	ldr.w	r3, [ip]
 8008ec6:	b299      	uxth	r1, r3
 8008ec8:	fb02 6101 	mla	r1, r2, r1, r6
 8008ecc:	0c1e      	lsrs	r6, r3, #16
 8008ece:	0c0b      	lsrs	r3, r1, #16
 8008ed0:	fb02 3306 	mla	r3, r2, r6, r3
 8008ed4:	b289      	uxth	r1, r1
 8008ed6:	3001      	adds	r0, #1
 8008ed8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008edc:	4285      	cmp	r5, r0
 8008ede:	f84c 1b04 	str.w	r1, [ip], #4
 8008ee2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ee6:	dcec      	bgt.n	8008ec2 <__multadd+0x12>
 8008ee8:	b30e      	cbz	r6, 8008f2e <__multadd+0x7e>
 8008eea:	68a3      	ldr	r3, [r4, #8]
 8008eec:	42ab      	cmp	r3, r5
 8008eee:	dc19      	bgt.n	8008f24 <__multadd+0x74>
 8008ef0:	6861      	ldr	r1, [r4, #4]
 8008ef2:	4638      	mov	r0, r7
 8008ef4:	3101      	adds	r1, #1
 8008ef6:	f7ff ff79 	bl	8008dec <_Balloc>
 8008efa:	4680      	mov	r8, r0
 8008efc:	b928      	cbnz	r0, 8008f0a <__multadd+0x5a>
 8008efe:	4602      	mov	r2, r0
 8008f00:	4b0c      	ldr	r3, [pc, #48]	; (8008f34 <__multadd+0x84>)
 8008f02:	480d      	ldr	r0, [pc, #52]	; (8008f38 <__multadd+0x88>)
 8008f04:	21ba      	movs	r1, #186	; 0xba
 8008f06:	f000 fd81 	bl	8009a0c <__assert_func>
 8008f0a:	6922      	ldr	r2, [r4, #16]
 8008f0c:	3202      	adds	r2, #2
 8008f0e:	f104 010c 	add.w	r1, r4, #12
 8008f12:	0092      	lsls	r2, r2, #2
 8008f14:	300c      	adds	r0, #12
 8008f16:	f000 fd6b 	bl	80099f0 <memcpy>
 8008f1a:	4621      	mov	r1, r4
 8008f1c:	4638      	mov	r0, r7
 8008f1e:	f7ff ffa5 	bl	8008e6c <_Bfree>
 8008f22:	4644      	mov	r4, r8
 8008f24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f28:	3501      	adds	r5, #1
 8008f2a:	615e      	str	r6, [r3, #20]
 8008f2c:	6125      	str	r5, [r4, #16]
 8008f2e:	4620      	mov	r0, r4
 8008f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f34:	08009cb4 	.word	0x08009cb4
 8008f38:	08009cc5 	.word	0x08009cc5

08008f3c <__hi0bits>:
 8008f3c:	0c03      	lsrs	r3, r0, #16
 8008f3e:	041b      	lsls	r3, r3, #16
 8008f40:	b9d3      	cbnz	r3, 8008f78 <__hi0bits+0x3c>
 8008f42:	0400      	lsls	r0, r0, #16
 8008f44:	2310      	movs	r3, #16
 8008f46:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008f4a:	bf04      	itt	eq
 8008f4c:	0200      	lsleq	r0, r0, #8
 8008f4e:	3308      	addeq	r3, #8
 8008f50:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008f54:	bf04      	itt	eq
 8008f56:	0100      	lsleq	r0, r0, #4
 8008f58:	3304      	addeq	r3, #4
 8008f5a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008f5e:	bf04      	itt	eq
 8008f60:	0080      	lsleq	r0, r0, #2
 8008f62:	3302      	addeq	r3, #2
 8008f64:	2800      	cmp	r0, #0
 8008f66:	db05      	blt.n	8008f74 <__hi0bits+0x38>
 8008f68:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008f6c:	f103 0301 	add.w	r3, r3, #1
 8008f70:	bf08      	it	eq
 8008f72:	2320      	moveq	r3, #32
 8008f74:	4618      	mov	r0, r3
 8008f76:	4770      	bx	lr
 8008f78:	2300      	movs	r3, #0
 8008f7a:	e7e4      	b.n	8008f46 <__hi0bits+0xa>

08008f7c <__lo0bits>:
 8008f7c:	6803      	ldr	r3, [r0, #0]
 8008f7e:	f013 0207 	ands.w	r2, r3, #7
 8008f82:	d00c      	beq.n	8008f9e <__lo0bits+0x22>
 8008f84:	07d9      	lsls	r1, r3, #31
 8008f86:	d422      	bmi.n	8008fce <__lo0bits+0x52>
 8008f88:	079a      	lsls	r2, r3, #30
 8008f8a:	bf49      	itett	mi
 8008f8c:	085b      	lsrmi	r3, r3, #1
 8008f8e:	089b      	lsrpl	r3, r3, #2
 8008f90:	6003      	strmi	r3, [r0, #0]
 8008f92:	2201      	movmi	r2, #1
 8008f94:	bf5c      	itt	pl
 8008f96:	6003      	strpl	r3, [r0, #0]
 8008f98:	2202      	movpl	r2, #2
 8008f9a:	4610      	mov	r0, r2
 8008f9c:	4770      	bx	lr
 8008f9e:	b299      	uxth	r1, r3
 8008fa0:	b909      	cbnz	r1, 8008fa6 <__lo0bits+0x2a>
 8008fa2:	0c1b      	lsrs	r3, r3, #16
 8008fa4:	2210      	movs	r2, #16
 8008fa6:	b2d9      	uxtb	r1, r3
 8008fa8:	b909      	cbnz	r1, 8008fae <__lo0bits+0x32>
 8008faa:	3208      	adds	r2, #8
 8008fac:	0a1b      	lsrs	r3, r3, #8
 8008fae:	0719      	lsls	r1, r3, #28
 8008fb0:	bf04      	itt	eq
 8008fb2:	091b      	lsreq	r3, r3, #4
 8008fb4:	3204      	addeq	r2, #4
 8008fb6:	0799      	lsls	r1, r3, #30
 8008fb8:	bf04      	itt	eq
 8008fba:	089b      	lsreq	r3, r3, #2
 8008fbc:	3202      	addeq	r2, #2
 8008fbe:	07d9      	lsls	r1, r3, #31
 8008fc0:	d403      	bmi.n	8008fca <__lo0bits+0x4e>
 8008fc2:	085b      	lsrs	r3, r3, #1
 8008fc4:	f102 0201 	add.w	r2, r2, #1
 8008fc8:	d003      	beq.n	8008fd2 <__lo0bits+0x56>
 8008fca:	6003      	str	r3, [r0, #0]
 8008fcc:	e7e5      	b.n	8008f9a <__lo0bits+0x1e>
 8008fce:	2200      	movs	r2, #0
 8008fd0:	e7e3      	b.n	8008f9a <__lo0bits+0x1e>
 8008fd2:	2220      	movs	r2, #32
 8008fd4:	e7e1      	b.n	8008f9a <__lo0bits+0x1e>
	...

08008fd8 <__i2b>:
 8008fd8:	b510      	push	{r4, lr}
 8008fda:	460c      	mov	r4, r1
 8008fdc:	2101      	movs	r1, #1
 8008fde:	f7ff ff05 	bl	8008dec <_Balloc>
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	b928      	cbnz	r0, 8008ff2 <__i2b+0x1a>
 8008fe6:	4b05      	ldr	r3, [pc, #20]	; (8008ffc <__i2b+0x24>)
 8008fe8:	4805      	ldr	r0, [pc, #20]	; (8009000 <__i2b+0x28>)
 8008fea:	f240 1145 	movw	r1, #325	; 0x145
 8008fee:	f000 fd0d 	bl	8009a0c <__assert_func>
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	6144      	str	r4, [r0, #20]
 8008ff6:	6103      	str	r3, [r0, #16]
 8008ff8:	bd10      	pop	{r4, pc}
 8008ffa:	bf00      	nop
 8008ffc:	08009cb4 	.word	0x08009cb4
 8009000:	08009cc5 	.word	0x08009cc5

08009004 <__multiply>:
 8009004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009008:	4691      	mov	r9, r2
 800900a:	690a      	ldr	r2, [r1, #16]
 800900c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009010:	429a      	cmp	r2, r3
 8009012:	bfb8      	it	lt
 8009014:	460b      	movlt	r3, r1
 8009016:	460c      	mov	r4, r1
 8009018:	bfbc      	itt	lt
 800901a:	464c      	movlt	r4, r9
 800901c:	4699      	movlt	r9, r3
 800901e:	6927      	ldr	r7, [r4, #16]
 8009020:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009024:	68a3      	ldr	r3, [r4, #8]
 8009026:	6861      	ldr	r1, [r4, #4]
 8009028:	eb07 060a 	add.w	r6, r7, sl
 800902c:	42b3      	cmp	r3, r6
 800902e:	b085      	sub	sp, #20
 8009030:	bfb8      	it	lt
 8009032:	3101      	addlt	r1, #1
 8009034:	f7ff feda 	bl	8008dec <_Balloc>
 8009038:	b930      	cbnz	r0, 8009048 <__multiply+0x44>
 800903a:	4602      	mov	r2, r0
 800903c:	4b44      	ldr	r3, [pc, #272]	; (8009150 <__multiply+0x14c>)
 800903e:	4845      	ldr	r0, [pc, #276]	; (8009154 <__multiply+0x150>)
 8009040:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009044:	f000 fce2 	bl	8009a0c <__assert_func>
 8009048:	f100 0514 	add.w	r5, r0, #20
 800904c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009050:	462b      	mov	r3, r5
 8009052:	2200      	movs	r2, #0
 8009054:	4543      	cmp	r3, r8
 8009056:	d321      	bcc.n	800909c <__multiply+0x98>
 8009058:	f104 0314 	add.w	r3, r4, #20
 800905c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009060:	f109 0314 	add.w	r3, r9, #20
 8009064:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009068:	9202      	str	r2, [sp, #8]
 800906a:	1b3a      	subs	r2, r7, r4
 800906c:	3a15      	subs	r2, #21
 800906e:	f022 0203 	bic.w	r2, r2, #3
 8009072:	3204      	adds	r2, #4
 8009074:	f104 0115 	add.w	r1, r4, #21
 8009078:	428f      	cmp	r7, r1
 800907a:	bf38      	it	cc
 800907c:	2204      	movcc	r2, #4
 800907e:	9201      	str	r2, [sp, #4]
 8009080:	9a02      	ldr	r2, [sp, #8]
 8009082:	9303      	str	r3, [sp, #12]
 8009084:	429a      	cmp	r2, r3
 8009086:	d80c      	bhi.n	80090a2 <__multiply+0x9e>
 8009088:	2e00      	cmp	r6, #0
 800908a:	dd03      	ble.n	8009094 <__multiply+0x90>
 800908c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009090:	2b00      	cmp	r3, #0
 8009092:	d05b      	beq.n	800914c <__multiply+0x148>
 8009094:	6106      	str	r6, [r0, #16]
 8009096:	b005      	add	sp, #20
 8009098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800909c:	f843 2b04 	str.w	r2, [r3], #4
 80090a0:	e7d8      	b.n	8009054 <__multiply+0x50>
 80090a2:	f8b3 a000 	ldrh.w	sl, [r3]
 80090a6:	f1ba 0f00 	cmp.w	sl, #0
 80090aa:	d024      	beq.n	80090f6 <__multiply+0xf2>
 80090ac:	f104 0e14 	add.w	lr, r4, #20
 80090b0:	46a9      	mov	r9, r5
 80090b2:	f04f 0c00 	mov.w	ip, #0
 80090b6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80090ba:	f8d9 1000 	ldr.w	r1, [r9]
 80090be:	fa1f fb82 	uxth.w	fp, r2
 80090c2:	b289      	uxth	r1, r1
 80090c4:	fb0a 110b 	mla	r1, sl, fp, r1
 80090c8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80090cc:	f8d9 2000 	ldr.w	r2, [r9]
 80090d0:	4461      	add	r1, ip
 80090d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80090d6:	fb0a c20b 	mla	r2, sl, fp, ip
 80090da:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80090de:	b289      	uxth	r1, r1
 80090e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80090e4:	4577      	cmp	r7, lr
 80090e6:	f849 1b04 	str.w	r1, [r9], #4
 80090ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80090ee:	d8e2      	bhi.n	80090b6 <__multiply+0xb2>
 80090f0:	9a01      	ldr	r2, [sp, #4]
 80090f2:	f845 c002 	str.w	ip, [r5, r2]
 80090f6:	9a03      	ldr	r2, [sp, #12]
 80090f8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80090fc:	3304      	adds	r3, #4
 80090fe:	f1b9 0f00 	cmp.w	r9, #0
 8009102:	d021      	beq.n	8009148 <__multiply+0x144>
 8009104:	6829      	ldr	r1, [r5, #0]
 8009106:	f104 0c14 	add.w	ip, r4, #20
 800910a:	46ae      	mov	lr, r5
 800910c:	f04f 0a00 	mov.w	sl, #0
 8009110:	f8bc b000 	ldrh.w	fp, [ip]
 8009114:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009118:	fb09 220b 	mla	r2, r9, fp, r2
 800911c:	4452      	add	r2, sl
 800911e:	b289      	uxth	r1, r1
 8009120:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009124:	f84e 1b04 	str.w	r1, [lr], #4
 8009128:	f85c 1b04 	ldr.w	r1, [ip], #4
 800912c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009130:	f8be 1000 	ldrh.w	r1, [lr]
 8009134:	fb09 110a 	mla	r1, r9, sl, r1
 8009138:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800913c:	4567      	cmp	r7, ip
 800913e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009142:	d8e5      	bhi.n	8009110 <__multiply+0x10c>
 8009144:	9a01      	ldr	r2, [sp, #4]
 8009146:	50a9      	str	r1, [r5, r2]
 8009148:	3504      	adds	r5, #4
 800914a:	e799      	b.n	8009080 <__multiply+0x7c>
 800914c:	3e01      	subs	r6, #1
 800914e:	e79b      	b.n	8009088 <__multiply+0x84>
 8009150:	08009cb4 	.word	0x08009cb4
 8009154:	08009cc5 	.word	0x08009cc5

08009158 <__pow5mult>:
 8009158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800915c:	4615      	mov	r5, r2
 800915e:	f012 0203 	ands.w	r2, r2, #3
 8009162:	4606      	mov	r6, r0
 8009164:	460f      	mov	r7, r1
 8009166:	d007      	beq.n	8009178 <__pow5mult+0x20>
 8009168:	4c25      	ldr	r4, [pc, #148]	; (8009200 <__pow5mult+0xa8>)
 800916a:	3a01      	subs	r2, #1
 800916c:	2300      	movs	r3, #0
 800916e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009172:	f7ff fe9d 	bl	8008eb0 <__multadd>
 8009176:	4607      	mov	r7, r0
 8009178:	10ad      	asrs	r5, r5, #2
 800917a:	d03d      	beq.n	80091f8 <__pow5mult+0xa0>
 800917c:	69f4      	ldr	r4, [r6, #28]
 800917e:	b97c      	cbnz	r4, 80091a0 <__pow5mult+0x48>
 8009180:	2010      	movs	r0, #16
 8009182:	f7ff fd7f 	bl	8008c84 <malloc>
 8009186:	4602      	mov	r2, r0
 8009188:	61f0      	str	r0, [r6, #28]
 800918a:	b928      	cbnz	r0, 8009198 <__pow5mult+0x40>
 800918c:	4b1d      	ldr	r3, [pc, #116]	; (8009204 <__pow5mult+0xac>)
 800918e:	481e      	ldr	r0, [pc, #120]	; (8009208 <__pow5mult+0xb0>)
 8009190:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009194:	f000 fc3a 	bl	8009a0c <__assert_func>
 8009198:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800919c:	6004      	str	r4, [r0, #0]
 800919e:	60c4      	str	r4, [r0, #12]
 80091a0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80091a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80091a8:	b94c      	cbnz	r4, 80091be <__pow5mult+0x66>
 80091aa:	f240 2171 	movw	r1, #625	; 0x271
 80091ae:	4630      	mov	r0, r6
 80091b0:	f7ff ff12 	bl	8008fd8 <__i2b>
 80091b4:	2300      	movs	r3, #0
 80091b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80091ba:	4604      	mov	r4, r0
 80091bc:	6003      	str	r3, [r0, #0]
 80091be:	f04f 0900 	mov.w	r9, #0
 80091c2:	07eb      	lsls	r3, r5, #31
 80091c4:	d50a      	bpl.n	80091dc <__pow5mult+0x84>
 80091c6:	4639      	mov	r1, r7
 80091c8:	4622      	mov	r2, r4
 80091ca:	4630      	mov	r0, r6
 80091cc:	f7ff ff1a 	bl	8009004 <__multiply>
 80091d0:	4639      	mov	r1, r7
 80091d2:	4680      	mov	r8, r0
 80091d4:	4630      	mov	r0, r6
 80091d6:	f7ff fe49 	bl	8008e6c <_Bfree>
 80091da:	4647      	mov	r7, r8
 80091dc:	106d      	asrs	r5, r5, #1
 80091de:	d00b      	beq.n	80091f8 <__pow5mult+0xa0>
 80091e0:	6820      	ldr	r0, [r4, #0]
 80091e2:	b938      	cbnz	r0, 80091f4 <__pow5mult+0x9c>
 80091e4:	4622      	mov	r2, r4
 80091e6:	4621      	mov	r1, r4
 80091e8:	4630      	mov	r0, r6
 80091ea:	f7ff ff0b 	bl	8009004 <__multiply>
 80091ee:	6020      	str	r0, [r4, #0]
 80091f0:	f8c0 9000 	str.w	r9, [r0]
 80091f4:	4604      	mov	r4, r0
 80091f6:	e7e4      	b.n	80091c2 <__pow5mult+0x6a>
 80091f8:	4638      	mov	r0, r7
 80091fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091fe:	bf00      	nop
 8009200:	08009e10 	.word	0x08009e10
 8009204:	08009c45 	.word	0x08009c45
 8009208:	08009cc5 	.word	0x08009cc5

0800920c <__lshift>:
 800920c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009210:	460c      	mov	r4, r1
 8009212:	6849      	ldr	r1, [r1, #4]
 8009214:	6923      	ldr	r3, [r4, #16]
 8009216:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800921a:	68a3      	ldr	r3, [r4, #8]
 800921c:	4607      	mov	r7, r0
 800921e:	4691      	mov	r9, r2
 8009220:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009224:	f108 0601 	add.w	r6, r8, #1
 8009228:	42b3      	cmp	r3, r6
 800922a:	db0b      	blt.n	8009244 <__lshift+0x38>
 800922c:	4638      	mov	r0, r7
 800922e:	f7ff fddd 	bl	8008dec <_Balloc>
 8009232:	4605      	mov	r5, r0
 8009234:	b948      	cbnz	r0, 800924a <__lshift+0x3e>
 8009236:	4602      	mov	r2, r0
 8009238:	4b28      	ldr	r3, [pc, #160]	; (80092dc <__lshift+0xd0>)
 800923a:	4829      	ldr	r0, [pc, #164]	; (80092e0 <__lshift+0xd4>)
 800923c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009240:	f000 fbe4 	bl	8009a0c <__assert_func>
 8009244:	3101      	adds	r1, #1
 8009246:	005b      	lsls	r3, r3, #1
 8009248:	e7ee      	b.n	8009228 <__lshift+0x1c>
 800924a:	2300      	movs	r3, #0
 800924c:	f100 0114 	add.w	r1, r0, #20
 8009250:	f100 0210 	add.w	r2, r0, #16
 8009254:	4618      	mov	r0, r3
 8009256:	4553      	cmp	r3, sl
 8009258:	db33      	blt.n	80092c2 <__lshift+0xb6>
 800925a:	6920      	ldr	r0, [r4, #16]
 800925c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009260:	f104 0314 	add.w	r3, r4, #20
 8009264:	f019 091f 	ands.w	r9, r9, #31
 8009268:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800926c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009270:	d02b      	beq.n	80092ca <__lshift+0xbe>
 8009272:	f1c9 0e20 	rsb	lr, r9, #32
 8009276:	468a      	mov	sl, r1
 8009278:	2200      	movs	r2, #0
 800927a:	6818      	ldr	r0, [r3, #0]
 800927c:	fa00 f009 	lsl.w	r0, r0, r9
 8009280:	4310      	orrs	r0, r2
 8009282:	f84a 0b04 	str.w	r0, [sl], #4
 8009286:	f853 2b04 	ldr.w	r2, [r3], #4
 800928a:	459c      	cmp	ip, r3
 800928c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009290:	d8f3      	bhi.n	800927a <__lshift+0x6e>
 8009292:	ebac 0304 	sub.w	r3, ip, r4
 8009296:	3b15      	subs	r3, #21
 8009298:	f023 0303 	bic.w	r3, r3, #3
 800929c:	3304      	adds	r3, #4
 800929e:	f104 0015 	add.w	r0, r4, #21
 80092a2:	4584      	cmp	ip, r0
 80092a4:	bf38      	it	cc
 80092a6:	2304      	movcc	r3, #4
 80092a8:	50ca      	str	r2, [r1, r3]
 80092aa:	b10a      	cbz	r2, 80092b0 <__lshift+0xa4>
 80092ac:	f108 0602 	add.w	r6, r8, #2
 80092b0:	3e01      	subs	r6, #1
 80092b2:	4638      	mov	r0, r7
 80092b4:	612e      	str	r6, [r5, #16]
 80092b6:	4621      	mov	r1, r4
 80092b8:	f7ff fdd8 	bl	8008e6c <_Bfree>
 80092bc:	4628      	mov	r0, r5
 80092be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80092c6:	3301      	adds	r3, #1
 80092c8:	e7c5      	b.n	8009256 <__lshift+0x4a>
 80092ca:	3904      	subs	r1, #4
 80092cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80092d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80092d4:	459c      	cmp	ip, r3
 80092d6:	d8f9      	bhi.n	80092cc <__lshift+0xc0>
 80092d8:	e7ea      	b.n	80092b0 <__lshift+0xa4>
 80092da:	bf00      	nop
 80092dc:	08009cb4 	.word	0x08009cb4
 80092e0:	08009cc5 	.word	0x08009cc5

080092e4 <__mcmp>:
 80092e4:	b530      	push	{r4, r5, lr}
 80092e6:	6902      	ldr	r2, [r0, #16]
 80092e8:	690c      	ldr	r4, [r1, #16]
 80092ea:	1b12      	subs	r2, r2, r4
 80092ec:	d10e      	bne.n	800930c <__mcmp+0x28>
 80092ee:	f100 0314 	add.w	r3, r0, #20
 80092f2:	3114      	adds	r1, #20
 80092f4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80092f8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80092fc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009300:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009304:	42a5      	cmp	r5, r4
 8009306:	d003      	beq.n	8009310 <__mcmp+0x2c>
 8009308:	d305      	bcc.n	8009316 <__mcmp+0x32>
 800930a:	2201      	movs	r2, #1
 800930c:	4610      	mov	r0, r2
 800930e:	bd30      	pop	{r4, r5, pc}
 8009310:	4283      	cmp	r3, r0
 8009312:	d3f3      	bcc.n	80092fc <__mcmp+0x18>
 8009314:	e7fa      	b.n	800930c <__mcmp+0x28>
 8009316:	f04f 32ff 	mov.w	r2, #4294967295
 800931a:	e7f7      	b.n	800930c <__mcmp+0x28>

0800931c <__mdiff>:
 800931c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009320:	460c      	mov	r4, r1
 8009322:	4606      	mov	r6, r0
 8009324:	4611      	mov	r1, r2
 8009326:	4620      	mov	r0, r4
 8009328:	4690      	mov	r8, r2
 800932a:	f7ff ffdb 	bl	80092e4 <__mcmp>
 800932e:	1e05      	subs	r5, r0, #0
 8009330:	d110      	bne.n	8009354 <__mdiff+0x38>
 8009332:	4629      	mov	r1, r5
 8009334:	4630      	mov	r0, r6
 8009336:	f7ff fd59 	bl	8008dec <_Balloc>
 800933a:	b930      	cbnz	r0, 800934a <__mdiff+0x2e>
 800933c:	4b3a      	ldr	r3, [pc, #232]	; (8009428 <__mdiff+0x10c>)
 800933e:	4602      	mov	r2, r0
 8009340:	f240 2137 	movw	r1, #567	; 0x237
 8009344:	4839      	ldr	r0, [pc, #228]	; (800942c <__mdiff+0x110>)
 8009346:	f000 fb61 	bl	8009a0c <__assert_func>
 800934a:	2301      	movs	r3, #1
 800934c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009350:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009354:	bfa4      	itt	ge
 8009356:	4643      	movge	r3, r8
 8009358:	46a0      	movge	r8, r4
 800935a:	4630      	mov	r0, r6
 800935c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009360:	bfa6      	itte	ge
 8009362:	461c      	movge	r4, r3
 8009364:	2500      	movge	r5, #0
 8009366:	2501      	movlt	r5, #1
 8009368:	f7ff fd40 	bl	8008dec <_Balloc>
 800936c:	b920      	cbnz	r0, 8009378 <__mdiff+0x5c>
 800936e:	4b2e      	ldr	r3, [pc, #184]	; (8009428 <__mdiff+0x10c>)
 8009370:	4602      	mov	r2, r0
 8009372:	f240 2145 	movw	r1, #581	; 0x245
 8009376:	e7e5      	b.n	8009344 <__mdiff+0x28>
 8009378:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800937c:	6926      	ldr	r6, [r4, #16]
 800937e:	60c5      	str	r5, [r0, #12]
 8009380:	f104 0914 	add.w	r9, r4, #20
 8009384:	f108 0514 	add.w	r5, r8, #20
 8009388:	f100 0e14 	add.w	lr, r0, #20
 800938c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009390:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009394:	f108 0210 	add.w	r2, r8, #16
 8009398:	46f2      	mov	sl, lr
 800939a:	2100      	movs	r1, #0
 800939c:	f859 3b04 	ldr.w	r3, [r9], #4
 80093a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80093a4:	fa11 f88b 	uxtah	r8, r1, fp
 80093a8:	b299      	uxth	r1, r3
 80093aa:	0c1b      	lsrs	r3, r3, #16
 80093ac:	eba8 0801 	sub.w	r8, r8, r1
 80093b0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80093b4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80093b8:	fa1f f888 	uxth.w	r8, r8
 80093bc:	1419      	asrs	r1, r3, #16
 80093be:	454e      	cmp	r6, r9
 80093c0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80093c4:	f84a 3b04 	str.w	r3, [sl], #4
 80093c8:	d8e8      	bhi.n	800939c <__mdiff+0x80>
 80093ca:	1b33      	subs	r3, r6, r4
 80093cc:	3b15      	subs	r3, #21
 80093ce:	f023 0303 	bic.w	r3, r3, #3
 80093d2:	3304      	adds	r3, #4
 80093d4:	3415      	adds	r4, #21
 80093d6:	42a6      	cmp	r6, r4
 80093d8:	bf38      	it	cc
 80093da:	2304      	movcc	r3, #4
 80093dc:	441d      	add	r5, r3
 80093de:	4473      	add	r3, lr
 80093e0:	469e      	mov	lr, r3
 80093e2:	462e      	mov	r6, r5
 80093e4:	4566      	cmp	r6, ip
 80093e6:	d30e      	bcc.n	8009406 <__mdiff+0xea>
 80093e8:	f10c 0203 	add.w	r2, ip, #3
 80093ec:	1b52      	subs	r2, r2, r5
 80093ee:	f022 0203 	bic.w	r2, r2, #3
 80093f2:	3d03      	subs	r5, #3
 80093f4:	45ac      	cmp	ip, r5
 80093f6:	bf38      	it	cc
 80093f8:	2200      	movcc	r2, #0
 80093fa:	4413      	add	r3, r2
 80093fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009400:	b17a      	cbz	r2, 8009422 <__mdiff+0x106>
 8009402:	6107      	str	r7, [r0, #16]
 8009404:	e7a4      	b.n	8009350 <__mdiff+0x34>
 8009406:	f856 8b04 	ldr.w	r8, [r6], #4
 800940a:	fa11 f288 	uxtah	r2, r1, r8
 800940e:	1414      	asrs	r4, r2, #16
 8009410:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009414:	b292      	uxth	r2, r2
 8009416:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800941a:	f84e 2b04 	str.w	r2, [lr], #4
 800941e:	1421      	asrs	r1, r4, #16
 8009420:	e7e0      	b.n	80093e4 <__mdiff+0xc8>
 8009422:	3f01      	subs	r7, #1
 8009424:	e7ea      	b.n	80093fc <__mdiff+0xe0>
 8009426:	bf00      	nop
 8009428:	08009cb4 	.word	0x08009cb4
 800942c:	08009cc5 	.word	0x08009cc5

08009430 <__d2b>:
 8009430:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009434:	460f      	mov	r7, r1
 8009436:	2101      	movs	r1, #1
 8009438:	ec59 8b10 	vmov	r8, r9, d0
 800943c:	4616      	mov	r6, r2
 800943e:	f7ff fcd5 	bl	8008dec <_Balloc>
 8009442:	4604      	mov	r4, r0
 8009444:	b930      	cbnz	r0, 8009454 <__d2b+0x24>
 8009446:	4602      	mov	r2, r0
 8009448:	4b24      	ldr	r3, [pc, #144]	; (80094dc <__d2b+0xac>)
 800944a:	4825      	ldr	r0, [pc, #148]	; (80094e0 <__d2b+0xb0>)
 800944c:	f240 310f 	movw	r1, #783	; 0x30f
 8009450:	f000 fadc 	bl	8009a0c <__assert_func>
 8009454:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009458:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800945c:	bb2d      	cbnz	r5, 80094aa <__d2b+0x7a>
 800945e:	9301      	str	r3, [sp, #4]
 8009460:	f1b8 0300 	subs.w	r3, r8, #0
 8009464:	d026      	beq.n	80094b4 <__d2b+0x84>
 8009466:	4668      	mov	r0, sp
 8009468:	9300      	str	r3, [sp, #0]
 800946a:	f7ff fd87 	bl	8008f7c <__lo0bits>
 800946e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009472:	b1e8      	cbz	r0, 80094b0 <__d2b+0x80>
 8009474:	f1c0 0320 	rsb	r3, r0, #32
 8009478:	fa02 f303 	lsl.w	r3, r2, r3
 800947c:	430b      	orrs	r3, r1
 800947e:	40c2      	lsrs	r2, r0
 8009480:	6163      	str	r3, [r4, #20]
 8009482:	9201      	str	r2, [sp, #4]
 8009484:	9b01      	ldr	r3, [sp, #4]
 8009486:	61a3      	str	r3, [r4, #24]
 8009488:	2b00      	cmp	r3, #0
 800948a:	bf14      	ite	ne
 800948c:	2202      	movne	r2, #2
 800948e:	2201      	moveq	r2, #1
 8009490:	6122      	str	r2, [r4, #16]
 8009492:	b1bd      	cbz	r5, 80094c4 <__d2b+0x94>
 8009494:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009498:	4405      	add	r5, r0
 800949a:	603d      	str	r5, [r7, #0]
 800949c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80094a0:	6030      	str	r0, [r6, #0]
 80094a2:	4620      	mov	r0, r4
 80094a4:	b003      	add	sp, #12
 80094a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80094ae:	e7d6      	b.n	800945e <__d2b+0x2e>
 80094b0:	6161      	str	r1, [r4, #20]
 80094b2:	e7e7      	b.n	8009484 <__d2b+0x54>
 80094b4:	a801      	add	r0, sp, #4
 80094b6:	f7ff fd61 	bl	8008f7c <__lo0bits>
 80094ba:	9b01      	ldr	r3, [sp, #4]
 80094bc:	6163      	str	r3, [r4, #20]
 80094be:	3020      	adds	r0, #32
 80094c0:	2201      	movs	r2, #1
 80094c2:	e7e5      	b.n	8009490 <__d2b+0x60>
 80094c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80094c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80094cc:	6038      	str	r0, [r7, #0]
 80094ce:	6918      	ldr	r0, [r3, #16]
 80094d0:	f7ff fd34 	bl	8008f3c <__hi0bits>
 80094d4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80094d8:	e7e2      	b.n	80094a0 <__d2b+0x70>
 80094da:	bf00      	nop
 80094dc:	08009cb4 	.word	0x08009cb4
 80094e0:	08009cc5 	.word	0x08009cc5

080094e4 <__sfputc_r>:
 80094e4:	6893      	ldr	r3, [r2, #8]
 80094e6:	3b01      	subs	r3, #1
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	b410      	push	{r4}
 80094ec:	6093      	str	r3, [r2, #8]
 80094ee:	da08      	bge.n	8009502 <__sfputc_r+0x1e>
 80094f0:	6994      	ldr	r4, [r2, #24]
 80094f2:	42a3      	cmp	r3, r4
 80094f4:	db01      	blt.n	80094fa <__sfputc_r+0x16>
 80094f6:	290a      	cmp	r1, #10
 80094f8:	d103      	bne.n	8009502 <__sfputc_r+0x1e>
 80094fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80094fe:	f7fe bbe6 	b.w	8007cce <__swbuf_r>
 8009502:	6813      	ldr	r3, [r2, #0]
 8009504:	1c58      	adds	r0, r3, #1
 8009506:	6010      	str	r0, [r2, #0]
 8009508:	7019      	strb	r1, [r3, #0]
 800950a:	4608      	mov	r0, r1
 800950c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009510:	4770      	bx	lr

08009512 <__sfputs_r>:
 8009512:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009514:	4606      	mov	r6, r0
 8009516:	460f      	mov	r7, r1
 8009518:	4614      	mov	r4, r2
 800951a:	18d5      	adds	r5, r2, r3
 800951c:	42ac      	cmp	r4, r5
 800951e:	d101      	bne.n	8009524 <__sfputs_r+0x12>
 8009520:	2000      	movs	r0, #0
 8009522:	e007      	b.n	8009534 <__sfputs_r+0x22>
 8009524:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009528:	463a      	mov	r2, r7
 800952a:	4630      	mov	r0, r6
 800952c:	f7ff ffda 	bl	80094e4 <__sfputc_r>
 8009530:	1c43      	adds	r3, r0, #1
 8009532:	d1f3      	bne.n	800951c <__sfputs_r+0xa>
 8009534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009538 <_vfiprintf_r>:
 8009538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800953c:	460d      	mov	r5, r1
 800953e:	b09d      	sub	sp, #116	; 0x74
 8009540:	4614      	mov	r4, r2
 8009542:	4698      	mov	r8, r3
 8009544:	4606      	mov	r6, r0
 8009546:	b118      	cbz	r0, 8009550 <_vfiprintf_r+0x18>
 8009548:	6a03      	ldr	r3, [r0, #32]
 800954a:	b90b      	cbnz	r3, 8009550 <_vfiprintf_r+0x18>
 800954c:	f7fe fad8 	bl	8007b00 <__sinit>
 8009550:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009552:	07d9      	lsls	r1, r3, #31
 8009554:	d405      	bmi.n	8009562 <_vfiprintf_r+0x2a>
 8009556:	89ab      	ldrh	r3, [r5, #12]
 8009558:	059a      	lsls	r2, r3, #22
 800955a:	d402      	bmi.n	8009562 <_vfiprintf_r+0x2a>
 800955c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800955e:	f7fe fcc8 	bl	8007ef2 <__retarget_lock_acquire_recursive>
 8009562:	89ab      	ldrh	r3, [r5, #12]
 8009564:	071b      	lsls	r3, r3, #28
 8009566:	d501      	bpl.n	800956c <_vfiprintf_r+0x34>
 8009568:	692b      	ldr	r3, [r5, #16]
 800956a:	b99b      	cbnz	r3, 8009594 <_vfiprintf_r+0x5c>
 800956c:	4629      	mov	r1, r5
 800956e:	4630      	mov	r0, r6
 8009570:	f7fe fbea 	bl	8007d48 <__swsetup_r>
 8009574:	b170      	cbz	r0, 8009594 <_vfiprintf_r+0x5c>
 8009576:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009578:	07dc      	lsls	r4, r3, #31
 800957a:	d504      	bpl.n	8009586 <_vfiprintf_r+0x4e>
 800957c:	f04f 30ff 	mov.w	r0, #4294967295
 8009580:	b01d      	add	sp, #116	; 0x74
 8009582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009586:	89ab      	ldrh	r3, [r5, #12]
 8009588:	0598      	lsls	r0, r3, #22
 800958a:	d4f7      	bmi.n	800957c <_vfiprintf_r+0x44>
 800958c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800958e:	f7fe fcb1 	bl	8007ef4 <__retarget_lock_release_recursive>
 8009592:	e7f3      	b.n	800957c <_vfiprintf_r+0x44>
 8009594:	2300      	movs	r3, #0
 8009596:	9309      	str	r3, [sp, #36]	; 0x24
 8009598:	2320      	movs	r3, #32
 800959a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800959e:	f8cd 800c 	str.w	r8, [sp, #12]
 80095a2:	2330      	movs	r3, #48	; 0x30
 80095a4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009758 <_vfiprintf_r+0x220>
 80095a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80095ac:	f04f 0901 	mov.w	r9, #1
 80095b0:	4623      	mov	r3, r4
 80095b2:	469a      	mov	sl, r3
 80095b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095b8:	b10a      	cbz	r2, 80095be <_vfiprintf_r+0x86>
 80095ba:	2a25      	cmp	r2, #37	; 0x25
 80095bc:	d1f9      	bne.n	80095b2 <_vfiprintf_r+0x7a>
 80095be:	ebba 0b04 	subs.w	fp, sl, r4
 80095c2:	d00b      	beq.n	80095dc <_vfiprintf_r+0xa4>
 80095c4:	465b      	mov	r3, fp
 80095c6:	4622      	mov	r2, r4
 80095c8:	4629      	mov	r1, r5
 80095ca:	4630      	mov	r0, r6
 80095cc:	f7ff ffa1 	bl	8009512 <__sfputs_r>
 80095d0:	3001      	adds	r0, #1
 80095d2:	f000 80a9 	beq.w	8009728 <_vfiprintf_r+0x1f0>
 80095d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095d8:	445a      	add	r2, fp
 80095da:	9209      	str	r2, [sp, #36]	; 0x24
 80095dc:	f89a 3000 	ldrb.w	r3, [sl]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	f000 80a1 	beq.w	8009728 <_vfiprintf_r+0x1f0>
 80095e6:	2300      	movs	r3, #0
 80095e8:	f04f 32ff 	mov.w	r2, #4294967295
 80095ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095f0:	f10a 0a01 	add.w	sl, sl, #1
 80095f4:	9304      	str	r3, [sp, #16]
 80095f6:	9307      	str	r3, [sp, #28]
 80095f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80095fc:	931a      	str	r3, [sp, #104]	; 0x68
 80095fe:	4654      	mov	r4, sl
 8009600:	2205      	movs	r2, #5
 8009602:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009606:	4854      	ldr	r0, [pc, #336]	; (8009758 <_vfiprintf_r+0x220>)
 8009608:	f7f6 fdfa 	bl	8000200 <memchr>
 800960c:	9a04      	ldr	r2, [sp, #16]
 800960e:	b9d8      	cbnz	r0, 8009648 <_vfiprintf_r+0x110>
 8009610:	06d1      	lsls	r1, r2, #27
 8009612:	bf44      	itt	mi
 8009614:	2320      	movmi	r3, #32
 8009616:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800961a:	0713      	lsls	r3, r2, #28
 800961c:	bf44      	itt	mi
 800961e:	232b      	movmi	r3, #43	; 0x2b
 8009620:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009624:	f89a 3000 	ldrb.w	r3, [sl]
 8009628:	2b2a      	cmp	r3, #42	; 0x2a
 800962a:	d015      	beq.n	8009658 <_vfiprintf_r+0x120>
 800962c:	9a07      	ldr	r2, [sp, #28]
 800962e:	4654      	mov	r4, sl
 8009630:	2000      	movs	r0, #0
 8009632:	f04f 0c0a 	mov.w	ip, #10
 8009636:	4621      	mov	r1, r4
 8009638:	f811 3b01 	ldrb.w	r3, [r1], #1
 800963c:	3b30      	subs	r3, #48	; 0x30
 800963e:	2b09      	cmp	r3, #9
 8009640:	d94d      	bls.n	80096de <_vfiprintf_r+0x1a6>
 8009642:	b1b0      	cbz	r0, 8009672 <_vfiprintf_r+0x13a>
 8009644:	9207      	str	r2, [sp, #28]
 8009646:	e014      	b.n	8009672 <_vfiprintf_r+0x13a>
 8009648:	eba0 0308 	sub.w	r3, r0, r8
 800964c:	fa09 f303 	lsl.w	r3, r9, r3
 8009650:	4313      	orrs	r3, r2
 8009652:	9304      	str	r3, [sp, #16]
 8009654:	46a2      	mov	sl, r4
 8009656:	e7d2      	b.n	80095fe <_vfiprintf_r+0xc6>
 8009658:	9b03      	ldr	r3, [sp, #12]
 800965a:	1d19      	adds	r1, r3, #4
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	9103      	str	r1, [sp, #12]
 8009660:	2b00      	cmp	r3, #0
 8009662:	bfbb      	ittet	lt
 8009664:	425b      	neglt	r3, r3
 8009666:	f042 0202 	orrlt.w	r2, r2, #2
 800966a:	9307      	strge	r3, [sp, #28]
 800966c:	9307      	strlt	r3, [sp, #28]
 800966e:	bfb8      	it	lt
 8009670:	9204      	strlt	r2, [sp, #16]
 8009672:	7823      	ldrb	r3, [r4, #0]
 8009674:	2b2e      	cmp	r3, #46	; 0x2e
 8009676:	d10c      	bne.n	8009692 <_vfiprintf_r+0x15a>
 8009678:	7863      	ldrb	r3, [r4, #1]
 800967a:	2b2a      	cmp	r3, #42	; 0x2a
 800967c:	d134      	bne.n	80096e8 <_vfiprintf_r+0x1b0>
 800967e:	9b03      	ldr	r3, [sp, #12]
 8009680:	1d1a      	adds	r2, r3, #4
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	9203      	str	r2, [sp, #12]
 8009686:	2b00      	cmp	r3, #0
 8009688:	bfb8      	it	lt
 800968a:	f04f 33ff 	movlt.w	r3, #4294967295
 800968e:	3402      	adds	r4, #2
 8009690:	9305      	str	r3, [sp, #20]
 8009692:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009768 <_vfiprintf_r+0x230>
 8009696:	7821      	ldrb	r1, [r4, #0]
 8009698:	2203      	movs	r2, #3
 800969a:	4650      	mov	r0, sl
 800969c:	f7f6 fdb0 	bl	8000200 <memchr>
 80096a0:	b138      	cbz	r0, 80096b2 <_vfiprintf_r+0x17a>
 80096a2:	9b04      	ldr	r3, [sp, #16]
 80096a4:	eba0 000a 	sub.w	r0, r0, sl
 80096a8:	2240      	movs	r2, #64	; 0x40
 80096aa:	4082      	lsls	r2, r0
 80096ac:	4313      	orrs	r3, r2
 80096ae:	3401      	adds	r4, #1
 80096b0:	9304      	str	r3, [sp, #16]
 80096b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096b6:	4829      	ldr	r0, [pc, #164]	; (800975c <_vfiprintf_r+0x224>)
 80096b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80096bc:	2206      	movs	r2, #6
 80096be:	f7f6 fd9f 	bl	8000200 <memchr>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	d03f      	beq.n	8009746 <_vfiprintf_r+0x20e>
 80096c6:	4b26      	ldr	r3, [pc, #152]	; (8009760 <_vfiprintf_r+0x228>)
 80096c8:	bb1b      	cbnz	r3, 8009712 <_vfiprintf_r+0x1da>
 80096ca:	9b03      	ldr	r3, [sp, #12]
 80096cc:	3307      	adds	r3, #7
 80096ce:	f023 0307 	bic.w	r3, r3, #7
 80096d2:	3308      	adds	r3, #8
 80096d4:	9303      	str	r3, [sp, #12]
 80096d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096d8:	443b      	add	r3, r7
 80096da:	9309      	str	r3, [sp, #36]	; 0x24
 80096dc:	e768      	b.n	80095b0 <_vfiprintf_r+0x78>
 80096de:	fb0c 3202 	mla	r2, ip, r2, r3
 80096e2:	460c      	mov	r4, r1
 80096e4:	2001      	movs	r0, #1
 80096e6:	e7a6      	b.n	8009636 <_vfiprintf_r+0xfe>
 80096e8:	2300      	movs	r3, #0
 80096ea:	3401      	adds	r4, #1
 80096ec:	9305      	str	r3, [sp, #20]
 80096ee:	4619      	mov	r1, r3
 80096f0:	f04f 0c0a 	mov.w	ip, #10
 80096f4:	4620      	mov	r0, r4
 80096f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096fa:	3a30      	subs	r2, #48	; 0x30
 80096fc:	2a09      	cmp	r2, #9
 80096fe:	d903      	bls.n	8009708 <_vfiprintf_r+0x1d0>
 8009700:	2b00      	cmp	r3, #0
 8009702:	d0c6      	beq.n	8009692 <_vfiprintf_r+0x15a>
 8009704:	9105      	str	r1, [sp, #20]
 8009706:	e7c4      	b.n	8009692 <_vfiprintf_r+0x15a>
 8009708:	fb0c 2101 	mla	r1, ip, r1, r2
 800970c:	4604      	mov	r4, r0
 800970e:	2301      	movs	r3, #1
 8009710:	e7f0      	b.n	80096f4 <_vfiprintf_r+0x1bc>
 8009712:	ab03      	add	r3, sp, #12
 8009714:	9300      	str	r3, [sp, #0]
 8009716:	462a      	mov	r2, r5
 8009718:	4b12      	ldr	r3, [pc, #72]	; (8009764 <_vfiprintf_r+0x22c>)
 800971a:	a904      	add	r1, sp, #16
 800971c:	4630      	mov	r0, r6
 800971e:	f7fd fd9d 	bl	800725c <_printf_float>
 8009722:	4607      	mov	r7, r0
 8009724:	1c78      	adds	r0, r7, #1
 8009726:	d1d6      	bne.n	80096d6 <_vfiprintf_r+0x19e>
 8009728:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800972a:	07d9      	lsls	r1, r3, #31
 800972c:	d405      	bmi.n	800973a <_vfiprintf_r+0x202>
 800972e:	89ab      	ldrh	r3, [r5, #12]
 8009730:	059a      	lsls	r2, r3, #22
 8009732:	d402      	bmi.n	800973a <_vfiprintf_r+0x202>
 8009734:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009736:	f7fe fbdd 	bl	8007ef4 <__retarget_lock_release_recursive>
 800973a:	89ab      	ldrh	r3, [r5, #12]
 800973c:	065b      	lsls	r3, r3, #25
 800973e:	f53f af1d 	bmi.w	800957c <_vfiprintf_r+0x44>
 8009742:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009744:	e71c      	b.n	8009580 <_vfiprintf_r+0x48>
 8009746:	ab03      	add	r3, sp, #12
 8009748:	9300      	str	r3, [sp, #0]
 800974a:	462a      	mov	r2, r5
 800974c:	4b05      	ldr	r3, [pc, #20]	; (8009764 <_vfiprintf_r+0x22c>)
 800974e:	a904      	add	r1, sp, #16
 8009750:	4630      	mov	r0, r6
 8009752:	f7fe f827 	bl	80077a4 <_printf_i>
 8009756:	e7e4      	b.n	8009722 <_vfiprintf_r+0x1ea>
 8009758:	08009e1c 	.word	0x08009e1c
 800975c:	08009e26 	.word	0x08009e26
 8009760:	0800725d 	.word	0x0800725d
 8009764:	08009513 	.word	0x08009513
 8009768:	08009e22 	.word	0x08009e22

0800976c <__sflush_r>:
 800976c:	898a      	ldrh	r2, [r1, #12]
 800976e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009772:	4605      	mov	r5, r0
 8009774:	0710      	lsls	r0, r2, #28
 8009776:	460c      	mov	r4, r1
 8009778:	d458      	bmi.n	800982c <__sflush_r+0xc0>
 800977a:	684b      	ldr	r3, [r1, #4]
 800977c:	2b00      	cmp	r3, #0
 800977e:	dc05      	bgt.n	800978c <__sflush_r+0x20>
 8009780:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009782:	2b00      	cmp	r3, #0
 8009784:	dc02      	bgt.n	800978c <__sflush_r+0x20>
 8009786:	2000      	movs	r0, #0
 8009788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800978c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800978e:	2e00      	cmp	r6, #0
 8009790:	d0f9      	beq.n	8009786 <__sflush_r+0x1a>
 8009792:	2300      	movs	r3, #0
 8009794:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009798:	682f      	ldr	r7, [r5, #0]
 800979a:	6a21      	ldr	r1, [r4, #32]
 800979c:	602b      	str	r3, [r5, #0]
 800979e:	d032      	beq.n	8009806 <__sflush_r+0x9a>
 80097a0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80097a2:	89a3      	ldrh	r3, [r4, #12]
 80097a4:	075a      	lsls	r2, r3, #29
 80097a6:	d505      	bpl.n	80097b4 <__sflush_r+0x48>
 80097a8:	6863      	ldr	r3, [r4, #4]
 80097aa:	1ac0      	subs	r0, r0, r3
 80097ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80097ae:	b10b      	cbz	r3, 80097b4 <__sflush_r+0x48>
 80097b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80097b2:	1ac0      	subs	r0, r0, r3
 80097b4:	2300      	movs	r3, #0
 80097b6:	4602      	mov	r2, r0
 80097b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097ba:	6a21      	ldr	r1, [r4, #32]
 80097bc:	4628      	mov	r0, r5
 80097be:	47b0      	blx	r6
 80097c0:	1c43      	adds	r3, r0, #1
 80097c2:	89a3      	ldrh	r3, [r4, #12]
 80097c4:	d106      	bne.n	80097d4 <__sflush_r+0x68>
 80097c6:	6829      	ldr	r1, [r5, #0]
 80097c8:	291d      	cmp	r1, #29
 80097ca:	d82b      	bhi.n	8009824 <__sflush_r+0xb8>
 80097cc:	4a29      	ldr	r2, [pc, #164]	; (8009874 <__sflush_r+0x108>)
 80097ce:	410a      	asrs	r2, r1
 80097d0:	07d6      	lsls	r6, r2, #31
 80097d2:	d427      	bmi.n	8009824 <__sflush_r+0xb8>
 80097d4:	2200      	movs	r2, #0
 80097d6:	6062      	str	r2, [r4, #4]
 80097d8:	04d9      	lsls	r1, r3, #19
 80097da:	6922      	ldr	r2, [r4, #16]
 80097dc:	6022      	str	r2, [r4, #0]
 80097de:	d504      	bpl.n	80097ea <__sflush_r+0x7e>
 80097e0:	1c42      	adds	r2, r0, #1
 80097e2:	d101      	bne.n	80097e8 <__sflush_r+0x7c>
 80097e4:	682b      	ldr	r3, [r5, #0]
 80097e6:	b903      	cbnz	r3, 80097ea <__sflush_r+0x7e>
 80097e8:	6560      	str	r0, [r4, #84]	; 0x54
 80097ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097ec:	602f      	str	r7, [r5, #0]
 80097ee:	2900      	cmp	r1, #0
 80097f0:	d0c9      	beq.n	8009786 <__sflush_r+0x1a>
 80097f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097f6:	4299      	cmp	r1, r3
 80097f8:	d002      	beq.n	8009800 <__sflush_r+0x94>
 80097fa:	4628      	mov	r0, r5
 80097fc:	f7ff f9f6 	bl	8008bec <_free_r>
 8009800:	2000      	movs	r0, #0
 8009802:	6360      	str	r0, [r4, #52]	; 0x34
 8009804:	e7c0      	b.n	8009788 <__sflush_r+0x1c>
 8009806:	2301      	movs	r3, #1
 8009808:	4628      	mov	r0, r5
 800980a:	47b0      	blx	r6
 800980c:	1c41      	adds	r1, r0, #1
 800980e:	d1c8      	bne.n	80097a2 <__sflush_r+0x36>
 8009810:	682b      	ldr	r3, [r5, #0]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d0c5      	beq.n	80097a2 <__sflush_r+0x36>
 8009816:	2b1d      	cmp	r3, #29
 8009818:	d001      	beq.n	800981e <__sflush_r+0xb2>
 800981a:	2b16      	cmp	r3, #22
 800981c:	d101      	bne.n	8009822 <__sflush_r+0xb6>
 800981e:	602f      	str	r7, [r5, #0]
 8009820:	e7b1      	b.n	8009786 <__sflush_r+0x1a>
 8009822:	89a3      	ldrh	r3, [r4, #12]
 8009824:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009828:	81a3      	strh	r3, [r4, #12]
 800982a:	e7ad      	b.n	8009788 <__sflush_r+0x1c>
 800982c:	690f      	ldr	r7, [r1, #16]
 800982e:	2f00      	cmp	r7, #0
 8009830:	d0a9      	beq.n	8009786 <__sflush_r+0x1a>
 8009832:	0793      	lsls	r3, r2, #30
 8009834:	680e      	ldr	r6, [r1, #0]
 8009836:	bf08      	it	eq
 8009838:	694b      	ldreq	r3, [r1, #20]
 800983a:	600f      	str	r7, [r1, #0]
 800983c:	bf18      	it	ne
 800983e:	2300      	movne	r3, #0
 8009840:	eba6 0807 	sub.w	r8, r6, r7
 8009844:	608b      	str	r3, [r1, #8]
 8009846:	f1b8 0f00 	cmp.w	r8, #0
 800984a:	dd9c      	ble.n	8009786 <__sflush_r+0x1a>
 800984c:	6a21      	ldr	r1, [r4, #32]
 800984e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009850:	4643      	mov	r3, r8
 8009852:	463a      	mov	r2, r7
 8009854:	4628      	mov	r0, r5
 8009856:	47b0      	blx	r6
 8009858:	2800      	cmp	r0, #0
 800985a:	dc06      	bgt.n	800986a <__sflush_r+0xfe>
 800985c:	89a3      	ldrh	r3, [r4, #12]
 800985e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009862:	81a3      	strh	r3, [r4, #12]
 8009864:	f04f 30ff 	mov.w	r0, #4294967295
 8009868:	e78e      	b.n	8009788 <__sflush_r+0x1c>
 800986a:	4407      	add	r7, r0
 800986c:	eba8 0800 	sub.w	r8, r8, r0
 8009870:	e7e9      	b.n	8009846 <__sflush_r+0xda>
 8009872:	bf00      	nop
 8009874:	dfbffffe 	.word	0xdfbffffe

08009878 <_fflush_r>:
 8009878:	b538      	push	{r3, r4, r5, lr}
 800987a:	690b      	ldr	r3, [r1, #16]
 800987c:	4605      	mov	r5, r0
 800987e:	460c      	mov	r4, r1
 8009880:	b913      	cbnz	r3, 8009888 <_fflush_r+0x10>
 8009882:	2500      	movs	r5, #0
 8009884:	4628      	mov	r0, r5
 8009886:	bd38      	pop	{r3, r4, r5, pc}
 8009888:	b118      	cbz	r0, 8009892 <_fflush_r+0x1a>
 800988a:	6a03      	ldr	r3, [r0, #32]
 800988c:	b90b      	cbnz	r3, 8009892 <_fflush_r+0x1a>
 800988e:	f7fe f937 	bl	8007b00 <__sinit>
 8009892:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d0f3      	beq.n	8009882 <_fflush_r+0xa>
 800989a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800989c:	07d0      	lsls	r0, r2, #31
 800989e:	d404      	bmi.n	80098aa <_fflush_r+0x32>
 80098a0:	0599      	lsls	r1, r3, #22
 80098a2:	d402      	bmi.n	80098aa <_fflush_r+0x32>
 80098a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098a6:	f7fe fb24 	bl	8007ef2 <__retarget_lock_acquire_recursive>
 80098aa:	4628      	mov	r0, r5
 80098ac:	4621      	mov	r1, r4
 80098ae:	f7ff ff5d 	bl	800976c <__sflush_r>
 80098b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098b4:	07da      	lsls	r2, r3, #31
 80098b6:	4605      	mov	r5, r0
 80098b8:	d4e4      	bmi.n	8009884 <_fflush_r+0xc>
 80098ba:	89a3      	ldrh	r3, [r4, #12]
 80098bc:	059b      	lsls	r3, r3, #22
 80098be:	d4e1      	bmi.n	8009884 <_fflush_r+0xc>
 80098c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098c2:	f7fe fb17 	bl	8007ef4 <__retarget_lock_release_recursive>
 80098c6:	e7dd      	b.n	8009884 <_fflush_r+0xc>

080098c8 <__swhatbuf_r>:
 80098c8:	b570      	push	{r4, r5, r6, lr}
 80098ca:	460c      	mov	r4, r1
 80098cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098d0:	2900      	cmp	r1, #0
 80098d2:	b096      	sub	sp, #88	; 0x58
 80098d4:	4615      	mov	r5, r2
 80098d6:	461e      	mov	r6, r3
 80098d8:	da0d      	bge.n	80098f6 <__swhatbuf_r+0x2e>
 80098da:	89a3      	ldrh	r3, [r4, #12]
 80098dc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80098e0:	f04f 0100 	mov.w	r1, #0
 80098e4:	bf0c      	ite	eq
 80098e6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80098ea:	2340      	movne	r3, #64	; 0x40
 80098ec:	2000      	movs	r0, #0
 80098ee:	6031      	str	r1, [r6, #0]
 80098f0:	602b      	str	r3, [r5, #0]
 80098f2:	b016      	add	sp, #88	; 0x58
 80098f4:	bd70      	pop	{r4, r5, r6, pc}
 80098f6:	466a      	mov	r2, sp
 80098f8:	f000 f848 	bl	800998c <_fstat_r>
 80098fc:	2800      	cmp	r0, #0
 80098fe:	dbec      	blt.n	80098da <__swhatbuf_r+0x12>
 8009900:	9901      	ldr	r1, [sp, #4]
 8009902:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009906:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800990a:	4259      	negs	r1, r3
 800990c:	4159      	adcs	r1, r3
 800990e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009912:	e7eb      	b.n	80098ec <__swhatbuf_r+0x24>

08009914 <__smakebuf_r>:
 8009914:	898b      	ldrh	r3, [r1, #12]
 8009916:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009918:	079d      	lsls	r5, r3, #30
 800991a:	4606      	mov	r6, r0
 800991c:	460c      	mov	r4, r1
 800991e:	d507      	bpl.n	8009930 <__smakebuf_r+0x1c>
 8009920:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009924:	6023      	str	r3, [r4, #0]
 8009926:	6123      	str	r3, [r4, #16]
 8009928:	2301      	movs	r3, #1
 800992a:	6163      	str	r3, [r4, #20]
 800992c:	b002      	add	sp, #8
 800992e:	bd70      	pop	{r4, r5, r6, pc}
 8009930:	ab01      	add	r3, sp, #4
 8009932:	466a      	mov	r2, sp
 8009934:	f7ff ffc8 	bl	80098c8 <__swhatbuf_r>
 8009938:	9900      	ldr	r1, [sp, #0]
 800993a:	4605      	mov	r5, r0
 800993c:	4630      	mov	r0, r6
 800993e:	f7ff f9c9 	bl	8008cd4 <_malloc_r>
 8009942:	b948      	cbnz	r0, 8009958 <__smakebuf_r+0x44>
 8009944:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009948:	059a      	lsls	r2, r3, #22
 800994a:	d4ef      	bmi.n	800992c <__smakebuf_r+0x18>
 800994c:	f023 0303 	bic.w	r3, r3, #3
 8009950:	f043 0302 	orr.w	r3, r3, #2
 8009954:	81a3      	strh	r3, [r4, #12]
 8009956:	e7e3      	b.n	8009920 <__smakebuf_r+0xc>
 8009958:	89a3      	ldrh	r3, [r4, #12]
 800995a:	6020      	str	r0, [r4, #0]
 800995c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009960:	81a3      	strh	r3, [r4, #12]
 8009962:	9b00      	ldr	r3, [sp, #0]
 8009964:	6163      	str	r3, [r4, #20]
 8009966:	9b01      	ldr	r3, [sp, #4]
 8009968:	6120      	str	r0, [r4, #16]
 800996a:	b15b      	cbz	r3, 8009984 <__smakebuf_r+0x70>
 800996c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009970:	4630      	mov	r0, r6
 8009972:	f000 f81d 	bl	80099b0 <_isatty_r>
 8009976:	b128      	cbz	r0, 8009984 <__smakebuf_r+0x70>
 8009978:	89a3      	ldrh	r3, [r4, #12]
 800997a:	f023 0303 	bic.w	r3, r3, #3
 800997e:	f043 0301 	orr.w	r3, r3, #1
 8009982:	81a3      	strh	r3, [r4, #12]
 8009984:	89a3      	ldrh	r3, [r4, #12]
 8009986:	431d      	orrs	r5, r3
 8009988:	81a5      	strh	r5, [r4, #12]
 800998a:	e7cf      	b.n	800992c <__smakebuf_r+0x18>

0800998c <_fstat_r>:
 800998c:	b538      	push	{r3, r4, r5, lr}
 800998e:	4d07      	ldr	r5, [pc, #28]	; (80099ac <_fstat_r+0x20>)
 8009990:	2300      	movs	r3, #0
 8009992:	4604      	mov	r4, r0
 8009994:	4608      	mov	r0, r1
 8009996:	4611      	mov	r1, r2
 8009998:	602b      	str	r3, [r5, #0]
 800999a:	f7f8 fc2b 	bl	80021f4 <_fstat>
 800999e:	1c43      	adds	r3, r0, #1
 80099a0:	d102      	bne.n	80099a8 <_fstat_r+0x1c>
 80099a2:	682b      	ldr	r3, [r5, #0]
 80099a4:	b103      	cbz	r3, 80099a8 <_fstat_r+0x1c>
 80099a6:	6023      	str	r3, [r4, #0]
 80099a8:	bd38      	pop	{r3, r4, r5, pc}
 80099aa:	bf00      	nop
 80099ac:	20000810 	.word	0x20000810

080099b0 <_isatty_r>:
 80099b0:	b538      	push	{r3, r4, r5, lr}
 80099b2:	4d06      	ldr	r5, [pc, #24]	; (80099cc <_isatty_r+0x1c>)
 80099b4:	2300      	movs	r3, #0
 80099b6:	4604      	mov	r4, r0
 80099b8:	4608      	mov	r0, r1
 80099ba:	602b      	str	r3, [r5, #0]
 80099bc:	f7f8 fc2a 	bl	8002214 <_isatty>
 80099c0:	1c43      	adds	r3, r0, #1
 80099c2:	d102      	bne.n	80099ca <_isatty_r+0x1a>
 80099c4:	682b      	ldr	r3, [r5, #0]
 80099c6:	b103      	cbz	r3, 80099ca <_isatty_r+0x1a>
 80099c8:	6023      	str	r3, [r4, #0]
 80099ca:	bd38      	pop	{r3, r4, r5, pc}
 80099cc:	20000810 	.word	0x20000810

080099d0 <_sbrk_r>:
 80099d0:	b538      	push	{r3, r4, r5, lr}
 80099d2:	4d06      	ldr	r5, [pc, #24]	; (80099ec <_sbrk_r+0x1c>)
 80099d4:	2300      	movs	r3, #0
 80099d6:	4604      	mov	r4, r0
 80099d8:	4608      	mov	r0, r1
 80099da:	602b      	str	r3, [r5, #0]
 80099dc:	f7f8 fc32 	bl	8002244 <_sbrk>
 80099e0:	1c43      	adds	r3, r0, #1
 80099e2:	d102      	bne.n	80099ea <_sbrk_r+0x1a>
 80099e4:	682b      	ldr	r3, [r5, #0]
 80099e6:	b103      	cbz	r3, 80099ea <_sbrk_r+0x1a>
 80099e8:	6023      	str	r3, [r4, #0]
 80099ea:	bd38      	pop	{r3, r4, r5, pc}
 80099ec:	20000810 	.word	0x20000810

080099f0 <memcpy>:
 80099f0:	440a      	add	r2, r1
 80099f2:	4291      	cmp	r1, r2
 80099f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80099f8:	d100      	bne.n	80099fc <memcpy+0xc>
 80099fa:	4770      	bx	lr
 80099fc:	b510      	push	{r4, lr}
 80099fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a06:	4291      	cmp	r1, r2
 8009a08:	d1f9      	bne.n	80099fe <memcpy+0xe>
 8009a0a:	bd10      	pop	{r4, pc}

08009a0c <__assert_func>:
 8009a0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a0e:	4614      	mov	r4, r2
 8009a10:	461a      	mov	r2, r3
 8009a12:	4b09      	ldr	r3, [pc, #36]	; (8009a38 <__assert_func+0x2c>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	4605      	mov	r5, r0
 8009a18:	68d8      	ldr	r0, [r3, #12]
 8009a1a:	b14c      	cbz	r4, 8009a30 <__assert_func+0x24>
 8009a1c:	4b07      	ldr	r3, [pc, #28]	; (8009a3c <__assert_func+0x30>)
 8009a1e:	9100      	str	r1, [sp, #0]
 8009a20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a24:	4906      	ldr	r1, [pc, #24]	; (8009a40 <__assert_func+0x34>)
 8009a26:	462b      	mov	r3, r5
 8009a28:	f000 f844 	bl	8009ab4 <fiprintf>
 8009a2c:	f000 f854 	bl	8009ad8 <abort>
 8009a30:	4b04      	ldr	r3, [pc, #16]	; (8009a44 <__assert_func+0x38>)
 8009a32:	461c      	mov	r4, r3
 8009a34:	e7f3      	b.n	8009a1e <__assert_func+0x12>
 8009a36:	bf00      	nop
 8009a38:	20000064 	.word	0x20000064
 8009a3c:	08009e37 	.word	0x08009e37
 8009a40:	08009e44 	.word	0x08009e44
 8009a44:	08009e72 	.word	0x08009e72

08009a48 <_calloc_r>:
 8009a48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009a4a:	fba1 2402 	umull	r2, r4, r1, r2
 8009a4e:	b94c      	cbnz	r4, 8009a64 <_calloc_r+0x1c>
 8009a50:	4611      	mov	r1, r2
 8009a52:	9201      	str	r2, [sp, #4]
 8009a54:	f7ff f93e 	bl	8008cd4 <_malloc_r>
 8009a58:	9a01      	ldr	r2, [sp, #4]
 8009a5a:	4605      	mov	r5, r0
 8009a5c:	b930      	cbnz	r0, 8009a6c <_calloc_r+0x24>
 8009a5e:	4628      	mov	r0, r5
 8009a60:	b003      	add	sp, #12
 8009a62:	bd30      	pop	{r4, r5, pc}
 8009a64:	220c      	movs	r2, #12
 8009a66:	6002      	str	r2, [r0, #0]
 8009a68:	2500      	movs	r5, #0
 8009a6a:	e7f8      	b.n	8009a5e <_calloc_r+0x16>
 8009a6c:	4621      	mov	r1, r4
 8009a6e:	f7fe f9c3 	bl	8007df8 <memset>
 8009a72:	e7f4      	b.n	8009a5e <_calloc_r+0x16>

08009a74 <__ascii_mbtowc>:
 8009a74:	b082      	sub	sp, #8
 8009a76:	b901      	cbnz	r1, 8009a7a <__ascii_mbtowc+0x6>
 8009a78:	a901      	add	r1, sp, #4
 8009a7a:	b142      	cbz	r2, 8009a8e <__ascii_mbtowc+0x1a>
 8009a7c:	b14b      	cbz	r3, 8009a92 <__ascii_mbtowc+0x1e>
 8009a7e:	7813      	ldrb	r3, [r2, #0]
 8009a80:	600b      	str	r3, [r1, #0]
 8009a82:	7812      	ldrb	r2, [r2, #0]
 8009a84:	1e10      	subs	r0, r2, #0
 8009a86:	bf18      	it	ne
 8009a88:	2001      	movne	r0, #1
 8009a8a:	b002      	add	sp, #8
 8009a8c:	4770      	bx	lr
 8009a8e:	4610      	mov	r0, r2
 8009a90:	e7fb      	b.n	8009a8a <__ascii_mbtowc+0x16>
 8009a92:	f06f 0001 	mvn.w	r0, #1
 8009a96:	e7f8      	b.n	8009a8a <__ascii_mbtowc+0x16>

08009a98 <__ascii_wctomb>:
 8009a98:	b149      	cbz	r1, 8009aae <__ascii_wctomb+0x16>
 8009a9a:	2aff      	cmp	r2, #255	; 0xff
 8009a9c:	bf85      	ittet	hi
 8009a9e:	238a      	movhi	r3, #138	; 0x8a
 8009aa0:	6003      	strhi	r3, [r0, #0]
 8009aa2:	700a      	strbls	r2, [r1, #0]
 8009aa4:	f04f 30ff 	movhi.w	r0, #4294967295
 8009aa8:	bf98      	it	ls
 8009aaa:	2001      	movls	r0, #1
 8009aac:	4770      	bx	lr
 8009aae:	4608      	mov	r0, r1
 8009ab0:	4770      	bx	lr
	...

08009ab4 <fiprintf>:
 8009ab4:	b40e      	push	{r1, r2, r3}
 8009ab6:	b503      	push	{r0, r1, lr}
 8009ab8:	4601      	mov	r1, r0
 8009aba:	ab03      	add	r3, sp, #12
 8009abc:	4805      	ldr	r0, [pc, #20]	; (8009ad4 <fiprintf+0x20>)
 8009abe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ac2:	6800      	ldr	r0, [r0, #0]
 8009ac4:	9301      	str	r3, [sp, #4]
 8009ac6:	f7ff fd37 	bl	8009538 <_vfiprintf_r>
 8009aca:	b002      	add	sp, #8
 8009acc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ad0:	b003      	add	sp, #12
 8009ad2:	4770      	bx	lr
 8009ad4:	20000064 	.word	0x20000064

08009ad8 <abort>:
 8009ad8:	b508      	push	{r3, lr}
 8009ada:	2006      	movs	r0, #6
 8009adc:	f000 f82c 	bl	8009b38 <raise>
 8009ae0:	2001      	movs	r0, #1
 8009ae2:	f7f8 fb38 	bl	8002156 <_exit>

08009ae6 <_raise_r>:
 8009ae6:	291f      	cmp	r1, #31
 8009ae8:	b538      	push	{r3, r4, r5, lr}
 8009aea:	4604      	mov	r4, r0
 8009aec:	460d      	mov	r5, r1
 8009aee:	d904      	bls.n	8009afa <_raise_r+0x14>
 8009af0:	2316      	movs	r3, #22
 8009af2:	6003      	str	r3, [r0, #0]
 8009af4:	f04f 30ff 	mov.w	r0, #4294967295
 8009af8:	bd38      	pop	{r3, r4, r5, pc}
 8009afa:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009afc:	b112      	cbz	r2, 8009b04 <_raise_r+0x1e>
 8009afe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b02:	b94b      	cbnz	r3, 8009b18 <_raise_r+0x32>
 8009b04:	4620      	mov	r0, r4
 8009b06:	f000 f831 	bl	8009b6c <_getpid_r>
 8009b0a:	462a      	mov	r2, r5
 8009b0c:	4601      	mov	r1, r0
 8009b0e:	4620      	mov	r0, r4
 8009b10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b14:	f000 b818 	b.w	8009b48 <_kill_r>
 8009b18:	2b01      	cmp	r3, #1
 8009b1a:	d00a      	beq.n	8009b32 <_raise_r+0x4c>
 8009b1c:	1c59      	adds	r1, r3, #1
 8009b1e:	d103      	bne.n	8009b28 <_raise_r+0x42>
 8009b20:	2316      	movs	r3, #22
 8009b22:	6003      	str	r3, [r0, #0]
 8009b24:	2001      	movs	r0, #1
 8009b26:	e7e7      	b.n	8009af8 <_raise_r+0x12>
 8009b28:	2400      	movs	r4, #0
 8009b2a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009b2e:	4628      	mov	r0, r5
 8009b30:	4798      	blx	r3
 8009b32:	2000      	movs	r0, #0
 8009b34:	e7e0      	b.n	8009af8 <_raise_r+0x12>
	...

08009b38 <raise>:
 8009b38:	4b02      	ldr	r3, [pc, #8]	; (8009b44 <raise+0xc>)
 8009b3a:	4601      	mov	r1, r0
 8009b3c:	6818      	ldr	r0, [r3, #0]
 8009b3e:	f7ff bfd2 	b.w	8009ae6 <_raise_r>
 8009b42:	bf00      	nop
 8009b44:	20000064 	.word	0x20000064

08009b48 <_kill_r>:
 8009b48:	b538      	push	{r3, r4, r5, lr}
 8009b4a:	4d07      	ldr	r5, [pc, #28]	; (8009b68 <_kill_r+0x20>)
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	4604      	mov	r4, r0
 8009b50:	4608      	mov	r0, r1
 8009b52:	4611      	mov	r1, r2
 8009b54:	602b      	str	r3, [r5, #0]
 8009b56:	f7f8 faee 	bl	8002136 <_kill>
 8009b5a:	1c43      	adds	r3, r0, #1
 8009b5c:	d102      	bne.n	8009b64 <_kill_r+0x1c>
 8009b5e:	682b      	ldr	r3, [r5, #0]
 8009b60:	b103      	cbz	r3, 8009b64 <_kill_r+0x1c>
 8009b62:	6023      	str	r3, [r4, #0]
 8009b64:	bd38      	pop	{r3, r4, r5, pc}
 8009b66:	bf00      	nop
 8009b68:	20000810 	.word	0x20000810

08009b6c <_getpid_r>:
 8009b6c:	f7f8 badb 	b.w	8002126 <_getpid>

08009b70 <_init>:
 8009b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b72:	bf00      	nop
 8009b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b76:	bc08      	pop	{r3}
 8009b78:	469e      	mov	lr, r3
 8009b7a:	4770      	bx	lr

08009b7c <_fini>:
 8009b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b7e:	bf00      	nop
 8009b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b82:	bc08      	pop	{r3}
 8009b84:	469e      	mov	lr, r3
 8009b86:	4770      	bx	lr
