ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB72:
   1:Core/Src/main.c **** #include "main.h"
   2:Core/Src/main.c **** #include <stdio.h>
   3:Core/Src/main.c **** #include "fm_init_project.h"
   4:Core/Src/main.c **** #include "fm_rtc.h"
   5:Core/Src/main.c **** 
   6:Core/Src/main.c **** 
   7:Core/Src/main.c **** 
   8:Core/Src/main.c **** UART_HandleTypeDef huart2;
   9:Core/Src/main.c **** extern FM_V0x_Parameters_RTC_t              FM_V0x_Get_RTC ;
  10:Core/Src/main.c **** 
  11:Core/Src/main.c **** 
  12:Core/Src/main.c **** int _write( int file, char *ptr, int len ){
  13:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
  14:Core/Src/main.c ****     return len;
  15:Core/Src/main.c **** }
  16:Core/Src/main.c **** 
  17:Core/Src/main.c **** void SystemClock_Config(void);
  18:Core/Src/main.c **** static void MX_GPIO_Init(void);
  19:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  20:Core/Src/main.c **** 
  21:Core/Src/main.c **** int main(void)
  22:Core/Src/main.c **** {
  23:Core/Src/main.c ****   HAL_Init();
  24:Core/Src/main.c ****   SystemClock_Config();
  25:Core/Src/main.c ****   MX_GPIO_Init();
  26:Core/Src/main.c ****   MX_USART2_UART_Init();
  27:Core/Src/main.c ****  
  28:Core/Src/main.c ****   fm_fc_init();
  29:Core/Src/main.c ****   if( FM_V0x_Rtc_Init( ) == false ){
  30:Core/Src/main.c ****       printf("RTC_BUG: Something is wrong in RTC function\r\n");
  31:Core/Src/main.c ****       return false;
  32:Core/Src/main.c ****   }
  33:Core/Src/main.c **** 
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 2


  34:Core/Src/main.c ****   while (1)
  35:Core/Src/main.c ****   {
  36:Core/Src/main.c ****       FM_V0x_RTC_Get_Time(&FM_V0x_Get_RTC );
  37:Core/Src/main.c ****       FM_V0x_RTC_Get_Date(&FM_V0x_Get_RTC );
  38:Core/Src/main.c ****       HAL_Delay(1000);
  39:Core/Src/main.c ****   }
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** }
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** void SystemClock_Config(void)
  45:Core/Src/main.c **** {
  46:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  47:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  48:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  49:Core/Src/main.c **** 
  50:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  51:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  52:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  53:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  54:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  55:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  56:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  57:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  58:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  59:Core/Src/main.c ****   {
  60:Core/Src/main.c ****     Error_Handler();
  61:Core/Src/main.c ****   }
  62:Core/Src/main.c **** 
  63:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  64:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  65:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  66:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  67:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  68:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  71:Core/Src/main.c ****   {
  72:Core/Src/main.c ****     Error_Handler();
  73:Core/Src/main.c ****   }
  74:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
  75:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
  76:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  77:Core/Src/main.c ****   {
  78:Core/Src/main.c ****     Error_Handler();
  79:Core/Src/main.c ****   }
  80:Core/Src/main.c **** }
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
  84:Core/Src/main.c **** {
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   huart2.Instance = USART2;
  87:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
  88:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
  89:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
  90:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 3


  91:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
  92:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  93:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  94:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
  95:Core/Src/main.c ****   {
  96:Core/Src/main.c ****     Error_Handler();
  97:Core/Src/main.c ****   }
  98:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
  99:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** }
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** static void MX_GPIO_Init(void)
 105:Core/Src/main.c **** {
  26              		.loc 1 105 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 00B5     		push	{lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 89B0     		sub	sp, sp, #36
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 40
 106:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  37              		.loc 1 106 3 view .LVU1
  38              		.loc 1 106 20 is_stmt 0 view .LVU2
  39 0004 0023     		movs	r3, #0
  40 0006 0493     		str	r3, [sp, #16]
  41 0008 0593     		str	r3, [sp, #20]
  42 000a 0693     		str	r3, [sp, #24]
  43 000c 0793     		str	r3, [sp, #28]
 107:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 108:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 111:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  44              		.loc 1 111 3 is_stmt 1 view .LVU3
  45              	.LBB2:
  46              		.loc 1 111 3 view .LVU4
  47              		.loc 1 111 3 view .LVU5
  48 000e 03F18043 		add	r3, r3, #1073741824
  49 0012 03F50433 		add	r3, r3, #135168
  50 0016 9A69     		ldr	r2, [r3, #24]
  51 0018 42F01002 		orr	r2, r2, #16
  52 001c 9A61     		str	r2, [r3, #24]
  53              		.loc 1 111 3 view .LVU6
  54 001e 9A69     		ldr	r2, [r3, #24]
  55 0020 02F01002 		and	r2, r2, #16
  56 0024 0192     		str	r2, [sp, #4]
  57              		.loc 1 111 3 view .LVU7
  58 0026 019A     		ldr	r2, [sp, #4]
  59              	.LBE2:
  60              		.loc 1 111 3 view .LVU8
 112:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 4


  61              		.loc 1 112 3 view .LVU9
  62              	.LBB3:
  63              		.loc 1 112 3 view .LVU10
  64              		.loc 1 112 3 view .LVU11
  65 0028 9A69     		ldr	r2, [r3, #24]
  66 002a 42F02002 		orr	r2, r2, #32
  67 002e 9A61     		str	r2, [r3, #24]
  68              		.loc 1 112 3 view .LVU12
  69 0030 9A69     		ldr	r2, [r3, #24]
  70 0032 02F02002 		and	r2, r2, #32
  71 0036 0292     		str	r2, [sp, #8]
  72              		.loc 1 112 3 view .LVU13
  73 0038 029A     		ldr	r2, [sp, #8]
  74              	.LBE3:
  75              		.loc 1 112 3 view .LVU14
 113:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  76              		.loc 1 113 3 view .LVU15
  77              	.LBB4:
  78              		.loc 1 113 3 view .LVU16
  79              		.loc 1 113 3 view .LVU17
  80 003a 9A69     		ldr	r2, [r3, #24]
  81 003c 42F00402 		orr	r2, r2, #4
  82 0040 9A61     		str	r2, [r3, #24]
  83              		.loc 1 113 3 view .LVU18
  84 0042 9B69     		ldr	r3, [r3, #24]
  85 0044 03F00403 		and	r3, r3, #4
  86 0048 0393     		str	r3, [sp, #12]
  87              		.loc 1 113 3 view .LVU19
  88 004a 039B     		ldr	r3, [sp, #12]
  89              	.LBE4:
  90              		.loc 1 113 3 view .LVU20
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 116:Core/Src/main.c ****   // HAL_GPIO_WritePin(GPIOA, FM_PUMP_DRV_Pin|FM_STR_DRV_Pin|FM_LIGHT_DRV_Pin|FM_LED_STATUS_Pin, GP
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /*Configure GPIO pins : FM_PUMP_DRV_Pin FM_STR_DRV_Pin FM_LIGHT_DRV_Pin FM_LED_STATUS_Pin */
 119:Core/Src/main.c ****   GPIO_InitStruct.Pin = FM_PUMP_DRV_Pin|FM_STR_DRV_Pin|FM_LIGHT_DRV_Pin|FM_LED_STATUS_Pin;
  91              		.loc 1 119 3 view .LVU21
  92              		.loc 1 119 23 is_stmt 0 view .LVU22
  93 004c 40F21313 		movw	r3, #275
  94 0050 0493     		str	r3, [sp, #16]
 120:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  95              		.loc 1 120 3 is_stmt 1 view .LVU23
  96              		.loc 1 120 24 is_stmt 0 view .LVU24
  97 0052 0123     		movs	r3, #1
  98 0054 0593     		str	r3, [sp, #20]
 121:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  99              		.loc 1 121 3 is_stmt 1 view .LVU25
 122:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 100              		.loc 1 122 3 view .LVU26
 101              		.loc 1 122 25 is_stmt 0 view .LVU27
 102 0056 0223     		movs	r3, #2
 103 0058 0793     		str	r3, [sp, #28]
 123:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 104              		.loc 1 123 3 is_stmt 1 view .LVU28
 105 005a 04A9     		add	r1, sp, #16
 106 005c 0248     		ldr	r0, .L3
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 5


 107 005e FFF7FEFF 		bl	HAL_GPIO_Init
 108              	.LVL0:
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 126:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 127:Core/Src/main.c **** }
 109              		.loc 1 127 1 is_stmt 0 view .LVU29
 110 0062 09B0     		add	sp, sp, #36
 111              	.LCFI2:
 112              		.cfi_def_cfa_offset 4
 113              		@ sp needed
 114 0064 5DF804FB 		ldr	pc, [sp], #4
 115              	.L4:
 116              		.align	2
 117              	.L3:
 118 0068 00080140 		.word	1073809408
 119              		.cfi_endproc
 120              	.LFE72:
 122              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 123              		.align	1
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 128              	MX_USART2_UART_Init:
 129              	.LFB71:
  84:Core/Src/main.c **** 
 130              		.loc 1 84 1 is_stmt 1 view -0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134 0000 08B5     		push	{r3, lr}
 135              	.LCFI3:
 136              		.cfi_def_cfa_offset 8
 137              		.cfi_offset 3, -8
 138              		.cfi_offset 14, -4
  86:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 139              		.loc 1 86 3 view .LVU31
  86:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 140              		.loc 1 86 19 is_stmt 0 view .LVU32
 141 0002 0848     		ldr	r0, .L7
 142 0004 084B     		ldr	r3, .L7+4
 143 0006 0360     		str	r3, [r0]
  87:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 144              		.loc 1 87 3 is_stmt 1 view .LVU33
  87:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 145              		.loc 1 87 24 is_stmt 0 view .LVU34
 146 0008 4FF4E133 		mov	r3, #115200
 147 000c 4360     		str	r3, [r0, #4]
  88:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 148              		.loc 1 88 3 is_stmt 1 view .LVU35
  88:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 149              		.loc 1 88 26 is_stmt 0 view .LVU36
 150 000e 0023     		movs	r3, #0
 151 0010 8360     		str	r3, [r0, #8]
  89:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 152              		.loc 1 89 3 is_stmt 1 view .LVU37
  89:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 6


 153              		.loc 1 89 24 is_stmt 0 view .LVU38
 154 0012 C360     		str	r3, [r0, #12]
  90:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 155              		.loc 1 90 3 is_stmt 1 view .LVU39
  90:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 156              		.loc 1 90 22 is_stmt 0 view .LVU40
 157 0014 0361     		str	r3, [r0, #16]
  91:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 158              		.loc 1 91 3 is_stmt 1 view .LVU41
  91:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 159              		.loc 1 91 20 is_stmt 0 view .LVU42
 160 0016 0C22     		movs	r2, #12
 161 0018 4261     		str	r2, [r0, #20]
  92:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 162              		.loc 1 92 3 is_stmt 1 view .LVU43
  92:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 163              		.loc 1 92 25 is_stmt 0 view .LVU44
 164 001a 8361     		str	r3, [r0, #24]
  93:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 165              		.loc 1 93 3 is_stmt 1 view .LVU45
  93:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 166              		.loc 1 93 28 is_stmt 0 view .LVU46
 167 001c C361     		str	r3, [r0, #28]
  94:Core/Src/main.c ****   {
 168              		.loc 1 94 3 is_stmt 1 view .LVU47
  94:Core/Src/main.c ****   {
 169              		.loc 1 94 7 is_stmt 0 view .LVU48
 170 001e FFF7FEFF 		bl	HAL_UART_Init
 171              	.LVL1:
  96:Core/Src/main.c ****   }
 172              		.loc 1 96 5 is_stmt 1 view .LVU49
 101:Core/Src/main.c **** 
 173              		.loc 1 101 1 is_stmt 0 view .LVU50
 174 0022 08BD     		pop	{r3, pc}
 175              	.L8:
 176              		.align	2
 177              	.L7:
 178 0024 00000000 		.word	huart2
 179 0028 00440040 		.word	1073759232
 180              		.cfi_endproc
 181              	.LFE71:
 183              		.section	.text._write,"ax",%progbits
 184              		.align	1
 185              		.global	_write
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 190              	_write:
 191              	.LVL2:
 192              	.LFB68:
  12:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 193              		.loc 1 12 43 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
  12:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 197              		.loc 1 12 43 is_stmt 0 view .LVU52
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 7


 198 0000 10B5     		push	{r4, lr}
 199              	.LCFI4:
 200              		.cfi_def_cfa_offset 8
 201              		.cfi_offset 4, -8
 202              		.cfi_offset 14, -4
 203 0002 1446     		mov	r4, r2
  13:Core/Src/main.c ****     return len;
 204              		.loc 1 13 5 is_stmt 1 view .LVU53
 205 0004 4FF0FF33 		mov	r3, #-1
 206 0008 92B2     		uxth	r2, r2
 207              	.LVL3:
  13:Core/Src/main.c ****     return len;
 208              		.loc 1 13 5 is_stmt 0 view .LVU54
 209 000a 0248     		ldr	r0, .L11
 210              	.LVL4:
  13:Core/Src/main.c ****     return len;
 211              		.loc 1 13 5 view .LVU55
 212 000c FFF7FEFF 		bl	HAL_UART_Transmit
 213              	.LVL5:
  14:Core/Src/main.c **** }
 214              		.loc 1 14 5 is_stmt 1 view .LVU56
  15:Core/Src/main.c **** 
 215              		.loc 1 15 1 is_stmt 0 view .LVU57
 216 0010 2046     		mov	r0, r4
 217 0012 10BD     		pop	{r4, pc}
 218              	.LVL6:
 219              	.L12:
  15:Core/Src/main.c **** 
 220              		.loc 1 15 1 view .LVU58
 221              		.align	2
 222              	.L11:
 223 0014 00000000 		.word	huart2
 224              		.cfi_endproc
 225              	.LFE68:
 227              		.section	.text.SystemClock_Config,"ax",%progbits
 228              		.align	1
 229              		.global	SystemClock_Config
 230              		.syntax unified
 231              		.thumb
 232              		.thumb_func
 234              	SystemClock_Config:
 235              	.LFB70:
  45:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 236              		.loc 1 45 1 is_stmt 1 view -0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 80
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240 0000 70B5     		push	{r4, r5, r6, lr}
 241              	.LCFI5:
 242              		.cfi_def_cfa_offset 16
 243              		.cfi_offset 4, -16
 244              		.cfi_offset 5, -12
 245              		.cfi_offset 6, -8
 246              		.cfi_offset 14, -4
 247 0002 94B0     		sub	sp, sp, #80
 248              	.LCFI6:
 249              		.cfi_def_cfa_offset 96
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 8


  46:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 250              		.loc 1 46 3 view .LVU60
  46:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 251              		.loc 1 46 22 is_stmt 0 view .LVU61
 252 0004 2822     		movs	r2, #40
 253 0006 0021     		movs	r1, #0
 254 0008 0DEB0200 		add	r0, sp, r2
 255 000c FFF7FEFF 		bl	memset
 256              	.LVL7:
  47:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 257              		.loc 1 47 3 is_stmt 1 view .LVU62
  47:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 258              		.loc 1 47 22 is_stmt 0 view .LVU63
 259 0010 0024     		movs	r4, #0
 260 0012 0594     		str	r4, [sp, #20]
 261 0014 0694     		str	r4, [sp, #24]
 262 0016 0794     		str	r4, [sp, #28]
 263 0018 0894     		str	r4, [sp, #32]
 264 001a 0994     		str	r4, [sp, #36]
  48:Core/Src/main.c **** 
 265              		.loc 1 48 3 is_stmt 1 view .LVU64
  48:Core/Src/main.c **** 
 266              		.loc 1 48 28 is_stmt 0 view .LVU65
 267 001c 0194     		str	r4, [sp, #4]
 268 001e 0294     		str	r4, [sp, #8]
 269 0020 0394     		str	r4, [sp, #12]
 270 0022 0494     		str	r4, [sp, #16]
  50:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 271              		.loc 1 50 3 is_stmt 1 view .LVU66
  50:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 272              		.loc 1 50 36 is_stmt 0 view .LVU67
 273 0024 0523     		movs	r3, #5
 274 0026 0A93     		str	r3, [sp, #40]
  51:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 275              		.loc 1 51 3 is_stmt 1 view .LVU68
  51:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 276              		.loc 1 51 30 is_stmt 0 view .LVU69
 277 0028 4FF48033 		mov	r3, #65536
 278 002c 0B93     		str	r3, [sp, #44]
  52:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 279              		.loc 1 52 3 is_stmt 1 view .LVU70
  53:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 280              		.loc 1 53 3 view .LVU71
  53:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 281              		.loc 1 53 30 is_stmt 0 view .LVU72
 282 002e 0125     		movs	r5, #1
 283 0030 0D95     		str	r5, [sp, #52]
  54:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 284              		.loc 1 54 3 is_stmt 1 view .LVU73
  54:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 285              		.loc 1 54 30 is_stmt 0 view .LVU74
 286 0032 0E95     		str	r5, [sp, #56]
  55:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 287              		.loc 1 55 3 is_stmt 1 view .LVU75
  55:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 288              		.loc 1 55 34 is_stmt 0 view .LVU76
 289 0034 0226     		movs	r6, #2
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 9


 290 0036 1196     		str	r6, [sp, #68]
  56:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 291              		.loc 1 56 3 is_stmt 1 view .LVU77
  56:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 292              		.loc 1 56 35 is_stmt 0 view .LVU78
 293 0038 1293     		str	r3, [sp, #72]
  57:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 294              		.loc 1 57 3 is_stmt 1 view .LVU79
  57:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 295              		.loc 1 57 32 is_stmt 0 view .LVU80
 296 003a 4FF4E013 		mov	r3, #1835008
 297 003e 1393     		str	r3, [sp, #76]
  58:Core/Src/main.c ****   {
 298              		.loc 1 58 3 is_stmt 1 view .LVU81
  58:Core/Src/main.c ****   {
 299              		.loc 1 58 7 is_stmt 0 view .LVU82
 300 0040 0AA8     		add	r0, sp, #40
 301 0042 FFF7FEFF 		bl	HAL_RCC_OscConfig
 302              	.LVL8:
  60:Core/Src/main.c ****   }
 303              		.loc 1 60 5 is_stmt 1 view .LVU83
  63:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 304              		.loc 1 63 3 view .LVU84
  63:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 305              		.loc 1 63 31 is_stmt 0 view .LVU85
 306 0046 0F23     		movs	r3, #15
 307 0048 0593     		str	r3, [sp, #20]
  65:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 308              		.loc 1 65 3 is_stmt 1 view .LVU86
  65:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 309              		.loc 1 65 34 is_stmt 0 view .LVU87
 310 004a 0696     		str	r6, [sp, #24]
  66:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 311              		.loc 1 66 3 is_stmt 1 view .LVU88
  66:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 312              		.loc 1 66 35 is_stmt 0 view .LVU89
 313 004c 0794     		str	r4, [sp, #28]
  67:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 314              		.loc 1 67 3 is_stmt 1 view .LVU90
  67:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 315              		.loc 1 67 36 is_stmt 0 view .LVU91
 316 004e 4FF48063 		mov	r3, #1024
 317 0052 0893     		str	r3, [sp, #32]
  68:Core/Src/main.c **** 
 318              		.loc 1 68 3 is_stmt 1 view .LVU92
  68:Core/Src/main.c **** 
 319              		.loc 1 68 36 is_stmt 0 view .LVU93
 320 0054 0994     		str	r4, [sp, #36]
  70:Core/Src/main.c ****   {
 321              		.loc 1 70 3 is_stmt 1 view .LVU94
  70:Core/Src/main.c ****   {
 322              		.loc 1 70 7 is_stmt 0 view .LVU95
 323 0056 3146     		mov	r1, r6
 324 0058 05A8     		add	r0, sp, #20
 325 005a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 326              	.LVL9:
  72:Core/Src/main.c ****   }
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 10


 327              		.loc 1 72 5 is_stmt 1 view .LVU96
  74:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 328              		.loc 1 74 3 view .LVU97
  74:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 329              		.loc 1 74 38 is_stmt 0 view .LVU98
 330 005e 0195     		str	r5, [sp, #4]
  75:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 331              		.loc 1 75 3 is_stmt 1 view .LVU99
  75:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 332              		.loc 1 75 35 is_stmt 0 view .LVU100
 333 0060 4FF48073 		mov	r3, #256
 334 0064 0293     		str	r3, [sp, #8]
  76:Core/Src/main.c ****   {
 335              		.loc 1 76 3 is_stmt 1 view .LVU101
  76:Core/Src/main.c ****   {
 336              		.loc 1 76 7 is_stmt 0 view .LVU102
 337 0066 01A8     		add	r0, sp, #4
 338 0068 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 339              	.LVL10:
  78:Core/Src/main.c ****   }
 340              		.loc 1 78 5 is_stmt 1 view .LVU103
  80:Core/Src/main.c **** 
 341              		.loc 1 80 1 is_stmt 0 view .LVU104
 342 006c 14B0     		add	sp, sp, #80
 343              	.LCFI7:
 344              		.cfi_def_cfa_offset 16
 345              		@ sp needed
 346 006e 70BD     		pop	{r4, r5, r6, pc}
 347              		.cfi_endproc
 348              	.LFE70:
 350              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 351              		.align	2
 352              	.LC0:
 353 0000 5254435F 		.ascii	"RTC_BUG: Something is wrong in RTC function\015\000"
 353      4255473A 
 353      20536F6D 
 353      65746869 
 353      6E672069 
 354              		.section	.text.main,"ax",%progbits
 355              		.align	1
 356              		.global	main
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 361              	main:
 362              	.LFB69:
  22:Core/Src/main.c ****   HAL_Init();
 363              		.loc 1 22 1 is_stmt 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367 0000 10B5     		push	{r4, lr}
 368              	.LCFI8:
 369              		.cfi_def_cfa_offset 8
 370              		.cfi_offset 4, -8
 371              		.cfi_offset 14, -4
  23:Core/Src/main.c ****   SystemClock_Config();
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 11


 372              		.loc 1 23 3 view .LVU106
 373 0002 FFF7FEFF 		bl	HAL_Init
 374              	.LVL11:
  24:Core/Src/main.c ****   MX_GPIO_Init();
 375              		.loc 1 24 3 view .LVU107
 376 0006 FFF7FEFF 		bl	SystemClock_Config
 377              	.LVL12:
  25:Core/Src/main.c ****   MX_USART2_UART_Init();
 378              		.loc 1 25 3 view .LVU108
 379 000a FFF7FEFF 		bl	MX_GPIO_Init
 380              	.LVL13:
  26:Core/Src/main.c ****  
 381              		.loc 1 26 3 view .LVU109
 382 000e FFF7FEFF 		bl	MX_USART2_UART_Init
 383              	.LVL14:
  28:Core/Src/main.c ****   if( FM_V0x_Rtc_Init( ) == false ){
 384              		.loc 1 28 3 view .LVU110
 385 0012 FFF7FEFF 		bl	fm_fc_init
 386              	.LVL15:
  29:Core/Src/main.c ****       printf("RTC_BUG: Something is wrong in RTC function\r\n");
 387              		.loc 1 29 3 view .LVU111
  29:Core/Src/main.c ****       printf("RTC_BUG: Something is wrong in RTC function\r\n");
 388              		.loc 1 29 7 is_stmt 0 view .LVU112
 389 0016 FFF7FEFF 		bl	FM_V0x_Rtc_Init
 390              	.LVL16:
  29:Core/Src/main.c ****       printf("RTC_BUG: Something is wrong in RTC function\r\n");
 391              		.loc 1 29 5 discriminator 1 view .LVU113
 392 001a 58B1     		cbz	r0, .L18
 393              	.L16:
  34:Core/Src/main.c ****   {
 394              		.loc 1 34 3 is_stmt 1 view .LVU114
  36:Core/Src/main.c ****       FM_V0x_RTC_Get_Date(&FM_V0x_Get_RTC );
 395              		.loc 1 36 7 view .LVU115
 396 001c 084C     		ldr	r4, .L20
 397 001e 2046     		mov	r0, r4
 398 0020 FFF7FEFF 		bl	FM_V0x_RTC_Get_Time
 399              	.LVL17:
  37:Core/Src/main.c ****       HAL_Delay(1000);
 400              		.loc 1 37 7 view .LVU116
 401 0024 2046     		mov	r0, r4
 402 0026 FFF7FEFF 		bl	FM_V0x_RTC_Get_Date
 403              	.LVL18:
  38:Core/Src/main.c ****   }
 404              		.loc 1 38 7 discriminator 1 view .LVU117
 405 002a 4FF47A70 		mov	r0, #1000
 406 002e FFF7FEFF 		bl	HAL_Delay
 407              	.LVL19:
  34:Core/Src/main.c ****   {
 408              		.loc 1 34 9 view .LVU118
 409 0032 F3E7     		b	.L16
 410              	.L18:
  30:Core/Src/main.c ****       return false;
 411              		.loc 1 30 7 view .LVU119
 412 0034 0348     		ldr	r0, .L20+4
 413 0036 FFF7FEFF 		bl	puts
 414              	.LVL20:
  31:Core/Src/main.c ****   }
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 12


 415              		.loc 1 31 7 view .LVU120
  41:Core/Src/main.c **** 
 416              		.loc 1 41 1 is_stmt 0 view .LVU121
 417 003a 0020     		movs	r0, #0
 418 003c 10BD     		pop	{r4, pc}
 419              	.L21:
 420 003e 00BF     		.align	2
 421              	.L20:
 422 0040 00000000 		.word	FM_V0x_Get_RTC
 423 0044 00000000 		.word	.LC0
 424              		.cfi_endproc
 425              	.LFE69:
 427              		.section	.text.Error_Handler,"ax",%progbits
 428              		.align	1
 429              		.global	Error_Handler
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 434              	Error_Handler:
 435              	.LFB73:
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 130:Core/Src/main.c **** /* USER CODE END 4 */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c **** /**
 133:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 134:Core/Src/main.c ****   * @retval None
 135:Core/Src/main.c ****   */
 136:Core/Src/main.c **** void Error_Handler(void)
 137:Core/Src/main.c **** {
 436              		.loc 1 137 1 is_stmt 1 view -0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440              		@ link register save eliminated.
 138:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 139:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 140:Core/Src/main.c **** }
 441              		.loc 1 140 1 view .LVU123
 442 0000 7047     		bx	lr
 443              		.cfi_endproc
 444              	.LFE73:
 446              		.global	huart2
 447              		.section	.bss.huart2,"aw",%nobits
 448              		.align	2
 451              	huart2:
 452 0000 00000000 		.space	72
 452      00000000 
 452      00000000 
 452      00000000 
 452      00000000 
 453              		.text
 454              	.Letext0:
 455              		.file 2 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 456              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 457              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 458              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 13


 459              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 460              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 461              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 462              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 463              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 464              		.file 11 "Core/Inc/fm_rtc.h"
 465              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 466              		.file 13 "<built-in>"
 467              		.file 14 "Core/Inc/fm_init_project.h"
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:118    .text.MX_GPIO_Init:00000068 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:123    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:128    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:178    .text.MX_USART2_UART_Init:00000024 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:451    .bss.huart2:00000000 huart2
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:184    .text._write:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:190    .text._write:00000000 _write
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:223    .text._write:00000014 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:228    .text.SystemClock_Config:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:234    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:351    .rodata.main.str1.4:00000000 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:355    .text.main:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:361    .text.main:00000000 main
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:422    .text.main:00000040 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:428    .text.Error_Handler:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:434    .text.Error_Handler:00000000 Error_Handler
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccqVuGGt.s:448    .bss.huart2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_UART_Init
HAL_UART_Transmit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
fm_fc_init
FM_V0x_Rtc_Init
FM_V0x_RTC_Get_Time
FM_V0x_RTC_Get_Date
HAL_Delay
puts
FM_V0x_Get_RTC
