set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {mux_MemReg.vho mux_MemReg_vhd.sdo}}
	{{"Fast Model"} {mux_MemReg_fast.vho mux_MemReg_vhd_fast.sdo}}
}
