Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Sep 23 14:16:20 2020
| Host         : seba-HP-ProBook-450-G6 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 50
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| TIMING-9  | Warning          | Unknown CDC Logic                                  | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                   | 1          |
| TIMING-18 | Warning          | Missing input or output delay                      | 46         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 is defined downstream of clock adc_clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin system_i/SignalGenerator/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[10] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[11] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[12] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[13] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[8] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[9] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[10] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[11] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[12] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[13] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[8] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[9] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on adc_enc_n_o relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on adc_enc_p_o relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[10] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[11] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[12] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[13] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[8] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[9] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on dac_rst_o relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on dac_sel_o relative to clock(s) adc_clk
Related violations: <none>


