{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 05:35:00 2020 " "Info: Processing started: Mon Dec 14 05:35:00 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux_vhdl -c mux_vhdl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mux_vhdl -c mux_vhdl" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64in_1out_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_64in_1out_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_64in_1out-behav " "Info: Found design unit 1: mux_64in_1out-behav" {  } { { "mux_64in_1out_vhdl.vhd" "" { Text "E:/lab-8/mux_vhdl/mux_64in_1out_vhdl.vhd" 16 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 mux_64in_1out " "Info: Found entity 1: mux_64in_1out" {  } { { "mux_64in_1out_vhdl.vhd" "" { Text "E:/lab-8/mux_vhdl/mux_64in_1out_vhdl.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_vhdl-behav " "Info: Found design unit 1: mux_vhdl-behav" {  } { { "mux_vhdl.vhd" "" { Text "E:/lab-8/mux_vhdl/mux_vhdl.vhd" 16 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 mux_vhdl " "Info: Found entity 1: mux_vhdl" {  } { { "mux_vhdl.vhd" "" { Text "E:/lab-8/mux_vhdl/mux_vhdl.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux_vhdl " "Info: Elaborating entity \"mux_vhdl\" for the top level hierarchy" {  } {  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "mux_vhdl.vhd(31) " "Info: VHDL Case Statement information at mux_vhdl.vhd(31): OTHERS choice is never selected" {  } { { "mux_vhdl.vhd" "" { Text "E:/lab-8/mux_vhdl/mux_vhdl.vhd" 31 0 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "11 " "Info: Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 05:35:01 2020 " "Info: Processing ended: Mon Dec 14 05:35:01 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
