<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/fir.cpp:40:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 99 has been inferred" BundleName="gmem" VarName="coef" LoopLoc="../src/fir.cpp:40:19" LoopName="VITIS_LOOP_40_1" ParentFunc="fir_top(int*, int*, int*, int)" Length="99" Direction="read" AccessID="coef4seq" OrigID="for.inc.load.5" OrigAccess-DebugLoc="../src/fir.cpp:43:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/fir.cpp:46:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="x" LoopLoc="../src/fir.cpp:46:19" LoopName="VITIS_LOOP_46_2" ParentFunc="fir_top(int*, int*, int*, int)" Length="variable" Direction="read" AccessID="x5seq" OrigID="for.inc8.load.8" OrigAccess-DebugLoc="../src/fir.cpp:49:11" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/fir.cpp:46:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="y" LoopLoc="../src/fir.cpp:46:19" LoopName="VITIS_LOOP_46_2" ParentFunc="fir_top(int*, int*, int*, int)" Length="variable" Direction="write" AccessID="y6seq" OrigID="for.inc8.store.12" OrigAccess-DebugLoc="../src/fir.cpp:50:6" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../src/fir.cpp:46:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="x" LoopLoc="../src/fir.cpp:46:19" LoopName="VITIS_LOOP_46_2" ParentFunc="fir_top(int*, int*, int*, int)" OrigID="x5seq" OrigAccess-DebugLoc="../src/fir.cpp:46:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../src/fir.cpp:46:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="y" LoopLoc="../src/fir.cpp:46:19" LoopName="VITIS_LOOP_46_2" ParentFunc="fir_top(int*, int*, int*, int)" OrigID="y6seq" OrigAccess-DebugLoc="../src/fir.cpp:46:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../src/fir.cpp:40:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="coef" LoopLoc="../src/fir.cpp:40:19" LoopName="VITIS_LOOP_40_1" ParentFunc="fir_top(int*, int*, int*, int)" OrigID="coef4seq" OrigAccess-DebugLoc="../src/fir.cpp:40:19" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/fir.cpp:40:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 99 and bit width 32 in loop 'VITIS_LOOP_40_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="../src/fir.cpp:40:19" LoopName="VITIS_LOOP_40_1" Length="99" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/fir.cpp:46:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_46_2' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="../src/fir.cpp:46:19" LoopName="VITIS_LOOP_46_2" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/fir.cpp:46:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_46_2' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="../src/fir.cpp:46:19" LoopName="VITIS_LOOP_46_2" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

