INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CE/DAKTMT/Vivado/project_dct/project_dct.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CE/DAKTMT/Vivado/project_dct/project_dct.srcs/sources_1/new/rd_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CE/DAKTMT/Vivado/project_dct/project_dct.srcs/sim_1/new/rd_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_tb
