Timing Analyzer report for FPGACode
Tue Aug 26 22:45:40 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 36. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; FPGACode                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; timings.sdc   ; OK     ; Tue Aug 26 22:45:39 2025 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; main_clk ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000 ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; main_clk ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[1] } ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; main_clk ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[2] } ;
; main_clk                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { MAIN_CLK }                                         ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                               ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 310.75 MHz ; 310.75 MHz      ; inst|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 1066.1 MHz ; 402.09 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 49.062 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 96.782 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.464 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.465 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; main_clk                                         ; 9.858  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 24.718 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 49.718 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                               ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 49.062 ; MNC_ENCODER:inst7|r_phase ; MNC_ENCODER:inst7|r_phase ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.081     ; 0.858      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                               ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 96.782 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 3.137      ;
; 96.928 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.991      ;
; 96.942 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.977      ;
; 96.958 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.961      ;
; 97.045 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.874      ;
; 97.074 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.845      ;
; 97.077 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.842      ;
; 97.099 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.820      ;
; 97.104 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.815      ;
; 97.107 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.812      ;
; 97.114 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.805      ;
; 97.138 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.781      ;
; 97.175 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.744      ;
; 97.189 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.730      ;
; 97.190 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.729      ;
; 97.191 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.728      ;
; 97.220 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.699      ;
; 97.223 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.696      ;
; 97.225 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.694      ;
; 97.226 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.693      ;
; 97.229 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.690      ;
; 97.247 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.672      ;
; 97.250 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.669      ;
; 97.253 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.666      ;
; 97.255 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.664      ;
; 97.320 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.599      ;
; 97.321 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.598      ;
; 97.331 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.588      ;
; 97.334 ; NLP_GEN:inst8|r_nlp_int           ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.585      ;
; 97.336 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.583      ;
; 97.336 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.583      ;
; 97.337 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.582      ;
; 97.345 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.574      ;
; 97.366 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.553      ;
; 97.369 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.550      ;
; 97.370 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.549      ;
; 97.371 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.548      ;
; 97.396 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.523      ;
; 97.399 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.520      ;
; 97.400 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.519      ;
; 97.401 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.518      ;
; 97.427 ; NLP_GEN:inst8|r_delay_counter[14] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.492      ;
; 97.445 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.474      ;
; 97.465 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.454      ;
; 97.466 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.453      ;
; 97.467 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.452      ;
; 97.467 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.452      ;
; 97.482 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.437      ;
; 97.482 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.437      ;
; 97.483 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.436      ;
; 97.484 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.435      ;
; 97.512 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.407      ;
; 97.512 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.407      ;
; 97.515 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.404      ;
; 97.516 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.403      ;
; 97.517 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.402      ;
; 97.542 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.377      ;
; 97.542 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.377      ;
; 97.545 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.374      ;
; 97.546 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.373      ;
; 97.547 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.372      ;
; 97.573 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.346      ;
; 97.603 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.316      ;
; 97.611 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.308      ;
; 97.612 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.307      ;
; 97.613 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.306      ;
; 97.627 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.292      ;
; 97.628 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.291      ;
; 97.628 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.291      ;
; 97.629 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.290      ;
; 97.630 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.289      ;
; 97.658 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.261      ;
; 97.658 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.261      ;
; 97.658 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.261      ;
; 97.661 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.258      ;
; 97.662 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.257      ;
; 97.663 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.256      ;
; 97.688 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.231      ;
; 97.688 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.231      ;
; 97.688 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.231      ;
; 97.691 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.228      ;
; 97.692 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.227      ;
; 97.693 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.226      ;
; 97.707 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.212      ;
; 97.749 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.170      ;
; 97.756 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.163      ;
; 97.757 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.162      ;
; 97.758 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.161      ;
; 97.759 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.160      ;
; 97.773 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.146      ;
; 97.773 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.146      ;
; 97.774 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.145      ;
; 97.774 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.145      ;
; 97.775 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.144      ;
; 97.776 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.143      ;
; 97.804 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[2]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.115      ;
; 97.804 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.115      ;
; 97.804 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.115      ;
; 97.807 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.112      ;
; 97.807 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 2.112      ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.464 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[0]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.723 ; NLP_GEN:inst8|r_delay_counter[15] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.017      ;
; 0.760 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; NLP_GEN:inst8|r_delay_counter[14] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[2]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; NLP_GEN:inst8|r_delay_counter[16] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[3]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; NLP_GEN:inst8|r_delay_counter[15] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.780 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[1]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.074      ;
; 0.914 ; NLP_GEN:inst8|r_delay_counter[16] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.208      ;
; 1.005 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[1]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.299      ;
; 1.115 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[3]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; NLP_GEN:inst8|r_delay_counter[14] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.123 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[2]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; NLP_GEN:inst8|r_delay_counter[15] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.420      ;
; 1.132 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[3]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.428      ;
; 1.135 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.429      ;
; 1.246 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; NLP_GEN:inst8|r_delay_counter[14] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.542      ;
; 1.255 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.551      ;
; 1.257 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.551      ;
; 1.263 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.558      ;
; 1.265 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.559      ;
; 1.266 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.560      ;
; 1.266 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.560      ;
; 1.266 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.560      ;
; 1.272 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.566      ;
; 1.273 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.567      ;
; 1.273 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.567      ;
; 1.274 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.568      ;
; 1.275 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.569      ;
; 1.275 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.569      ;
; 1.338 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[2]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.632      ;
; 1.386 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.680      ;
; 1.386 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.680      ;
; 1.387 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[3]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.681      ;
; 1.387 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.681      ;
; 1.387 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.681      ;
; 1.388 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.682      ;
; 1.388 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.682      ;
; 1.395 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.689      ;
; 1.396 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.690      ;
; 1.397 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.691      ;
; 1.397 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.691      ;
; 1.403 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.697      ;
; 1.404 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.698      ;
; 1.404 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.698      ;
; 1.405 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.699      ;
; 1.406 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.700      ;
; 1.406 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.700      ;
; 1.412 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.706      ;
; 1.413 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.707      ;
; 1.414 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.708      ;
; 1.415 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.709      ;
; 1.478 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.772      ;
; 1.526 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.820      ;
; 1.526 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.820      ;
; 1.527 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.821      ;
; 1.527 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.821      ;
; 1.528 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.822      ;
; 1.528 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.822      ;
; 1.535 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.829      ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                               ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.465 ; MNC_ENCODER:inst7|r_phase ; MNC_ENCODER:inst7|r_phase ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+-------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+-------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 343.64 MHz  ; 343.64 MHz      ; inst|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 1190.48 MHz ; 402.09 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 49.160 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 97.090 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.416 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.417 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; main_clk                                         ; 9.855  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 24.718 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 49.715 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 49.160 ; MNC_ENCODER:inst7|r_phase ; MNC_ENCODER:inst7|r_phase ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.072     ; 0.770      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 97.090 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.839      ;
; 97.156 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.773      ;
; 97.216 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.713      ;
; 97.255 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.674      ;
; 97.289 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.640      ;
; 97.292 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.637      ;
; 97.340 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.589      ;
; 97.342 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.587      ;
; 97.354 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.575      ;
; 97.357 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.572      ;
; 97.377 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.552      ;
; 97.381 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.548      ;
; 97.404 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.525      ;
; 97.443 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.486      ;
; 97.460 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.469      ;
; 97.461 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.468      ;
; 97.468 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.461      ;
; 97.482 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.447      ;
; 97.483 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.446      ;
; 97.484 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.445      ;
; 97.494 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.435      ;
; 97.507 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.422      ;
; 97.530 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.399      ;
; 97.533 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.396      ;
; 97.544 ; NLP_GEN:inst8|r_nlp_int           ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.385      ;
; 97.569 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.360      ;
; 97.572 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.357      ;
; 97.583 ; NLP_GEN:inst8|r_delay_counter[14] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.346      ;
; 97.594 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.335      ;
; 97.603 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.326      ;
; 97.608 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.321      ;
; 97.608 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.321      ;
; 97.609 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.320      ;
; 97.620 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.309      ;
; 97.620 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.309      ;
; 97.633 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.296      ;
; 97.641 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.288      ;
; 97.644 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.285      ;
; 97.656 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.273      ;
; 97.658 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.271      ;
; 97.659 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.270      ;
; 97.695 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.234      ;
; 97.697 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.232      ;
; 97.698 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.231      ;
; 97.720 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.209      ;
; 97.734 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.195      ;
; 97.734 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.195      ;
; 97.735 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.194      ;
; 97.738 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.191      ;
; 97.739 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.190      ;
; 97.745 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.184      ;
; 97.746 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.183      ;
; 97.746 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.183      ;
; 97.759 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.170      ;
; 97.780 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.149      ;
; 97.782 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.147      ;
; 97.784 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.145      ;
; 97.785 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.144      ;
; 97.819 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.110      ;
; 97.821 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.108      ;
; 97.823 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.106      ;
; 97.824 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.105      ;
; 97.835 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.094      ;
; 97.846 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.083      ;
; 97.859 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.070      ;
; 97.860 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.069      ;
; 97.860 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.069      ;
; 97.861 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.068      ;
; 97.863 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.066      ;
; 97.864 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.065      ;
; 97.871 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.058      ;
; 97.872 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.057      ;
; 97.872 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.057      ;
; 97.885 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.044      ;
; 97.906 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.023      ;
; 97.906 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.023      ;
; 97.908 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.021      ;
; 97.910 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.019      ;
; 97.911 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 2.018      ;
; 97.945 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.984      ;
; 97.945 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.984      ;
; 97.947 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.982      ;
; 97.949 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.980      ;
; 97.950 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.979      ;
; 97.972 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[2]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.957      ;
; 97.985 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.944      ;
; 97.985 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.944      ;
; 97.986 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.943      ;
; 97.986 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.943      ;
; 97.987 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.942      ;
; 97.989 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.940      ;
; 97.990 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.939      ;
; 97.996 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.933      ;
; 97.997 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.932      ;
; 97.998 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.931      ;
; 97.998 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.931      ;
; 98.011 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[3]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.918      ;
; 98.032 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.897      ;
; 98.032 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.897      ;
; 98.034 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 1.895      ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.416 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[0]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.647 ; NLP_GEN:inst8|r_delay_counter[15] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.915      ;
; 0.705 ; NLP_GEN:inst8|r_delay_counter[14] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[2]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; NLP_GEN:inst8|r_delay_counter[16] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.710 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[3]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; NLP_GEN:inst8|r_delay_counter[15] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.980      ;
; 0.728 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[1]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.996      ;
; 0.836 ; NLP_GEN:inst8|r_delay_counter[16] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.104      ;
; 0.893 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[1]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.161      ;
; 1.026 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[2]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; NLP_GEN:inst8|r_delay_counter[14] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; NLP_GEN:inst8|r_delay_counter[15] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[3]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.298      ;
; 1.032 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.300      ;
; 1.041 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.309      ;
; 1.043 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[3]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.314      ;
; 1.120 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.388      ;
; 1.121 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; NLP_GEN:inst8|r_delay_counter[14] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.389      ;
; 1.125 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.393      ;
; 1.127 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.396      ;
; 1.148 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.419      ;
; 1.151 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.420      ;
; 1.152 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.420      ;
; 1.154 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.422      ;
; 1.154 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.422      ;
; 1.163 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.431      ;
; 1.165 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.433      ;
; 1.166 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.434      ;
; 1.167 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.435      ;
; 1.167 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.435      ;
; 1.168 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.436      ;
; 1.197 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[2]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.465      ;
; 1.242 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.510      ;
; 1.243 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.511      ;
; 1.243 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.511      ;
; 1.247 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.515      ;
; 1.249 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.517      ;
; 1.250 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.518      ;
; 1.270 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.538      ;
; 1.271 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.539      ;
; 1.271 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.539      ;
; 1.271 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.539      ;
; 1.272 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.540      ;
; 1.273 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.541      ;
; 1.274 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.542      ;
; 1.274 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.542      ;
; 1.276 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.544      ;
; 1.276 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.544      ;
; 1.285 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.553      ;
; 1.287 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.555      ;
; 1.288 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.556      ;
; 1.289 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.557      ;
; 1.290 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.558      ;
; 1.300 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[3]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.568      ;
; 1.319 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.587      ;
; 1.364 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.632      ;
; 1.365 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.633      ;
; 1.369 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.637      ;
; 1.371 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.639      ;
; 1.372 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.640      ;
; 1.392 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.660      ;
; 1.393 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.661      ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.417 ; MNC_ENCODER:inst7|r_phase ; MNC_ENCODER:inst7|r_phase ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 49.591 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 98.628 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.194 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; main_clk                                         ; 9.423  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 24.797 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 49.798 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 49.591 ; MNC_ENCODER:inst7|r_phase ; MNC_ENCODER:inst7|r_phase ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.037     ; 0.359      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 98.628 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.323      ;
; 98.629 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.321      ;
; 98.663 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.287      ;
; 98.697 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.253      ;
; 98.703 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.247      ;
; 98.707 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.243      ;
; 98.713 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.238      ;
; 98.715 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.236      ;
; 98.718 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.232      ;
; 98.721 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.230      ;
; 98.731 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.219      ;
; 98.756 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.194      ;
; 98.761 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.190      ;
; 98.762 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.189      ;
; 98.765 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.185      ;
; 98.771 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.179      ;
; 98.774 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.176      ;
; 98.775 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.175      ;
; 98.776 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.175      ;
; 98.778 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.172      ;
; 98.780 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.171      ;
; 98.785 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.165      ;
; 98.786 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.164      ;
; 98.799 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.151      ;
; 98.822 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.128      ;
; 98.822 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.129      ;
; 98.824 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.126      ;
; 98.833 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.117      ;
; 98.838 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.113      ;
; 98.839 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.111      ;
; 98.842 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.108      ;
; 98.842 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.108      ;
; 98.843 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.107      ;
; 98.846 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.104      ;
; 98.846 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.104      ;
; 98.851 ; NLP_GEN:inst8|r_nlp_int           ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.100      ;
; 98.852 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.098      ;
; 98.852 ; NLP_GEN:inst8|r_delay_counter[14] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.099      ;
; 98.853 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.097      ;
; 98.854 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.096      ;
; 98.865 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.086      ;
; 98.867 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.083      ;
; 98.871 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.080      ;
; 98.890 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.060      ;
; 98.890 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.060      ;
; 98.892 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.058      ;
; 98.901 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.049      ;
; 98.906 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.044      ;
; 98.907 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.043      ;
; 98.910 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.040      ;
; 98.910 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.040      ;
; 98.910 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.040      ;
; 98.911 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.039      ;
; 98.914 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.036      ;
; 98.914 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.036      ;
; 98.920 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.030      ;
; 98.920 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.030      ;
; 98.921 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.029      ;
; 98.922 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.028      ;
; 98.930 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 1.021      ;
; 98.935 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.015      ;
; 98.958 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.992      ;
; 98.958 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.992      ;
; 98.959 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.991      ;
; 98.960 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.990      ;
; 98.969 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.981      ;
; 98.974 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.976      ;
; 98.974 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.976      ;
; 98.975 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.975      ;
; 98.978 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.972      ;
; 98.978 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.972      ;
; 98.978 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.972      ;
; 98.978 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.972      ;
; 98.979 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.971      ;
; 98.982 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.968      ;
; 98.982 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.968      ;
; 98.988 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.962      ;
; 98.988 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.962      ;
; 98.988 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.962      ;
; 98.989 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 0.962      ;
; 98.989 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.961      ;
; 98.990 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.960      ;
; 99.003 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.947      ;
; 99.026 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.924      ;
; 99.026 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.924      ;
; 99.026 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.924      ;
; 99.027 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.923      ;
; 99.028 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.922      ;
; 99.037 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.913      ;
; 99.042 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.908      ;
; 99.042 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.908      ;
; 99.043 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.907      ;
; 99.046 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.904      ;
; 99.046 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.904      ;
; 99.046 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.904      ;
; 99.046 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.904      ;
; 99.046 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.904      ;
; 99.047 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.903      ;
; 99.050 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.900      ;
; 99.050 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 0.900      ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.193 ; MNC_ENCODER:inst7|r_phase ; MNC_ENCODER:inst7|r_phase ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.194 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[0]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.276 ; NLP_GEN:inst8|r_delay_counter[15] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.397      ;
; 0.303 ; NLP_GEN:inst8|r_delay_counter[16] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; NLP_GEN:inst8|r_delay_counter[14] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[2]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; NLP_GEN:inst8|r_delay_counter[15] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[3]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[1]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
; 0.347 ; NLP_GEN:inst8|r_delay_counter[16] ; NLP_GEN:inst8|r_nlp_int           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.468      ;
; 0.396 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[1]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.516      ;
; 0.453 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; NLP_GEN:inst8|r_delay_counter[14] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[3]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.463 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[2]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; NLP_GEN:inst8|r_delay_counter[15] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[3]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.589      ;
; 0.516 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; NLP_GEN:inst8|r_delay_counter[14] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.641      ;
; 0.529 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; NLP_GEN:inst8|r_delay_counter[13] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.655      ;
; 0.548 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[2]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.668      ;
; 0.551 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[3]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.671      ;
; 0.582 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; NLP_GEN:inst8|r_delay_counter[12] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.707      ;
; 0.595 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[6]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.716      ;
; 0.595 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; NLP_GEN:inst8|r_delay_counter[11] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.718      ;
; 0.598 ; NLP_GEN:inst8|r_delay_counter[1]  ; NLP_GEN:inst8|r_delay_counter[7]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; NLP_GEN:inst8|r_delay_counter[7]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; NLP_GEN:inst8|r_delay_counter[5]  ; NLP_GEN:inst8|r_delay_counter[11] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; NLP_GEN:inst8|r_delay_counter[3]  ; NLP_GEN:inst8|r_delay_counter[9]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; NLP_GEN:inst8|r_delay_counter[9]  ; NLP_GEN:inst8|r_delay_counter[15] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.720      ;
; 0.614 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[4]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.734      ;
; 0.617 ; NLP_GEN:inst8|r_delay_counter[0]  ; NLP_GEN:inst8|r_delay_counter[5]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.737      ;
; 0.648 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.769      ;
; 0.648 ; NLP_GEN:inst8|r_delay_counter[4]  ; NLP_GEN:inst8|r_delay_counter[10] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.769      ;
; 0.648 ; NLP_GEN:inst8|r_delay_counter[2]  ; NLP_GEN:inst8|r_delay_counter[8]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.769      ;
; 0.649 ; NLP_GEN:inst8|r_delay_counter[8]  ; NLP_GEN:inst8|r_delay_counter[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; NLP_GEN:inst8|r_delay_counter[10] ; NLP_GEN:inst8|r_delay_counter[16] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.770      ;
; 0.651 ; NLP_GEN:inst8|r_delay_counter[6]  ; NLP_GEN:inst8|r_delay_counter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.772      ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 49.062 ; 0.193 ; N/A      ; N/A     ; 9.423               ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 49.062 ; 0.193 ; N/A      ; N/A     ; 24.718              ;
;  inst|altpll_component|auto_generated|pll1|clk[2] ; 96.782 ; 0.194 ; N/A      ; N/A     ; 49.715              ;
;  main_clk                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  main_clk                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_CLK_20M  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_PLL_LOCK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_CLK_10M  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX_P     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX_P     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_CLK_50M  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_NLP      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_MNC      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ETH0_RX_P               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH0_RX_N               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH1_RX_P               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH1_RX_N               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY1                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MAIN_CLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TEST_CLK_20M  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; TEST_PLL_LOCK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; TEST_CLK_10M  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_TX_P     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_TX_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH0_TX_P     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH0_TX_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TEST_CLK_50M  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; TEST_NLP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; TEST_MNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TEST_CLK_20M  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; TEST_PLL_LOCK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; TEST_CLK_10M  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_TX_P     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_TX_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH0_TX_P     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH0_TX_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TEST_CLK_50M  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; TEST_NLP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; TEST_MNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TEST_CLK_20M  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; TEST_PLL_LOCK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TEST_CLK_10M  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_TX_P     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_TX_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH0_TX_P     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH0_TX_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TEST_CLK_50M  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TEST_NLP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TEST_MNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 171      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 171      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; MAIN_CLK                                         ; main_clk                                         ; Base      ; Constrained ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST_CLK_10M ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST_CLK_20M ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST_CLK_50M ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST_MNC     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST_NLP     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST_CLK_10M ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST_CLK_20M ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST_CLK_50M ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST_MNC     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST_NLP     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Tue Aug 26 22:45:39 2025
Info: Command: quartus_sta FPGACode -c FPGACode
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'timings.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[1]} {inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[2]} {inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 49.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.062               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    96.782               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.464               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.465               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.858               0.000 main_clk 
    Info (332119):    24.718               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.718               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 49.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.160               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    97.090               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.416               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.417               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.855               0.000 main_clk 
    Info (332119):    24.718               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.715               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 49.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.591               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    98.628               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.193               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.194               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 main_clk 
    Info (332119):    24.797               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.798               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Tue Aug 26 22:45:40 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


