{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 02 01:53:59 2010 " "Info: Processing started: Thu Sep 02 01:53:59 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LTM_spi -c LTM_spi " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LTM_spi -c LTM_spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LTM_timing_control LTM_timing_control.v(13) " "Warning (10238): Verilog Module Declaration warning at LTM_timing_control.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LTM_timing_control\"" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 13 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltm_timing_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ltm_timing_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LTM_timing_control " "Info: Found entity 1: LTM_timing_control" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 block_generator " "Info: Found entity 1: block_generator" {  } { { "block_generator.v" "" { Text "D:/DE2_115/lyp/LTM_spi/block_generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LTM_SCEN ltm_scen ltm_spi.v(64) " "Info (10281): Verilog HDL Declaration information at ltm_spi.v(64): object \"LTM_SCEN\" differs only in case from object \"ltm_scen\" in the same scope" {  } { { "ltm_spi.v" "" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LTM_SDA ltm_sda ltm_spi.v(65) " "Info (10281): Verilog HDL Declaration information at ltm_spi.v(65): object \"LTM_SDA\" differs only in case from object \"ltm_sda\" in the same scope" {  } { { "ltm_spi.v" "" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LTM_B ltm_b ltm_spi.v(57) " "Info (10281): Verilog HDL Declaration information at ltm_spi.v(57): object \"LTM_B\" differs only in case from object \"ltm_b\" in the same scope" {  } { { "ltm_spi.v" "" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LTM_G ltm_g ltm_spi.v(59) " "Info (10281): Verilog HDL Declaration information at ltm_spi.v(59): object \"LTM_G\" differs only in case from object \"ltm_g\" in the same scope" {  } { { "ltm_spi.v" "" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LTM_R ltm_r ltm_spi.v(63) " "Info (10281): Verilog HDL Declaration information at ltm_spi.v(63): object \"LTM_R\" differs only in case from object \"ltm_r\" in the same scope" {  } { { "ltm_spi.v" "" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LTM_VD ltm_vd ltm_spi.v(66) " "Info (10281): Verilog HDL Declaration information at ltm_spi.v(66): object \"LTM_VD\" differs only in case from object \"ltm_vd\" in the same scope" {  } { { "ltm_spi.v" "" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LTM_HD ltm_hd ltm_spi.v(61) " "Info (10281): Verilog HDL Declaration information at ltm_spi.v(61): object \"LTM_HD\" differs only in case from object \"ltm_hd\" in the same scope" {  } { { "ltm_spi.v" "" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LTM_DEN ltm_den ltm_spi.v(58) " "Info (10281): Verilog HDL Declaration information at ltm_spi.v(58): object \"LTM_DEN\" differs only in case from object \"ltm_den\" in the same scope" {  } { { "ltm_spi.v" "" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ltm_spi.v 1 1 " "Warning: Using design file ltm_spi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LTM_spi " "Info: Found entity 1: LTM_spi" {  } { { "ltm_spi.v" "" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LTM_spi " "Info: Elaborating entity \"LTM_spi\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ltm_spi.v(118) " "Warning (10230): Verilog HDL assignment warning at ltm_spi.v(118): truncated value with size 32 to match size of target (16)" {  } { { "ltm_spi.v" "" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LTM_ADC_DIN ltm_spi.v(54) " "Warning (10034): Output port \"LTM_ADC_DIN\" at ltm_spi.v(54) has no driver" {  } { { "ltm_spi.v" "" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_generator block_generator:pp_inst " "Info: Elaborating entity \"block_generator\" for hierarchy \"block_generator:pp_inst\"" {  } { { "ltm_spi.v" "pp_inst" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 block_generator.v(32) " "Warning (10230): Verilog HDL assignment warning at block_generator.v(32): truncated value with size 32 to match size of target (9)" {  } { { "block_generator.v" "" { Text "D:/DE2_115/lyp/LTM_spi/block_generator.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 block_generator.v(33) " "Warning (10230): Verilog HDL assignment warning at block_generator.v(33): truncated value with size 32 to match size of target (9)" {  } { { "block_generator.v" "" { Text "D:/DE2_115/lyp/LTM_spi/block_generator.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LTM_timing_control LTM_timing_control:b2v_inst12 " "Info: Elaborating entity \"LTM_timing_control\" for hierarchy \"LTM_timing_control:b2v_inst12\"" {  } { { "ltm_spi.v" "b2v_inst12" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mden LTM_timing_control.v(54) " "Warning (10036): Verilog HDL or VHDL warning at LTM_timing_control.v(54): object \"mden\" assigned a value but never read" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mblue LTM_timing_control.v(143) " "Warning (10240): Verilog HDL Always Construct warning at LTM_timing_control.v(143): inferring latch(es) for variable \"mblue\", which holds its previous value in one or more paths through the always construct" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LTM_timing_control.v(188) " "Warning (10230): Verilog HDL assignment warning at LTM_timing_control.v(188): truncated value with size 32 to match size of target (11)" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LTM_timing_control.v(189) " "Warning (10230): Verilog HDL assignment warning at LTM_timing_control.v(189): truncated value with size 32 to match size of target (11)" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 LTM_timing_control.v(190) " "Warning (10230): Verilog HDL assignment warning at LTM_timing_control.v(190): truncated value with size 32 to match size of target (20)" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[0\] LTM_timing_control.v(167) " "Info (10041): Inferred latch for \"mblue\[0\]\" at LTM_timing_control.v(167)" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[1\] LTM_timing_control.v(167) " "Info (10041): Inferred latch for \"mblue\[1\]\" at LTM_timing_control.v(167)" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[2\] LTM_timing_control.v(167) " "Info (10041): Inferred latch for \"mblue\[2\]\" at LTM_timing_control.v(167)" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[3\] LTM_timing_control.v(167) " "Info (10041): Inferred latch for \"mblue\[3\]\" at LTM_timing_control.v(167)" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[4\] LTM_timing_control.v(167) " "Info (10041): Inferred latch for \"mblue\[4\]\" at LTM_timing_control.v(167)" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[5\] LTM_timing_control.v(167) " "Info (10041): Inferred latch for \"mblue\[5\]\" at LTM_timing_control.v(167)" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[6\] LTM_timing_control.v(167) " "Info (10041): Inferred latch for \"mblue\[6\]\" at LTM_timing_control.v(167)" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[7\] LTM_timing_control.v(167) " "Info (10041): Inferred latch for \"mblue\[7\]\" at LTM_timing_control.v(167)" {  } { { "LTM_timing_control.v" "" { Text "D:/DE2_115/lyp/LTM_spi/LTM_timing_control.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "spi0 spi_write " "Error: Node instance \"spi0\" instantiates undefined entity \"spi_write\"" {  } { { "ltm_spi.v" "spi0" { Text "D:/DE2_115/lyp/LTM_spi/ltm_spi.v" 128 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DE2_115/lyp/LTM_spi/LTM_spi.map.smsg " "Info: Generated suppressed messages file D:/DE2_115/lyp/LTM_spi/LTM_spi.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Error: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 02 01:54:00 2010 " "Error: Processing ended: Thu Sep 02 01:54:00 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
