

================================================================
== Vitis HLS Report for 'Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3'
================================================================
* Date:           Thu Oct  2 21:25:46 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_V_CACHE_VITIS_LOOP_131_3  |        ?|        ?|        14|          1|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 17 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 18 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%value_cache_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %value_cache_load"   --->   Operation 20 'read' 'value_cache_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln125_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %sext_ln125"   --->   Operation 21 'read' 'sext_ln125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_46_read = read i39 @_ssdm_op_Read.ap_auto.i39, i39 %tmp_46"   --->   Operation 22 'read' 'tmp_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln125_cast = sext i33 %sext_ln125_read"   --->   Operation 23 'sext' 'sext_ln125_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_58, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i39 %tmp_46_read" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 25 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln0 = store i70 0, i70 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln130 = store i64 0, i64 %t" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 27 'store' 'store_ln130' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.36ns)   --->   "%store_ln131 = store i7 0, i7 %i_8" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 28 'store' 'store_ln131' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc168.i.i.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i70 %indvar_flatten" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.05ns)   --->   "%add_ln130_2 = add i70 %indvar_flatten_load, i70 1" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 31 'add' 'add_ln130_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.75ns)   --->   "%icmp_ln130 = icmp_eq  i70 %indvar_flatten_load, i70 %sext_ln69" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 32 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.75> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.inc171.i.i.i, void %for.inc206.i.i.i.preheader.exitStub" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 33 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln130 = store i70 %add_ln130_2, i70 %indvar_flatten" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 34 'store' 'store_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.64>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_8_load = load i7 %i_8" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 35 'load' 'i_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%t_load = load i64 %t" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 36 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.57ns)   --->   "%icmp_ln131 = icmp_eq  i7 %i_8_load, i7 64" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 37 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.57> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.34ns)   --->   "%select_ln130 = select i1 %icmp_ln131, i7 0, i7 %i_8_load" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 38 'select' 'select_ln130' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.01ns)   --->   "%add_ln130_3 = add i64 %t_load, i64 1" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 39 'add' 'add_ln130_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.42ns)   --->   "%select_ln130_1 = select i1 %icmp_ln131, i64 %add_ln130_3, i64 %t_load" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 40 'select' 'select_ln130_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.57ns)   --->   "%first_iter_0 = icmp_eq  i7 %select_ln130, i7 0" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 41 'icmp' 'first_iter_0' <Predicate = true> <Delay = 0.57> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i64 %select_ln130_1" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 42 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i52.i10, i52 %trunc_ln130, i10 0" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 43 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i64 %select_ln130_1" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 44 'trunc' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i54.i8, i54 %trunc_ln130_1, i8 0" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 45 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln130 = sub i62 %p_shl, i62 %p_shl9" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 46 'sub' 'sub_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln130 = add i62 %sub_ln130, i62 %sext_ln125_cast" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 47 'add' 'add_ln130' <Predicate = true> <Delay = 1.20> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %first_iter_0, void %for.inc168.split.i.i.i, void %for.first.iter.for.inc168.i.i.i" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 48 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i7 %select_ln130" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 49 'trunc' 'trunc_ln131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln130, i32 3, i32 5" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 50 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i64 %select_ln130_1" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 51 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.36ns)   --->   "%switch_ln133 = switch i3 %trunc_ln131, void %arrayidx167.case.7.i.i.i, i3 0, void %arrayidx167.case.0.i.i.i, i3 1, void %arrayidx167.case.1.i.i.i, i3 2, void %arrayidx167.case.2.i.i.i, i3 3, void %arrayidx167.case.3.i.i.i, i3 4, void %arrayidx167.case.4.i.i.i, i3 5, void %arrayidx167.case.5.i.i.i, i3 6, void %arrayidx167.case.6.i.i.i" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 52 'switch' 'switch_ln133' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 53 [1/1] (0.66ns)   --->   "%add_ln131 = add i7 %select_ln130, i7 1" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 53 'add' 'add_ln131' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln130 = store i64 %select_ln130_1, i64 %t" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 54 'store' 'store_ln130' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 55 [1/1] (0.36ns)   --->   "%store_ln131 = store i7 %add_ln131, i7 %i_8" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 55 'store' 'store_ln131' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.inc168.i.i.i" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 56 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.09>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_V_CACHE_VITIS_LOOP_131_3_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln130, i2 0" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 58 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.01ns)   --->   "%add_ln130_1 = add i64 %value_cache_load_read, i64 %shl_ln2" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 59 'add' 'add_ln130_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln130_1, i32 2, i32 63" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 60 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i62 %trunc_ln" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 61 'sext' 'sext_ln131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln131" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 62 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem3_addr"   --->   Operation 63 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 64"   --->   Operation 64 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_4 : Operation 65 [11/11] (1.08ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 65 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 66 [10/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 66 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 67 [9/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 67 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 68 [8/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 68 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 69 [7/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 69 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 70 [6/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 70 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 71 [5/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 71 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 72 [4/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 72 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 73 [3/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 73 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 74 [2/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 74 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.08>
ST_14 : Operation 75 [1/11] (1.08ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 75 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.inc168.split.i.i.i" [kernel_MHSA.cpp:131->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 76 'br' 'br_ln131' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = (icmp_ln130)> <Delay = 0.28>

State 15 <SV = 14> <Delay = 1.83>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MHSA.cpp:132->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 77 'specpipeline' 'specpipeline_ln132' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_gmem3_addr_read = muxlogic"   --->   Operation 78 'muxlogic' 'muxLogicAXIMCE_to_gmem3_addr_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (1.08ns)   --->   "%gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 79 'read' 'gmem3_addr_read' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln133 = bitcast i32 %gmem3_addr_read" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 80 'bitcast' 'bitcast_ln133' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln133, i3 %lshr_ln7" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 81 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i12 %or_ln" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 82 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%v_cache_local_0_i_i_addr = getelementptr i32 %v_cache_local_0_i_i, i64 0, i64 %zext_ln133" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 83 'getelementptr' 'v_cache_local_0_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%v_cache_local_1_i_i_addr = getelementptr i32 %v_cache_local_1_i_i, i64 0, i64 %zext_ln133" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 84 'getelementptr' 'v_cache_local_1_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%v_cache_local_2_i_i_addr = getelementptr i32 %v_cache_local_2_i_i, i64 0, i64 %zext_ln133" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 85 'getelementptr' 'v_cache_local_2_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%v_cache_local_3_i_i_addr = getelementptr i32 %v_cache_local_3_i_i, i64 0, i64 %zext_ln133" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 86 'getelementptr' 'v_cache_local_3_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%v_cache_local_4_i_i_addr = getelementptr i32 %v_cache_local_4_i_i, i64 0, i64 %zext_ln133" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 87 'getelementptr' 'v_cache_local_4_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%v_cache_local_5_i_i_addr = getelementptr i32 %v_cache_local_5_i_i, i64 0, i64 %zext_ln133" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 88 'getelementptr' 'v_cache_local_5_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%v_cache_local_6_i_i_addr = getelementptr i32 %v_cache_local_6_i_i, i64 0, i64 %zext_ln133" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 89 'getelementptr' 'v_cache_local_6_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%v_cache_local_7_i_i_addr = getelementptr i32 %v_cache_local_7_i_i, i64 0, i64 %zext_ln133" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 90 'getelementptr' 'v_cache_local_7_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln133 = muxlogic i32 %bitcast_ln133"   --->   Operation 91 'muxlogic' 'muxLogicRAMData_to_store_ln133' <Predicate = (trunc_ln131 == 6)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln133 = muxlogic i12 %v_cache_local_6_i_i_addr"   --->   Operation 92 'muxlogic' 'muxLogicRAMAddr_to_store_ln133' <Predicate = (trunc_ln131 == 6)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln133 = store i32 %bitcast_ln133, i12 %v_cache_local_6_i_i_addr" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 93 'store' 'store_ln133' <Predicate = (trunc_ln131 == 6)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx167.exit.i.i.i" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 94 'br' 'br_ln133' <Predicate = (trunc_ln131 == 6)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln133 = muxlogic i32 %bitcast_ln133"   --->   Operation 95 'muxlogic' 'muxLogicRAMData_to_store_ln133' <Predicate = (trunc_ln131 == 5)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln133 = muxlogic i12 %v_cache_local_5_i_i_addr"   --->   Operation 96 'muxlogic' 'muxLogicRAMAddr_to_store_ln133' <Predicate = (trunc_ln131 == 5)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln133 = store i32 %bitcast_ln133, i12 %v_cache_local_5_i_i_addr" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 97 'store' 'store_ln133' <Predicate = (trunc_ln131 == 5)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx167.exit.i.i.i" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 98 'br' 'br_ln133' <Predicate = (trunc_ln131 == 5)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln133 = muxlogic i32 %bitcast_ln133"   --->   Operation 99 'muxlogic' 'muxLogicRAMData_to_store_ln133' <Predicate = (trunc_ln131 == 4)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln133 = muxlogic i12 %v_cache_local_4_i_i_addr"   --->   Operation 100 'muxlogic' 'muxLogicRAMAddr_to_store_ln133' <Predicate = (trunc_ln131 == 4)> <Delay = 0.00>
ST_15 : Operation 101 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln133 = store i32 %bitcast_ln133, i12 %v_cache_local_4_i_i_addr" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 101 'store' 'store_ln133' <Predicate = (trunc_ln131 == 4)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx167.exit.i.i.i" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 102 'br' 'br_ln133' <Predicate = (trunc_ln131 == 4)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln133 = muxlogic i32 %bitcast_ln133"   --->   Operation 103 'muxlogic' 'muxLogicRAMData_to_store_ln133' <Predicate = (trunc_ln131 == 3)> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln133 = muxlogic i12 %v_cache_local_3_i_i_addr"   --->   Operation 104 'muxlogic' 'muxLogicRAMAddr_to_store_ln133' <Predicate = (trunc_ln131 == 3)> <Delay = 0.00>
ST_15 : Operation 105 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln133 = store i32 %bitcast_ln133, i12 %v_cache_local_3_i_i_addr" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 105 'store' 'store_ln133' <Predicate = (trunc_ln131 == 3)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx167.exit.i.i.i" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 106 'br' 'br_ln133' <Predicate = (trunc_ln131 == 3)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln133 = muxlogic i32 %bitcast_ln133"   --->   Operation 107 'muxlogic' 'muxLogicRAMData_to_store_ln133' <Predicate = (trunc_ln131 == 2)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln133 = muxlogic i12 %v_cache_local_2_i_i_addr"   --->   Operation 108 'muxlogic' 'muxLogicRAMAddr_to_store_ln133' <Predicate = (trunc_ln131 == 2)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln133 = store i32 %bitcast_ln133, i12 %v_cache_local_2_i_i_addr" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 109 'store' 'store_ln133' <Predicate = (trunc_ln131 == 2)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx167.exit.i.i.i" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 110 'br' 'br_ln133' <Predicate = (trunc_ln131 == 2)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln133 = muxlogic i32 %bitcast_ln133"   --->   Operation 111 'muxlogic' 'muxLogicRAMData_to_store_ln133' <Predicate = (trunc_ln131 == 1)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln133 = muxlogic i12 %v_cache_local_1_i_i_addr"   --->   Operation 112 'muxlogic' 'muxLogicRAMAddr_to_store_ln133' <Predicate = (trunc_ln131 == 1)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln133 = store i32 %bitcast_ln133, i12 %v_cache_local_1_i_i_addr" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 113 'store' 'store_ln133' <Predicate = (trunc_ln131 == 1)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx167.exit.i.i.i" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 114 'br' 'br_ln133' <Predicate = (trunc_ln131 == 1)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln133 = muxlogic i32 %bitcast_ln133"   --->   Operation 115 'muxlogic' 'muxLogicRAMData_to_store_ln133' <Predicate = (trunc_ln131 == 0)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln133 = muxlogic i12 %v_cache_local_0_i_i_addr"   --->   Operation 116 'muxlogic' 'muxLogicRAMAddr_to_store_ln133' <Predicate = (trunc_ln131 == 0)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln133 = store i32 %bitcast_ln133, i12 %v_cache_local_0_i_i_addr" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 117 'store' 'store_ln133' <Predicate = (trunc_ln131 == 0)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx167.exit.i.i.i" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 118 'br' 'br_ln133' <Predicate = (trunc_ln131 == 0)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln133 = muxlogic i32 %bitcast_ln133"   --->   Operation 119 'muxlogic' 'muxLogicRAMData_to_store_ln133' <Predicate = (trunc_ln131 == 7)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln133 = muxlogic i12 %v_cache_local_7_i_i_addr"   --->   Operation 120 'muxlogic' 'muxLogicRAMAddr_to_store_ln133' <Predicate = (trunc_ln131 == 7)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] ( I:0.75ns O:0.75ns ) (share mux size 2)   --->   "%store_ln133 = store i32 %bitcast_ln133, i12 %v_cache_local_7_i_i_addr" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 121 'store' 'store_ln133' <Predicate = (trunc_ln131 == 7)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx167.exit.i.i.i" [kernel_MHSA.cpp:133->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 122 'br' 'br_ln133' <Predicate = (trunc_ln131 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_cache_local_7_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_6_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_5_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_4_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_3_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_2_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_1_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_cache_local_0_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sext_ln125]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ value_cache_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_8                               (alloca        ) [ 0111000000000000]
t                                 (alloca        ) [ 0111000000000000]
indvar_flatten                    (alloca        ) [ 0110000000000000]
value_cache_load_read             (read          ) [ 0111100000000000]
sext_ln125_read                   (read          ) [ 0000000000000000]
tmp_46_read                       (read          ) [ 0000000000000000]
sext_ln125_cast                   (sext          ) [ 0111000000000000]
specinterface_ln0                 (specinterface ) [ 0000000000000000]
sext_ln69                         (sext          ) [ 0110000000000000]
store_ln0                         (store         ) [ 0000000000000000]
store_ln130                       (store         ) [ 0000000000000000]
store_ln131                       (store         ) [ 0000000000000000]
br_ln0                            (br            ) [ 0000000000000000]
indvar_flatten_load               (load          ) [ 0000000000000000]
add_ln130_2                       (add           ) [ 0000000000000000]
icmp_ln130                        (icmp          ) [ 0111111111111110]
br_ln130                          (br            ) [ 0000000000000000]
store_ln130                       (store         ) [ 0000000000000000]
i_8_load                          (load          ) [ 0000000000000000]
t_load                            (load          ) [ 0000000000000000]
icmp_ln131                        (icmp          ) [ 0000000000000000]
select_ln130                      (select        ) [ 0000000000000000]
add_ln130_3                       (add           ) [ 0000000000000000]
select_ln130_1                    (select        ) [ 0000000000000000]
first_iter_0                      (icmp          ) [ 0100111111111110]
trunc_ln130                       (trunc         ) [ 0000000000000000]
p_shl                             (bitconcatenate) [ 0000000000000000]
trunc_ln130_1                     (trunc         ) [ 0000000000000000]
p_shl9                            (bitconcatenate) [ 0000000000000000]
sub_ln130                         (sub           ) [ 0000000000000000]
add_ln130                         (add           ) [ 0100100000000000]
br_ln131                          (br            ) [ 0000000000000000]
trunc_ln131                       (trunc         ) [ 0100111111111111]
lshr_ln7                          (partselect    ) [ 0100111111111111]
trunc_ln133                       (trunc         ) [ 0100111111111111]
switch_ln133                      (switch        ) [ 0000000000000000]
add_ln131                         (add           ) [ 0000000000000000]
store_ln130                       (store         ) [ 0000000000000000]
store_ln131                       (store         ) [ 0000000000000000]
br_ln131                          (br            ) [ 0000000000000000]
specloopname_ln0                  (specloopname  ) [ 0000000000000000]
shl_ln2                           (bitconcatenate) [ 0000000000000000]
add_ln130_1                       (add           ) [ 0000000000000000]
trunc_ln                          (partselect    ) [ 0000000000000000]
sext_ln131                        (sext          ) [ 0000000000000000]
gmem3_addr                        (getelementptr ) [ 0100011111111111]
muxLogicAXIMAddr_to_empty         (muxlogic      ) [ 0000000000000000]
muxLogicAXIMBurst_to_empty        (muxlogic      ) [ 0000000000000000]
empty                             (readreq       ) [ 0000000000000000]
br_ln131                          (br            ) [ 0000000000000000]
specpipeline_ln132                (specpipeline  ) [ 0000000000000000]
muxLogicAXIMCE_to_gmem3_addr_read (muxlogic      ) [ 0000000000000000]
gmem3_addr_read                   (read          ) [ 0000000000000000]
bitcast_ln133                     (bitcast       ) [ 0000000000000000]
or_ln                             (bitconcatenate) [ 0000000000000000]
zext_ln133                        (zext          ) [ 0000000000000000]
v_cache_local_0_i_i_addr          (getelementptr ) [ 0000000000000000]
v_cache_local_1_i_i_addr          (getelementptr ) [ 0000000000000000]
v_cache_local_2_i_i_addr          (getelementptr ) [ 0000000000000000]
v_cache_local_3_i_i_addr          (getelementptr ) [ 0000000000000000]
v_cache_local_4_i_i_addr          (getelementptr ) [ 0000000000000000]
v_cache_local_5_i_i_addr          (getelementptr ) [ 0000000000000000]
v_cache_local_6_i_i_addr          (getelementptr ) [ 0000000000000000]
v_cache_local_7_i_i_addr          (getelementptr ) [ 0000000000000000]
muxLogicRAMData_to_store_ln133    (muxlogic      ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln133    (muxlogic      ) [ 0000000000000000]
store_ln133                       (store         ) [ 0000000000000000]
br_ln133                          (br            ) [ 0000000000000000]
muxLogicRAMData_to_store_ln133    (muxlogic      ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln133    (muxlogic      ) [ 0000000000000000]
store_ln133                       (store         ) [ 0000000000000000]
br_ln133                          (br            ) [ 0000000000000000]
muxLogicRAMData_to_store_ln133    (muxlogic      ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln133    (muxlogic      ) [ 0000000000000000]
store_ln133                       (store         ) [ 0000000000000000]
br_ln133                          (br            ) [ 0000000000000000]
muxLogicRAMData_to_store_ln133    (muxlogic      ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln133    (muxlogic      ) [ 0000000000000000]
store_ln133                       (store         ) [ 0000000000000000]
br_ln133                          (br            ) [ 0000000000000000]
muxLogicRAMData_to_store_ln133    (muxlogic      ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln133    (muxlogic      ) [ 0000000000000000]
store_ln133                       (store         ) [ 0000000000000000]
br_ln133                          (br            ) [ 0000000000000000]
muxLogicRAMData_to_store_ln133    (muxlogic      ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln133    (muxlogic      ) [ 0000000000000000]
store_ln133                       (store         ) [ 0000000000000000]
br_ln133                          (br            ) [ 0000000000000000]
muxLogicRAMData_to_store_ln133    (muxlogic      ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln133    (muxlogic      ) [ 0000000000000000]
store_ln133                       (store         ) [ 0000000000000000]
br_ln133                          (br            ) [ 0000000000000000]
muxLogicRAMData_to_store_ln133    (muxlogic      ) [ 0000000000000000]
muxLogicRAMAddr_to_store_ln133    (muxlogic      ) [ 0000000000000000]
store_ln133                       (store         ) [ 0000000000000000]
br_ln133                          (br            ) [ 0000000000000000]
ret_ln0                           (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_46">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_46"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_cache_local_7_i_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_7_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_cache_local_6_i_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_6_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v_cache_local_5_i_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_5_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v_cache_local_4_i_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_4_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_cache_local_3_i_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_3_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_cache_local_2_i_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_2_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_cache_local_1_i_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_1_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v_cache_local_0_i_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_local_0_i_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sext_ln125">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln125"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="value_cache_load">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_cache_load"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="gmem3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i39"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i52.i10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i54.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOAD_V_CACHE_VITIS_LOOP_131_3_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="i_8_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="t_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="value_cache_load_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_cache_load_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln125_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="33" slack="0"/>
<pin id="136" dir="0" index="1" bw="33" slack="0"/>
<pin id="137" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln125_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_46_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="39" slack="0"/>
<pin id="142" dir="0" index="1" bw="39" slack="0"/>
<pin id="143" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_46_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="v_cache_local_0_i_i_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="12" slack="0"/>
<pin id="150" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_0_i_i_addr/15 "/>
</bind>
</comp>

<comp id="153" class="1004" name="v_cache_local_1_i_i_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="12" slack="0"/>
<pin id="157" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_1_i_i_addr/15 "/>
</bind>
</comp>

<comp id="160" class="1004" name="v_cache_local_2_i_i_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="12" slack="0"/>
<pin id="164" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_2_i_i_addr/15 "/>
</bind>
</comp>

<comp id="167" class="1004" name="v_cache_local_3_i_i_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="12" slack="0"/>
<pin id="171" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_3_i_i_addr/15 "/>
</bind>
</comp>

<comp id="174" class="1004" name="v_cache_local_4_i_i_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="12" slack="0"/>
<pin id="178" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_4_i_i_addr/15 "/>
</bind>
</comp>

<comp id="181" class="1004" name="v_cache_local_5_i_i_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="12" slack="0"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_5_i_i_addr/15 "/>
</bind>
</comp>

<comp id="188" class="1004" name="v_cache_local_6_i_i_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="12" slack="0"/>
<pin id="192" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_6_i_i_addr/15 "/>
</bind>
</comp>

<comp id="195" class="1004" name="v_cache_local_7_i_i_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="12" slack="0"/>
<pin id="199" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_local_7_i_i_addr/15 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln133_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/15 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln133_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/15 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln133_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/15 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln133_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/15 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln133_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/15 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln133_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/15 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln133_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln133_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/15 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_readreq_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="gmem3_addr_read_read_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="11"/>
<pin id="260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem3_addr_read/15 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln133/15 muxLogicRAMData_to_store_ln133/15 muxLogicRAMData_to_store_ln133/15 muxLogicRAMData_to_store_ln133/15 muxLogicRAMData_to_store_ln133/15 muxLogicRAMData_to_store_ln133/15 muxLogicRAMData_to_store_ln133/15 muxLogicRAMData_to_store_ln133/15 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln125_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="33" slack="0"/>
<pin id="267" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln125_cast/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln69_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="39" slack="0"/>
<pin id="271" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln0_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="70" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln130_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln131_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="7" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="indvar_flatten_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="70" slack="1"/>
<pin id="290" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln130_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="70" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_2/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln130_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="70" slack="0"/>
<pin id="299" dir="0" index="1" bw="39" slack="1"/>
<pin id="300" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln130_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="70" slack="0"/>
<pin id="304" dir="0" index="1" bw="70" slack="1"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="i_8_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="2"/>
<pin id="309" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8_load/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="t_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="2"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln131_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="7" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln130_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="7" slack="0"/>
<pin id="323" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln130/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln130_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_3/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln130_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="0" index="2" bw="64" slack="0"/>
<pin id="337" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln130_1/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="first_iter_0_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_0/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln130_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_shl_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="62" slack="0"/>
<pin id="353" dir="0" index="1" bw="52" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln130_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130_1/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_shl9_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="62" slack="0"/>
<pin id="365" dir="0" index="1" bw="54" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sub_ln130_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="62" slack="0"/>
<pin id="373" dir="0" index="1" bw="62" slack="0"/>
<pin id="374" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln130/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln130_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="62" slack="0"/>
<pin id="379" dir="0" index="1" bw="33" slack="2"/>
<pin id="380" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln131_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln131/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="lshr_ln7_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="7" slack="0"/>
<pin id="389" dir="0" index="2" bw="3" slack="0"/>
<pin id="390" dir="0" index="3" bw="4" slack="0"/>
<pin id="391" dir="1" index="4" bw="3" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln133_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="1" index="1" bw="9" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="switch_ln133_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="0" index="3" bw="3" slack="0"/>
<pin id="405" dir="0" index="4" bw="3" slack="0"/>
<pin id="406" dir="0" index="5" bw="3" slack="0"/>
<pin id="407" dir="0" index="6" bw="3" slack="0"/>
<pin id="408" dir="0" index="7" bw="2" slack="0"/>
<pin id="409" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln133/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln131_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln130_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="2"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln131_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="0"/>
<pin id="431" dir="0" index="1" bw="7" slack="2"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="shl_ln2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="62" slack="1"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln130_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="3"/>
<pin id="443" dir="0" index="1" bw="64" slack="0"/>
<pin id="444" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_1/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="62" slack="0"/>
<pin id="448" dir="0" index="1" bw="64" slack="0"/>
<pin id="449" dir="0" index="2" bw="3" slack="0"/>
<pin id="450" dir="0" index="3" bw="7" slack="0"/>
<pin id="451" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln131_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="62" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln131/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="gmem3_addr_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="62" slack="0"/>
<pin id="463" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="muxLogicAXIMAddr_to_empty_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_empty/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="muxLogicAXIMBurst_to_empty_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_empty/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="muxLogicAXIMCE_to_gmem3_addr_read_fu_475">
<pin_list>
<pin id="476" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem3_addr_read/15 "/>
</bind>
</comp>

<comp id="477" class="1004" name="bitcast_ln133_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln133/15 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="0"/>
<pin id="492" dir="0" index="1" bw="9" slack="12"/>
<pin id="493" dir="0" index="2" bw="3" slack="12"/>
<pin id="494" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/15 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln133_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/15 "/>
</bind>
</comp>

<comp id="508" class="1004" name="muxLogicRAMAddr_to_store_ln133_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="12" slack="0"/>
<pin id="510" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln133/15 "/>
</bind>
</comp>

<comp id="512" class="1004" name="muxLogicRAMAddr_to_store_ln133_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="0"/>
<pin id="514" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln133/15 "/>
</bind>
</comp>

<comp id="516" class="1004" name="muxLogicRAMAddr_to_store_ln133_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="0"/>
<pin id="518" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln133/15 "/>
</bind>
</comp>

<comp id="520" class="1004" name="muxLogicRAMAddr_to_store_ln133_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="0"/>
<pin id="522" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln133/15 "/>
</bind>
</comp>

<comp id="524" class="1004" name="muxLogicRAMAddr_to_store_ln133_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="12" slack="0"/>
<pin id="526" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln133/15 "/>
</bind>
</comp>

<comp id="528" class="1004" name="muxLogicRAMAddr_to_store_ln133_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="0"/>
<pin id="530" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln133/15 "/>
</bind>
</comp>

<comp id="532" class="1004" name="muxLogicRAMAddr_to_store_ln133_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="12" slack="0"/>
<pin id="534" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln133/15 "/>
</bind>
</comp>

<comp id="536" class="1004" name="muxLogicRAMAddr_to_store_ln133_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="0"/>
<pin id="538" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln133/15 "/>
</bind>
</comp>

<comp id="540" class="1005" name="i_8_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="547" class="1005" name="t_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="554" class="1005" name="indvar_flatten_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="70" slack="0"/>
<pin id="556" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="561" class="1005" name="value_cache_load_read_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="3"/>
<pin id="563" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="value_cache_load_read "/>
</bind>
</comp>

<comp id="566" class="1005" name="sext_ln125_cast_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="62" slack="2"/>
<pin id="568" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln125_cast "/>
</bind>
</comp>

<comp id="571" class="1005" name="sext_ln69_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="70" slack="1"/>
<pin id="573" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln69 "/>
</bind>
</comp>

<comp id="576" class="1005" name="icmp_ln130_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="12"/>
<pin id="578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln130 "/>
</bind>
</comp>

<comp id="580" class="1005" name="first_iter_0_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 "/>
</bind>
</comp>

<comp id="584" class="1005" name="add_ln130_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="62" slack="1"/>
<pin id="586" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="589" class="1005" name="trunc_ln131_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="12"/>
<pin id="591" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln131 "/>
</bind>
</comp>

<comp id="593" class="1005" name="lshr_ln7_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="12"/>
<pin id="595" dir="1" index="1" bw="3" slack="12"/>
</pin_list>
<bind>
<opset="lshr_ln7 "/>
</bind>
</comp>

<comp id="598" class="1005" name="trunc_ln133_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="12"/>
<pin id="600" dir="1" index="1" bw="9" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln133 "/>
</bind>
</comp>

<comp id="603" class="1005" name="gmem3_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="52" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="188" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="181" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="174" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="167" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="160" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="153" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="146" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="195" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="108" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="106" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="112" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="134" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="140" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="52" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="56" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="288" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="291" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="58" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="54" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="307" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="310" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="313" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="310" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="319" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="54" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="333" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="62" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="64" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="333" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="68" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="351" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="363" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="319" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="319" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="72" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="74" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="333" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="410"><net_src comp="382" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="78" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="80" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="414"><net_src comp="82" pin="0"/><net_sink comp="400" pin=4"/></net>

<net id="415"><net_src comp="84" pin="0"/><net_sink comp="400" pin=5"/></net>

<net id="416"><net_src comp="86" pin="0"/><net_sink comp="400" pin=6"/></net>

<net id="417"><net_src comp="88" pin="0"/><net_sink comp="400" pin=7"/></net>

<net id="422"><net_src comp="319" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="90" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="333" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="418" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="96" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="98" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="100" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="441" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="102" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="104" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="459"><net_src comp="446" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="22" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="466"><net_src comp="460" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="106" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="257" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="484"><net_src comp="477" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="486"><net_src comp="477" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="488"><net_src comp="477" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="489"><net_src comp="477" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="495"><net_src comp="114" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="490" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="503"><net_src comp="496" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="505"><net_src comp="496" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="507"><net_src comp="496" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="511"><net_src comp="188" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="181" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="174" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="167" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="160" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="153" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="146" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="195" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="116" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="546"><net_src comp="540" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="550"><net_src comp="120" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="553"><net_src comp="547" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="557"><net_src comp="124" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="564"><net_src comp="128" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="569"><net_src comp="265" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="574"><net_src comp="269" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="579"><net_src comp="297" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="341" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="377" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="592"><net_src comp="382" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="386" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="601"><net_src comp="396" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="606"><net_src comp="460" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="257" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_cache_local_7_i_i | {15 }
	Port: v_cache_local_6_i_i | {15 }
	Port: v_cache_local_5_i_i | {15 }
	Port: v_cache_local_4_i_i | {15 }
	Port: v_cache_local_3_i_i | {15 }
	Port: v_cache_local_2_i_i | {15 }
	Port: v_cache_local_1_i_i | {15 }
	Port: v_cache_local_0_i_i | {15 }
 - Input state : 
	Port: Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 : tmp_46 | {1 }
	Port: Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 : sext_ln125 | {1 }
	Port: Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 : value_cache_load | {1 }
	Port: Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 : gmem3 | {4 5 6 7 8 9 10 11 12 13 14 15 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln130 : 1
		store_ln131 : 1
	State 2
		add_ln130_2 : 1
		icmp_ln130 : 1
		br_ln130 : 2
		store_ln130 : 2
	State 3
		icmp_ln131 : 1
		select_ln130 : 2
		add_ln130_3 : 1
		select_ln130_1 : 2
		first_iter_0 : 3
		trunc_ln130 : 3
		p_shl : 4
		trunc_ln130_1 : 3
		p_shl9 : 4
		sub_ln130 : 5
		add_ln130 : 6
		br_ln131 : 4
		trunc_ln131 : 3
		lshr_ln7 : 3
		trunc_ln133 : 3
		switch_ln133 : 4
		add_ln131 : 3
		store_ln130 : 3
		store_ln131 : 4
	State 4
		add_ln130_1 : 1
		trunc_ln : 2
		sext_ln131 : 3
		gmem3_addr : 4
		muxLogicAXIMAddr_to_empty : 5
		empty : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		zext_ln133 : 1
		v_cache_local_0_i_i_addr : 2
		v_cache_local_1_i_i_addr : 2
		v_cache_local_2_i_i_addr : 2
		v_cache_local_3_i_i_addr : 2
		v_cache_local_4_i_i_addr : 2
		v_cache_local_5_i_i_addr : 2
		v_cache_local_6_i_i_addr : 2
		v_cache_local_7_i_i_addr : 2
		muxLogicRAMData_to_store_ln133 : 1
		muxLogicRAMAddr_to_store_ln133 : 3
		store_ln133 : 3
		muxLogicRAMData_to_store_ln133 : 1
		muxLogicRAMAddr_to_store_ln133 : 3
		store_ln133 : 3
		muxLogicRAMData_to_store_ln133 : 1
		muxLogicRAMAddr_to_store_ln133 : 3
		store_ln133 : 3
		muxLogicRAMData_to_store_ln133 : 1
		muxLogicRAMAddr_to_store_ln133 : 3
		store_ln133 : 3
		muxLogicRAMData_to_store_ln133 : 1
		muxLogicRAMAddr_to_store_ln133 : 3
		store_ln133 : 3
		muxLogicRAMData_to_store_ln133 : 1
		muxLogicRAMAddr_to_store_ln133 : 3
		store_ln133 : 3
		muxLogicRAMData_to_store_ln133 : 1
		muxLogicRAMAddr_to_store_ln133 : 3
		store_ln133 : 3
		muxLogicRAMData_to_store_ln133 : 1
		muxLogicRAMAddr_to_store_ln133 : 3
		store_ln133 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |            add_ln130_2_fu_291            |    0    |    70   |
|          |            add_ln130_3_fu_327            |    0    |    64   |
|    add   |             add_ln130_fu_377             |    0    |   125   |
|          |             add_ln131_fu_418             |    0    |    8    |
|          |            add_ln130_1_fu_441            |    0    |    64   |
|----------|------------------------------------------|---------|---------|
|    sub   |             sub_ln130_fu_371             |    0    |   125   |
|----------|------------------------------------------|---------|---------|
|  select  |            select_ln130_fu_319           |    0    |    7    |
|          |           select_ln130_1_fu_333          |    0    |    63   |
|----------|------------------------------------------|---------|---------|
|          |             icmp_ln130_fu_297            |    0    |    35   |
|   icmp   |             icmp_ln131_fu_313            |    0    |    3    |
|          |            first_iter_0_fu_341           |    0    |    3    |
|----------|------------------------------------------|---------|---------|
|          |     value_cache_load_read_read_fu_128    |    0    |    0    |
|   read   |        sext_ln125_read_read_fu_134       |    0    |    0    |
|          |          tmp_46_read_read_fu_140         |    0    |    0    |
|          |        gmem3_addr_read_read_fu_257       |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|  readreq |            grp_readreq_fu_250            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                grp_fu_262                |    0    |    0    |
|          |     muxLogicAXIMAddr_to_empty_fu_467     |    0    |    0    |
|          |     muxLogicAXIMBurst_to_empty_fu_471    |    0    |    0    |
|          | muxLogicAXIMCE_to_gmem3_addr_read_fu_475 |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln133_fu_508  |    0    |    0    |
| muxlogic |   muxLogicRAMAddr_to_store_ln133_fu_512  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln133_fu_516  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln133_fu_520  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln133_fu_524  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln133_fu_528  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln133_fu_532  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln133_fu_536  |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |          sext_ln125_cast_fu_265          |    0    |    0    |
|   sext   |             sext_ln69_fu_269             |    0    |    0    |
|          |             sext_ln131_fu_456            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            trunc_ln130_fu_347            |    0    |    0    |
|   trunc  |           trunc_ln130_1_fu_359           |    0    |    0    |
|          |            trunc_ln131_fu_382            |    0    |    0    |
|          |            trunc_ln133_fu_396            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |               p_shl_fu_351               |    0    |    0    |
|bitconcatenate|               p_shl9_fu_363              |    0    |    0    |
|          |              shl_ln2_fu_434              |    0    |    0    |
|          |               or_ln_fu_490               |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|              lshr_ln7_fu_386             |    0    |    0    |
|          |              trunc_ln_fu_446             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|  switch  |            switch_ln133_fu_400           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |             zext_ln133_fu_496            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   567   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln130_reg_584      |   62   |
|     first_iter_0_reg_580    |    1   |
|      gmem3_addr_reg_603     |   32   |
|         i_8_reg_540         |    7   |
|      icmp_ln130_reg_576     |    1   |
|    indvar_flatten_reg_554   |   70   |
|       lshr_ln7_reg_593      |    3   |
|   sext_ln125_cast_reg_566   |   62   |
|      sext_ln69_reg_571      |   70   |
|          t_reg_547          |   64   |
|     trunc_ln131_reg_589     |    3   |
|     trunc_ln133_reg_598     |    9   |
|value_cache_load_read_reg_561|   64   |
+-----------------------------+--------+
|            Total            |   448  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------|------|------|------|--------||---------||---------||---------|
| grp_readreq_fu_250 |  p1  |   2  |  32  |   64   ||    0    ||    32   |
|--------------------|------|------|------|--------||---------||---------||---------|
|        Total       |      |      |      |   64   ||  0.421  ||    0    ||    32   |
|--------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   567  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   32   |
|  Register |    -   |   448  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   448  |   599  |
+-----------+--------+--------+--------+
