/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_ae2ee3567af8443c9f2c5b6960d9c80b.v:1.2-3.12" *)
module gene_expression_module(YFP, TetR, LacI, enable);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_ae2ee3567af8443c9f2c5b6960d9c80b.v:1.61-1.65" *)
  input LacI;
  wire LacI;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_ae2ee3567af8443c9f2c5b6960d9c80b.v:1.49-1.53" *)
  input TetR;
  wire TetR;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_ae2ee3567af8443c9f2c5b6960d9c80b.v:1.38-1.41" *)
  input YFP;
  wire YFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_ae2ee3567af8443c9f2c5b6960d9c80b.v:1.74-1.80" *)
  output enable;
  wire enable;
  \$_NOT_  _2_ (
    .A(TetR),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(LacI),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(enable)
  );
endmodule
