module tb;

wire D, clk, set;
reg Q;

dff uut(.D(D), .clk(clk), .set(set), .Q(Q));

initial begin
	D = 0;
	clk = 0
end 

always begin clk = ~clk; #5 end

initial begin

	D = 0; #5
	D = 1; #5
	set = 0; #5
	set = 1; #5
$finish;
end
endmodule
