<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="../elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>ADI_1_SYNTH</TITLE>
</HEAD>
<BODY class=mmapBody><H2 class="mmapCellTitle"><A name="Top_Tag">ADI_1_SYNTH</A></H2>
<P>Instance: ADI_1_SYNTH<BR>Component: ADI_1_SYNTH<BR>Base address: 0x10000000</P>
<P>&nbsp;</P>
<P><A class="mmap_legend_link" href="../legend.html#ADI">ADI</A> for synthesizer modules (analog part). <BR>Registers Fields should be considered static unless otherwise noted (as dynamic)</P>
 
<P>&nbsp;</P>


	<H3 class="mmapRegisterSummaryTitle"><A name="ADI_1_SYNTH"></A><A href="ANATOP_MMAP.html"> TOP</A>:<B>ADI_1_SYNTH</B> Register Summary</H3>
  <TABLE class="mmapRegisterSummaryTable" cellspacing=0>
	 	<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Register Name</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol3">
	  			<P>Register Width (Bits)</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Register Reset</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Address Offset</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Physical Address</P>
	  		</TD>
	 	</TR>
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#VCOLDOCTL0">VCOLDOCTL0</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>8</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x1000 0000 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#VCOLDOCTL1">VCOLDOCTL1</A></P>
			</TD>
			<TD class="cellCol2">
				<P></P>
			</TD>
			<TD class="cellCol3">
				<P>8</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0001</P>
			</TD>
			<TD class="cellCol4">
				<P>0x1000 0001 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#VCOLDOCFG">VCOLDOCFG</A></P>
			</TD>
			<TD class="cellCol2">
				<P></P>
			</TD>
			<TD class="cellCol3">
				<P>8</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0002</P>
			</TD>
			<TD class="cellCol4">
				<P>0x1000 0002 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#SLDOCTL0">SLDOCTL0</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>8</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0003</P>
			</TD>
			<TD class="cellCol4">
				<P>0x1000 0003 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#SLDOCTL1">SLDOCTL1</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>8</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0004</P>
			</TD>
			<TD class="cellCol4">
				<P>0x1000 0004 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#SYNTHCTLINIT">SYNTHCTLINIT</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>8</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0008</P>
			</TD>
			<TD class="cellCol4">
				<P>0x1000 0008 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#ATESTCTL0">ATESTCTL0</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>8</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0009</P>
			</TD>
			<TD class="cellCol4">
				<P>0x1000 0009 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#ATESTCTL1">ATESTCTL1</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>8</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 000A</P>
			</TD>
			<TD class="cellCol4">
				<P>0x1000 000A </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STAT">STAT</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RO</P>
			</TD>
			<TD class="cellCol3">
				<P>8</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 000F</P>
			</TD>
			<TD class="cellCol4">
				<P>0x1000 000F </P>
			</TD>
		</TR>
		
	</TABLE>


	<H3 class="mmapRegisterSummaryTitle"><A href="ANATOP_MMAP.html"> TOP</A>:ADI_1_SYNTH Register Descriptions</H3>


	<H3 class="mmapRegisterTitle"><A name="VCOLDOCTL0"><A name="VCOLDOCTL0"></A></A><A class="mmapRegisterTitle" href="ANATOP_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADI_1_SYNTH</A>:VCOLDOCTL0</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0000</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x1000 0000</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>ADI_1_SYNTH</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>LDOVCO Control</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="VCOLDOCTL0_RESERVED5">
	  			<P>7:5</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RESERVED5</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="VCOLDOCTL0_ATEST_V_EN">
	  			<P>4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>ATEST_V_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enables regulated output voltage to <A class="mmap_legend_link" href="../legend.html#ATEST">ATEST</A>.<BR><BR>0: Disabled<BR>1: Enabled</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="VCOLDOCTL0_BYPASS_REG_EN">
	  			<P>3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BYPASS_REG_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bypass <A class="mmap_legend_link" href="../legend.html#LDO">LDO</A> and short <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> and <A class="mmap_legend_link" href="../legend.html#LDO">LDO</A> output.<BR><BR>0: Disabled<BR>1: Enabled</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="VCOLDOCTL0_RDY_EN">
	  			<P>2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RDY_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enable <A class="mmap_legend_link" href="../legend.html#LDO">LDO</A> ready Signal generation circuit.<BR><A class="xref" href="#_EN">EN</A> must also be set. When circuit is enabled, it will set <A class="xref" href="#STAT_LDOVCO_RDY">STAT.LDOVCO_RDY</A> when <A class="mmap_legend_link" href="../legend.html#VCOLDO">VCOLDO</A> is ready.<BR><BR>0: Disable<BR>1: Enable</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="VCOLDOCTL0_BIAS_DIS">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BIAS_DIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Disable dummy bias current.<BR><BR>0: Dummy bias current on (Default)<BR>1: Dummy bias current off</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="VCOLDOCTL0_EN">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enable regulator for supplying <A class="mmap_legend_link" href="../legend.html#VCO">VCO</A>, VCO Divider<BR><BR>0: Disabled<BR>1: Enabled</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="VCOLDOCTL1"><A name="VCOLDOCTL1"></A></A><A class="mmapRegisterTitle" href="ANATOP_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADI_1_SYNTH</A>:VCOLDOCTL1</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0001</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x1000 0001</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>ADI_1_SYNTH</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Low DropOut Regulator for Voltage Controlled Oscillator Control 1 <BR>This register contains output trim and <A class="mmap_legend_link" href="../legend.html#ATEST">ATEST</A> enable</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P></P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="VCOLDOCTL1_RESERVED7">
	  			<P>7</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RESERVED7</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="VCOLDOCTL1_ATEST_I_EN">
	  			<P>6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>ATEST_I_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enable test current (2.5% of pass device current) to <A class="mmap_legend_link" href="../legend.html#ATEST">ATEST</A>.<BR><BR>0: Disabled<BR>1: Enabled</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="VCOLDOCTL1_TRIM_OUT">
	  			<P>5:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TRIM_OUT</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Trim LDO&#x27;s output voltage linearly with a signed 2&#x27;s complement number. Step size is approximately 5 mV.<BR><BR>0x20: -32 : 1.238V (Minimum Voltage)<BR>...<BR>0x2F: -1   : 1.389V<BR>0x00: +0  : 1.400V (Default)<BR>0x01: +1  : 1.404V<BR>...<BR>0x1F:+31 : 1.549V (Maximum Voltage)<BR><BR><A class="xref" href="#VCOLDOCTL0_ATEST_V_EN">VCOLDOCTL0.ATEST_V_EN</A> required to monitor voltage.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="VCOLDOCFG"><A name="VCOLDOCFG"></A></A><A class="mmapRegisterTitle" href="ANATOP_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADI_1_SYNTH</A>:VCOLDOCFG</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0002</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x1000 0002</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>ADI_1_SYNTH</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Low DropOut Regulator for Voltage Controlled Oscillator Configuration<BR>This register is used to trim the compensation components.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P></P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="VCOLDOCFG_RESERVED7">
	  			<P>7</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RESERVED7</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="VCOLDOCFG_DIV_BIAS_DIS">
	  			<P>6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>DIV_BIAS_DIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Disable RF divider dummy bias current.<BR><BR>0: Dummy bias current on (Default)<BR>1: Dummy bias current off</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="VCOLDOCFG_COMP_RES">
	  			<P>5:3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>COMP_RES</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Trim compensation resistor in series with Miller cap in nonlinear steps. Default should be 0x3. Unsigned number.<BR><BR>0x0: 1066 ohms (Minimum Resistance)<BR>0x1: 1230 ohms<BR>0x2: 1454 ohms<BR>0x3: 1777 ohms (Default)<BR>0x4: 2285 ohms<BR>0x5: 3200 ohms<BR>0x6: 5333 ohms<BR>0x7: 16000 ohms (Maximum Resistance)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="VCOLDOCFG_COMP_CAP">
	  			<P>2:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>COMP_CAP</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Trim compensation Miller cap in linear steps of 0.5 pF. Default should be 0x4. Unsigned. Tradeoff stability for speed.<BR><BR>0x0: 3.5 pF (Maximum Capacitance)<BR>0x1: 3.0 pF<BR>...<BR>0x4: 1.5pF (Default)<BR>...<BR>0x6: 0.5 pF<BR>0x7: Open Circuit / No Capacitance / No Compensation (regardless of <A class="xref" href="#_COMP_RES">COMP_RES</A> setting)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="SLDOCTL0"><A name="SLDOCTL0"></A></A><A class="mmapRegisterTitle" href="ANATOP_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADI_1_SYNTH</A>:SLDOCTL0</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0003</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x1000 0003</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>ADI_1_SYNTH</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Synthesizer Low DropOut Regultaror Control 0</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SLDOCTL0_Reserved">
	  			<P>7</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SLDOCTL0_COMP_CAP">
	  			<P>6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>COMP_CAP</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enable compensation cap<BR><BR>0: Disable compensation (default)<BR>1: Enable compensation (1pF Miller cap around pass device)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SLDOCTL0_ATEST_I_EN">
	  			<P>5</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>ATEST_I_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enable test current (2% of pass device current) to <A class="mmap_legend_link" href="../legend.html#ATEST">ATEST</A>.<BR><BR>0: Disabled<BR>1: Enabled</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SLDOCTL0_ATEST_V_EN">
	  			<P>4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>ATEST_V_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enables regulated output voltage to <A class="mmap_legend_link" href="../legend.html#ATEST">ATEST</A>.<BR><BR>0: Disabled<BR>1: Enabled</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SLDOCTL0_Reserved">
	  			<P>3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SLDOCTL0_RDY_EN">
	  			<P>2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RDY_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enable <A class="mmap_legend_link" href="../legend.html#LDO">LDO</A> ready Signal generation circuit.<BR><A class="xref" href="#_EN">EN</A> must also be set. When circuit is enabled, it will set <A class="xref" href="#STAT_SLDO_RDY">STAT.SLDO_RDY</A> when <A class="mmap_legend_link" href="../legend.html#SLDO">SLDO</A> is ready.<BR><BR>0: Disable<BR>1: Enable</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SLDOCTL0_BIAS_DIS">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BIAS_DIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Disable dummy bias current.<BR><BR>0: Dummy bias current on (Default)<BR>1: Dummy bias current off</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SLDOCTL0_EN">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enable regulator for supplying <A class="mmap_legend_link" href="../legend.html#RF">RF</A> synthesizer core, <A class="mmap_legend_link" href="../legend.html#TDC">TDC</A> and clock retimer<BR><BR>0: Disabled<BR>1: Enabled</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="SLDOCTL1"><A name="SLDOCTL1"></A></A><A class="mmapRegisterTitle" href="ANATOP_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADI_1_SYNTH</A>:SLDOCTL1</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0004</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x1000 0004</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>ADI_1_SYNTH</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Synthesizer Low DropOut Regulator Control 1<BR>This register trims the <A class="mmap_legend_link" href="../legend.html#SLDO">SLDO</A> output</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SLDOCTL1_Reserved">
	  			<P>7:6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SLDOCTL1_TRIM_OUT">
	  			<P>5:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TRIM_OUT</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Trim LDO&#x27;s output voltage linearly with a signed 2&#x27;s complement number. Step size is approximately 5 mV.<BR><BR>0x20: -32 : 1.11 (Minimum Voltage)<BR>...<BR>0x00: +0  : 1.26V (Default)<BR>...<BR>0x1F:+31 : 1.41V (Maximum Voltage)<BR><BR><A class="xref" href="#SLDOCTL0_ATEST_V_EN">SLDOCTL0.ATEST_V_EN</A> required to monitor voltage.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="SYNTHCTLINIT"><A name="SYNTHCTLINIT"></A></A><A class="mmapRegisterTitle" href="ANATOP_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADI_1_SYNTH</A>:SYNTHCTLINIT</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0008</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x1000 0008</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>ADI_1_SYNTH</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Synthesizer Control of Initialisation<BR>Clock and reset to synth</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SYNTHCTLINIT_RESERVED2">
	  			<P>7:2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RESERVED2</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P></P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SYNTHCTLINIT_CLK_EN">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>CLK_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enable for clock from <A class="mmap_legend_link" href="../legend.html#XOSC">XOSC</A> to synthesizer</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P></P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SYNTHCTLINIT_DDI_RESET_N">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>DDI_RESET_N</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Reset digital core of synthesizer <A class="mmap_legend_link" href="../legend.html#DDI">DDI</A> <BR><BR>0: Reset <A class="mmap_legend_link" href="../legend.html#DDI">DDI</A><BR>1: No action</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P></P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="ATESTCTL0"><A name="ATESTCTL0"></A></A><A class="mmapRegisterTitle" href="ANATOP_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADI_1_SYNTH</A>:ATESTCTL0</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0009</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x1000 0009</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>ADI_1_SYNTH</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Analog Test Control 0</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ATESTCTL0_TESTSEL">
	  			<P>7:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TESTSEL</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Control muxing of analog test signals from <A class="mmap_legend_link" href="../legend.html#RF_TOP">RF_TOP</A>.  <BR><BR>Used in conjunction with <A class="xref" href="#ATESTCTL1_TESTSEL">ATESTCTL1.TESTSEL</A>.</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x00</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>NC</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>No signal connected to ATEST0/1</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x01</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>RXOUTIP_A0</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>RX_OUTIP to ATEST0</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x02</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>RXOUTQP_A0</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>RX_OUTQP to ATEST0</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x04</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>PEAKDETP_A0</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>PEADET_P to ATEST0</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x08</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>IFADCP_A0</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>IFADC_P to ATEST0</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x10</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>LDOV_A0</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>LDO_V to ATEST0</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x20</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>RXOUTIN_A1</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>RX_OUTIN to ATEST1</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x40</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>RXOUTQN_A1</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>RXOUTQN to ATEST1</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x80</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>PEAKDETN_A1</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>PEAKDET_N to ATEST1</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P></P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="ATESTCTL1"><A name="ATESTCTL1"></A></A><A class="mmapRegisterTitle" href="ANATOP_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADI_1_SYNTH</A>:ATESTCTL1</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 000A</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x1000 000A</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>ADI_1_SYNTH</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Analog Test Control 1</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ATESTCTL1_RESEREVED2">
	  			<P>7:2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RESEREVED2</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P></P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ATESTCTL1_TESTSEL">
	  			<P>1:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TESTSEL</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Control muxing of analog test signals from RF_TOP.  <BR><BR>Used in conjunction with <A class="xref" href="#ATESTCTL0_TESTSEL">ATESTCTL0.TESTSEL</A>.</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>NC</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>No signal connected to ATEST0/1</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>IFADCTESTN_A1</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>IFADC_TEST_N to ATEST1</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x2</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>LDOITEST_A1</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>LDO_ITEST to ATEST1</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P></P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STAT"><A name="STAT"></A></A><A class="mmapRegisterTitle" href="ANATOP_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADI_1_SYNTH</A>:STAT</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 000F</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x1000 000F</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>ADI_1_SYNTH</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Status</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STAT_Reserved">
	  			<P>7:3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STAT_SYNTH_TUNE_ACK">
	  			<P>2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>SYNTH_TUNE_ACK</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Acknowledgement from digital part of frequency synthesizer that the current calibration step has completed.<BR><BR>0: The calibration phase set by <A class="xref" href="DLO_DTX.html#SYNTHREG00_SYNTH_TUNE_PHASE">DLO_DTX:SYNTHREG00.SYNTH_TUNE_PHASE</A> has not finished<BR>1: The calibration phase set by <A class="xref" href="DLO_DTX.html#SYNTHREG00_SYNTH_TUNE_PHASE">DLO_DTX:SYNTHREG00.SYNTH_TUNE_PHASE</A> has finished</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STAT_SLDO_RDY">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>SLDO_RDY</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Status of <A class="mmap_legend_link" href="../legend.html#SLDO">SLDO</A><BR>Latched once high and can only be reset by toggling <A class="xref" href="#SLDOCTL0_RDY_EN">SLDOCTL0.RDY_EN</A>.<BR><BR>0: Output is less than 90% of target value<BR>1: Output is greater than 90% of target value.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STAT_LDOVCO_RDY">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>LDOVCO_RDY</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Status of LDOVCO. <BR>Latched once high and can only be reset by toggling <A class="xref" href="#VCOLDOCTL0_RDY_EN">VCOLDOCTL0.RDY_EN</A>.<BR><BR>0: Output is less than 90% of target value<BR>1: Output is greater than 90% of target value.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

<hr><table class="footer"><tr><td>&copy; 2015. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
