#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Sep  4 16:24:59 2024
# Process ID: 831855
# Current directory: /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/impl_1/vivado.jou
# Running On        :correlator6.fnal.gov
# Platform          :AlmaLinux
# Operating System  :AlmaLinux release 9.4 (Shamrock Pampas Cat)
# Processor Detail  :Intel(R) Core(TM) i9-9900K CPU @ 3.60GHz
# CPU Frequency     :3600.000 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :134465 MB
# Swap memory       :16861 MB
# Total Virtual     :151326 MB
# Available Virtual :99184 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1655.086 ; gain = 17.867 ; free physical = 15027 ; free virtual = 94914
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/faciraci/Modules/ipLib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.dcp' for cell 'design_1_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.dcp' for cell 'design_1_i/axi_dma_2'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_clk_0_0/design_1_clk_0_0.dcp' for cell 'design_1_i/clk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_stream_adder_0_0/design_1_stream_adder_0_0.dcp' for cell 'design_1_i/stream_adder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_stream_ctrl_0_0/design_1_stream_ctrl_0_0.dcp' for cell 'design_1_i/stream_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_stream_ctrl_0_1/design_1_stream_ctrl_0_1.dcp' for cell 'design_1_i/stream_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_s01_mmu_0/design_1_s01_mmu_0.dcp' for cell 'design_1_i/axi_interconnect_0/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_s02_mmu_0/design_1_s02_mmu_0.dcp' for cell 'design_1_i/axi_interconnect_0/s02_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_s03_mmu_0/design_1_s03_mmu_0.dcp' for cell 'design_1_i/axi_interconnect_0/s03_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_s00_mmu_0/design_1_s00_mmu_0.dcp' for cell 'design_1_i/axi_interconnect_1/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2095.141 ; gain = 0.000 ; free physical = 14611 ; free virtual = 94498
INFO: [Netlist 29-17] Analyzing 279 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_clk_0_0/src/clk_bd_clk_wiz_0_0/clk_bd_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_0/U0/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_clk_0_0/src/clk_bd_clk_wiz_0_0/clk_bd_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_clk_0_0/src/clk_bd_clk_wiz_0_0/clk_bd_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_clk_0_0/src/clk_bd_clk_wiz_0_0/clk_bd_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_0/U0/clk_wiz_0/inst'
Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_2/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_2/U0'
Parsing XDC File [/home/faciraci/Modules/redpitaya-125-14.xdc]
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[*]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[*]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[0]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[1]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[2]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[3]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[4]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[5]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[6]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[7]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[8]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[9]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[10]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[11]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[12]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_1_i[13]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[*]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[*]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[0]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[1]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[2]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[3]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[4]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[5]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[6]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[7]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[8]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[9]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[10]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[11]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[12]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_data_2_i[13]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_cdcs_o'. [/home/faciraci/Modules/redpitaya-125-14.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_cdcs_o'. [/home/faciraci/Modules/redpitaya-125-14.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_cdcs_o'. [/home/faciraci/Modules/redpitaya-125-14.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_cdcs_o'. [/home/faciraci/Modules/redpitaya-125-14.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[*]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[*]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[*]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[*]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[0]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[1]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[2]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[3]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[4]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[5]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[6]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[7]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[8]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[9]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[10]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[11]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[12]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data_o[13]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_*_o'. [/home/faciraci/Modules/redpitaya-125-14.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_*_o'. [/home/faciraci/Modules/redpitaya-125-14.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_*_o'. [/home/faciraci/Modules/redpitaya-125-14.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_*_o'. [/home/faciraci/Modules/redpitaya-125-14.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_wrt_o'. [/home/faciraci/Modules/redpitaya-125-14.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_sel_o'. [/home/faciraci/Modules/redpitaya-125-14.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_clk_o'. [/home/faciraci/Modules/redpitaya-125-14.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_rst_o'. [/home/faciraci/Modules/redpitaya-125-14.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/faciraci/Modules/redpitaya-125-14.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Constraints 18-619] A clock with name 'adc_clk_p_i' already exists, overwriting the previous clock with the same name. [/home/faciraci/Modules/redpitaya-125-14.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'adc_data_*_i[*]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:178]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {adc_data_*_i[*]}]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:178]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'adc_data_*_i[*]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:179]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {adc_data_*_i[*]}]'. [/home/faciraci/Modules/redpitaya-125-14.xdc:179]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/faciraci/Modules/redpitaya-125-14.xdc]
Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
Finished Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_2/U0'
Finished Parsing XDC File [/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_2/U0'
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3083.480 ; gain = 0.000 ; free physical = 14092 ; free virtual = 93889
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

32 Infos, 74 Warnings, 64 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3083.480 ; gain = 1385.691 ; free physical = 14092 ; free virtual = 93889
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3083.480 ; gain = 0.000 ; free physical = 14091 ; free virtual = 93888

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e42407eb

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3083.480 ; gain = 0.000 ; free physical = 14087 ; free virtual = 93884

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: e42407eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13814 ; free virtual = 93611

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e42407eb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13814 ; free virtual = 93611
Phase 1 Initialization | Checksum: e42407eb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13814 ; free virtual = 93611

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: e42407eb

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13814 ; free virtual = 93611

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: e42407eb

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13812 ; free virtual = 93609
Phase 2 Timer Update And Timing Data Collection | Checksum: e42407eb

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13812 ; free virtual = 93609

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 89 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 25b126ac7

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13812 ; free virtual = 93609
Retarget | Checksum: 25b126ac7
INFO: [Opt 31-389] Phase Retarget created 146 cells and removed 316 cells
INFO: [Opt 31-1021] In phase Retarget, 28 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
Phase 4 Constant propagation | Checksum: 1b3072131

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13812 ; free virtual = 93609
Constant propagation | Checksum: 1b3072131
INFO: [Opt 31-389] Phase Constant propagation created 213 cells and removed 1464 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 259b290de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13812 ; free virtual = 93609
Sweep | Checksum: 259b290de
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4835 cells
INFO: [Opt 31-1021] In phase Sweep, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 259b290de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13812 ; free virtual = 93609
BUFG optimization | Checksum: 259b290de
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 259b290de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13812 ; free virtual = 93609
Shift Register Optimization | Checksum: 259b290de
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e0a48c99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13812 ; free virtual = 93609
Post Processing Netlist | Checksum: 1e0a48c99
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 143e64b2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13812 ; free virtual = 93609

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13812 ; free virtual = 93609
Phase 9.2 Verifying Netlist Connectivity | Checksum: 143e64b2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13812 ; free virtual = 93609
Phase 9 Finalization | Checksum: 143e64b2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13812 ; free virtual = 93609
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             146  |             316  |                                             28  |
|  Constant propagation         |             213  |            1464  |                                             27  |
|  Sweep                        |               0  |            4835  |                                             99  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 143e64b2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3160.285 ; gain = 0.000 ; free physical = 13812 ; free virtual = 93609

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 4 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 25d9b83b1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13742 ; free virtual = 93539
Ending Power Optimization Task | Checksum: 25d9b83b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3466.223 ; gain = 305.938 ; free physical = 13742 ; free virtual = 93539

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1f9526801

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13734 ; free virtual = 93531
Ending Final Cleanup Task | Checksum: 1f9526801

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13734 ; free virtual = 93531

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13734 ; free virtual = 93531
Ending Netlist Obfuscation Task | Checksum: 1f9526801

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13734 ; free virtual = 93531
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 74 Warnings, 64 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3466.223 ; gain = 382.742 ; free physical = 13734 ; free virtual = 93531
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13724 ; free virtual = 93521
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13723 ; free virtual = 93521
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13723 ; free virtual = 93521
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13718 ; free virtual = 93517
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13717 ; free virtual = 93516
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13716 ; free virtual = 93516
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13716 ; free virtual = 93516
INFO: [Common 17-1381] The checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13691 ; free virtual = 93492
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 142fa0040

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13691 ; free virtual = 93492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13691 ; free virtual = 93492

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 191ea08fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13688 ; free virtual = 93490

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2959d24f4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13686 ; free virtual = 93487

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2959d24f4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13686 ; free virtual = 93487
Phase 1 Placer Initialization | Checksum: 2959d24f4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13686 ; free virtual = 93487

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fe16f6c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13655 ; free virtual = 93457

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1faac2267

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13656 ; free virtual = 93457

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1faac2267

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13656 ; free virtual = 93457

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 22a584e42

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13612 ; free virtual = 93413

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 487 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 130 nets or LUTs. Breaked 2 LUTs, combined 128 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13613 ; free virtual = 93414

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            128  |                   130  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |            128  |                   130  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 202e1a7df

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13612 ; free virtual = 93414
Phase 2.4 Global Placement Core | Checksum: 1a09005a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13613 ; free virtual = 93414
Phase 2 Global Placement | Checksum: 1a09005a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13613 ; free virtual = 93414

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 167696493

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13613 ; free virtual = 93414

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21b1845d9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13613 ; free virtual = 93414

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ea240015

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13613 ; free virtual = 93414

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 264c1f11f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13613 ; free virtual = 93414

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1f39527fc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13613 ; free virtual = 93414

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e04b27d4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13614 ; free virtual = 93415

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 274b0e67c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13614 ; free virtual = 93415

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2e5ab2e56

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13616 ; free virtual = 93418
Phase 3 Detail Placement | Checksum: 2e5ab2e56

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13616 ; free virtual = 93418

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 266363295

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.024 | TNS=-0.097 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f5b3c6c5

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13613 ; free virtual = 93414
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2bddd2362

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13613 ; free virtual = 93414
Phase 4.1.1.1 BUFG Insertion | Checksum: 266363295

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13613 ; free virtual = 93414

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2c574d7ed

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13605 ; free virtual = 93406

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13605 ; free virtual = 93406
Phase 4.1 Post Commit Optimization | Checksum: 2c574d7ed

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13605 ; free virtual = 93406

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2c574d7ed

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13605 ; free virtual = 93406

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2c574d7ed

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13605 ; free virtual = 93406
Phase 4.3 Placer Reporting | Checksum: 2c574d7ed

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13605 ; free virtual = 93406

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13605 ; free virtual = 93406

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13605 ; free virtual = 93406
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2e05a25e8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13605 ; free virtual = 93406
Ending Placer Task | Checksum: 25ed57268

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13605 ; free virtual = 93406
104 Infos, 74 Warnings, 64 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13605 ; free virtual = 93406
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13607 ; free virtual = 93408
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13618 ; free virtual = 93419
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13616 ; free virtual = 93419
Wrote PlaceDB: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13609 ; free virtual = 93422
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13609 ; free virtual = 93422
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13609 ; free virtual = 93422
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13609 ; free virtual = 93422
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13608 ; free virtual = 93422
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13608 ; free virtual = 93422
INFO: [Common 17-1381] The checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13619 ; free virtual = 93425
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.501 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 74 Warnings, 64 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13618 ; free virtual = 93425
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13611 ; free virtual = 93428
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13611 ; free virtual = 93428
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13611 ; free virtual = 93428
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13610 ; free virtual = 93428
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13609 ; free virtual = 93428
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13609 ; free virtual = 93428
INFO: [Common 17-1381] The checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f9ade532 ConstDB: 0 ShapeSum: fb8f360b RouteDB: 6998572b
Post Restoration Checksum: NetGraph: dbbca1f1 | NumContArr: 6600666d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c70efd98

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13551 ; free virtual = 93361

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c70efd98

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13551 ; free virtual = 93361

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c70efd98

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13551 ; free virtual = 93361
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24c7da24f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13534 ; free virtual = 93344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.715  | TNS=0.000  | WHS=-0.206 | THS=-132.353|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8199
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8199
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29f80a6b2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13533 ; free virtual = 93343

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 29f80a6b2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13533 ; free virtual = 93343

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 282b96560

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13533 ; free virtual = 93343
Phase 4 Initial Routing | Checksum: 282b96560

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13533 ; free virtual = 93343

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 627
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 316e7aa88

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.385  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 262d55fb5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332
Phase 5 Rip-up And Reroute | Checksum: 262d55fb5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 262d55fb5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 262d55fb5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332
Phase 6 Delay and Skew Optimization | Checksum: 262d55fb5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.398  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 24bd23df3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332
Phase 7 Post Hold Fix | Checksum: 24bd23df3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.2911 %
  Global Horizontal Routing Utilization  = 4.83387 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 24bd23df3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 24bd23df3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a3f6c51c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1a3f6c51c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.398  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1a3f6c51c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332
Total Elapsed time in route_design: 11.99 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1524220cb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1524220cb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 74 Warnings, 64 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3466.223 ; gain = 0.000 ; free physical = 13522 ; free virtual = 93332
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
150 Infos, 75 Warnings, 64 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3494.418 ; gain = 28.195 ; free physical = 13495 ; free virtual = 93313
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3494.418 ; gain = 0.000 ; free physical = 13495 ; free virtual = 93314
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3494.418 ; gain = 0.000 ; free physical = 13483 ; free virtual = 93312
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3494.418 ; gain = 0.000 ; free physical = 13483 ; free virtual = 93312
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3494.418 ; gain = 0.000 ; free physical = 13483 ; free virtual = 93312
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3494.418 ; gain = 0.000 ; free physical = 13482 ; free virtual = 93312
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3494.418 ; gain = 0.000 ; free physical = 13481 ; free virtual = 93312
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3494.418 ; gain = 0.000 ; free physical = 13481 ; free virtual = 93312
INFO: [Common 17-1381] The checkpoint '/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings, 8 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
176 Infos, 81 Warnings, 64 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3732.016 ; gain = 237.598 ; free physical = 13196 ; free virtual = 93022
INFO: [Common 17-206] Exiting Vivado at Wed Sep  4 16:26:25 2024...
