ISim log file
Running: D:\my_files\course\projects\RS_decoder\Verilog\RS_Decoder\RS_Decoder_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 30007 ns : File "D:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS-Decoder_tb.v" Line 32
