Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 18:17:54 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt testled_impl_1.twr testled_impl_1.udb -gui

-----------------------------------------
Design:          Pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk_in
        2.2  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {mypll/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk_in"
=======================
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_in              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_in                            |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk_in              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          42.342 ns |         23.617 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_in                            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 98.2333%

3.1.2  Timing Errors
---------------------
Timing Errors: 4 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 6.725 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |   39.800 ns |   -2.542 ns |   18   |   42.343 ns |  23.617 MHz |       508      |        4       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_ctrl/rgb__i2/D                       |   -2.542 ns 
vga_ctrl/rgb__i3/SR                      |   -2.502 ns 
vga_ctrl/rgb__i3/D                       |   -1.006 ns 
vga_ctrl/rgb__i1/D                       |   -0.675 ns 
vga_ctrl/rgb__i1/SR                      |    0.121 ns 
col_ctrl/y_padB_i0_i7/D                  |    1.128 ns 
col_ctrl/Bstatus__i2/SR                  |    2.202 ns 
col_ctrl/Bstatus__i1/SR                  |    2.202 ns 
col_ctrl/Bstatus__i0/SR                  |    2.202 ns 
col_ctrl/y_padB_i0_i3/D                  |    2.797 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           4 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       508      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
col_ctrl/padA_h_i0_i4/D                  |    3.112 ns 
col_ctrl/Astatus__i0/D                   |    3.112 ns 
col_ctrl/Bstatus__i2/D                   |    3.112 ns 
col_ctrl/Astatus__i1/D                   |    3.112 ns 
col_ctrl/Bstatus__i1/D                   |    3.112 ns 
col_ctrl/buzzcount_1082__i2/D            |    3.112 ns 
col_ctrl/power_type_1083__i2/D           |    3.112 ns 
col_ctrl/buzzcount_1082__i1/D            |    3.112 ns 
col_ctrl/power_type_1083__i1/D           |    3.112 ns 
col_ctrl/buzzcount_1082__i3/D            |    3.112 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 5 Start Points         |           Type           
-------------------------------------------------------------------
vga_ctrl/rgb__i2/Q                      |          No required time
vga_ctrl/rgb__i1/Q                      |          No required time
vga_ctrl/vsync/Q                        |          No required time
vga_ctrl/hsync/Q                        |          No required time
vga_ctrl/rgb__i3/Q                      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         5
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
enable_gen/pause_en_c/D                 |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
j13                                     |                     input
j14                                     |                     input
j15                                     |                     input
j16                                     |                     input
j17                                     |                     input
j18                                     |                     input
j01                                     |                    output
j02                                     |                    output
j03                                     |                    output
j04                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
508 endpoints scored, 4 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_ctrl/y_padB_i0_i1/Q
Path End         : vga_ctrl/rgb__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -2.542 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       42.144
-------------------------------------   ------
End-of-path arrival time( ns )          48.314

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padB_i0_i1/CK   col_ctrl/y_padB_i0_i2/CK}->col_ctrl/y_padB_i0_i1/Q
                                          SLICE_R10C12B   CLK_TO_Q0_DELAY      1.391         7.561  7       
y_padB[1]                                                 NET DELAY            3.271        10.832  1       
disp_ctrl/add_2489_1/B1->disp_ctrl/add_2489_1/CO1
                                          SLICE_R13C14A   B1_TO_COUT1_DELAY    0.358        11.190  2       
disp_ctrl/n29749                                          NET DELAY            0.000        11.190  1       
disp_ctrl/add_2489_3/CI0->disp_ctrl/add_2489_3/CO0
                                          SLICE_R13C14B   CIN0_TO_COUT0_DELAY  0.278        11.468  2       
disp_ctrl/n40972                                          NET DELAY            0.000        11.468  1       
disp_ctrl/add_2489_3/CI1->disp_ctrl/add_2489_3/CO1
                                          SLICE_R13C14B   CIN1_TO_COUT1_DELAY  0.278        11.746  2       
disp_ctrl/n29751                                          NET DELAY            0.662        12.408  1       
disp_ctrl/add_2489_5/D0->disp_ctrl/add_2489_5/S0
                                          SLICE_R13C14C   D0_TO_F0_DELAY       0.450        12.858  11      
p_padB_N_645[4]                                           NET DELAY            4.795        17.653  1       
disp_ctrl/sub_179_sub_3_add_2_5/B1->disp_ctrl/sub_179_sub_3_add_2_5/CO1
                                          SLICE_R18C10C   B1_TO_COUT1_DELAY    0.358        18.011  2       
disp_ctrl/n29773                                          NET DELAY            0.662        18.673  1       
disp_ctrl/sub_179_sub_3_add_2_7/D0->disp_ctrl/sub_179_sub_3_add_2_7/S0
                                          SLICE_R18C10D   D0_TO_F0_DELAY       0.450        19.123  1       
disp_ctrl/p_padB_s_N_924[5]                               NET DELAY            2.768        21.891  1       
disp_ctrl/i1_4_lut_adj_365/D->disp_ctrl/i1_4_lut_adj_365/Z
                                          SLICE_R19C12B   D1_TO_F1_DELAY       0.450        22.341  1       
disp_ctrl/n11_adj_2331                                    NET DELAY            3.603        25.944  1       
disp_ctrl/i8_3_lut_adj_346/B->disp_ctrl/i8_3_lut_adj_346/Z
                                          SLICE_R18C9A    B1_TO_F1_DELAY       0.450        26.394  1       
disp_ctrl/n18_adj_2321                                    NET DELAY            2.490        28.884  1       
disp_ctrl/i1_4_lut_adj_339/C->disp_ctrl/i1_4_lut_adj_339/Z
                                          SLICE_R18C9B    B1_TO_F1_DELAY       0.450        29.334  1       
disp_ctrl/n4_adj_2317                                     NET DELAY            3.364        32.698  1       
disp_ctrl/i2_4_lut_adj_337/B->disp_ctrl/i2_4_lut_adj_337/Z
                                          SLICE_R19C16B   D0_TO_F0_DELAY       0.477        33.175  1       
disp_ctrl/n34593                                          NET DELAY            0.305        33.480  1       
disp_ctrl/i1_4_lut_adj_335/B->disp_ctrl/i1_4_lut_adj_335/Z
                                          SLICE_R19C16B   C1_TO_F1_DELAY       0.477        33.957  1       
disp_ctrl/n4_adj_2250                                     NET DELAY            0.305        34.262  1       
disp_ctrl/i2_4_lut_4_lut/C->disp_ctrl/i2_4_lut_4_lut/Z
                                          SLICE_R19C16C   C0_TO_F0_DELAY       0.450        34.712  1       
disp_ctrl/n34789                                          NET DELAY            2.172        36.884  1       
disp_ctrl/i1_4_lut_adj_330/B->disp_ctrl/i1_4_lut_adj_330/Z
                                          SLICE_R18C16C   D1_TO_F1_DELAY       0.450        37.334  1       
disp_ctrl/n4_adj_2295                                     NET DELAY            3.364        40.698  1       
disp_ctrl/i2_4_lut_adj_329/B->disp_ctrl/i2_4_lut_adj_329/Z
                                          SLICE_R21C15D   D1_TO_F1_DELAY       0.477        41.175  2       
p_padB_s                                                  NET DELAY            0.305        41.480  1       
col_ctrl/i1_4_lut_adj_259/B->col_ctrl/i1_4_lut_adj_259/Z
                                          SLICE_R21C16A   C0_TO_F0_DELAY       0.450        41.930  3       
n59                                                       NET DELAY            3.285        45.215  1       
vga_ctrl/i3_4_lut_adj_398/C->vga_ctrl/i3_4_lut_adj_398/Z
                                          SLICE_R19C17B   D0_TO_F0_DELAY       0.450        45.665  1       
vga_ctrl/n34437                                           NET DELAY            2.172        47.837  1       
vga_ctrl/i3_4_lut_adj_397/C->vga_ctrl/i3_4_lut_adj_397/Z
                                          SLICE_R19C17D   D0_TO_F0_DELAY       0.477        48.314  1       
vga_ctrl/rgb_2__N_105[0]                                  NET DELAY            0.000        48.314  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padB_i0_i1/Q
Path End         : vga_ctrl/rgb__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -2.502 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       41.773
-------------------------------------   ------
End-of-path arrival time( ns )          47.943

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padB_i0_i1/CK   col_ctrl/y_padB_i0_i2/CK}->col_ctrl/y_padB_i0_i1/Q
                                          SLICE_R10C12B   CLK_TO_Q0_DELAY      1.391         7.561  7       
y_padB[1]                                                 NET DELAY            3.271        10.832  1       
disp_ctrl/add_2489_1/B1->disp_ctrl/add_2489_1/CO1
                                          SLICE_R13C14A   B1_TO_COUT1_DELAY    0.358        11.190  2       
disp_ctrl/n29749                                          NET DELAY            0.000        11.190  1       
disp_ctrl/add_2489_3/CI0->disp_ctrl/add_2489_3/CO0
                                          SLICE_R13C14B   CIN0_TO_COUT0_DELAY  0.278        11.468  2       
disp_ctrl/n40972                                          NET DELAY            0.000        11.468  1       
disp_ctrl/add_2489_3/CI1->disp_ctrl/add_2489_3/CO1
                                          SLICE_R13C14B   CIN1_TO_COUT1_DELAY  0.278        11.746  2       
disp_ctrl/n29751                                          NET DELAY            0.662        12.408  1       
disp_ctrl/add_2489_5/D0->disp_ctrl/add_2489_5/S0
                                          SLICE_R13C14C   D0_TO_F0_DELAY       0.450        12.858  11      
p_padB_N_645[4]                                           NET DELAY            2.490        15.348  1       
disp_ctrl/sub_57_add_2_add_5_5/B1->disp_ctrl/sub_57_add_2_add_5_5/CO1
                                          SLICE_R14C14C   B1_TO_COUT1_DELAY    0.358        15.706  2       
disp_ctrl/n29914                                          NET DELAY            0.662        16.368  1       
disp_ctrl/sub_57_add_2_add_5_7/D0->disp_ctrl/sub_57_add_2_add_5_7/S0
                                          SLICE_R14C14D   D0_TO_F0_DELAY       0.450        16.818  2       
p_padB_N_538[5]                                           NET DELAY            3.364        20.182  1       
LessThan_686_i11_2_lut/B->LessThan_686_i11_2_lut/Z
                                          SLICE_R16C13D   D1_TO_F1_DELAY       0.450        20.632  1       
n11_adj_2442                                              NET DELAY            3.033        23.665  1       
i34884_4_lut/B->i34884_4_lut/Z            SLICE_R15C15A   C1_TO_F1_DELAY       0.477        24.142  1       
n38106                                                    NET DELAY            0.305        24.447  1       
i35121_4_lut/D->i35121_4_lut/Z            SLICE_R15C15B   C0_TO_F0_DELAY       0.477        24.924  1       
n38343                                                    NET DELAY            0.305        25.229  1       
i35122_3_lut/A->i35122_3_lut/Z            SLICE_R15C15B   C1_TO_F1_DELAY       0.477        25.706  1       
n38344                                                    NET DELAY            0.305        26.011  1       
i35100_3_lut/A->i35100_3_lut/Z            SLICE_R15C15C   C0_TO_F0_DELAY       0.477        26.488  1       
n38322                                                    NET DELAY            0.305        26.793  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R15C15C   C1_TO_F1_DELAY       0.450        27.243  2       
p_padB_N_537                                              NET DELAY            3.285        30.528  1       
disp_ctrl/i1_4_lut_adj_383/B->disp_ctrl/i1_4_lut_adj_383/Z
                                          SLICE_R18C14C   D1_TO_F1_DELAY       0.450        30.978  1       
disp_ctrl/p_padB_N_641                                    NET DELAY            2.768        33.746  1       
disp_ctrl/i1_4_lut_adj_377/C->disp_ctrl/i1_4_lut_adj_377/Z
                                          SLICE_R16C14C   D1_TO_F1_DELAY       0.450        34.196  1       
disp_ctrl/n4565                                           NET DELAY            2.172        36.368  1       
disp_ctrl/i1_4_lut_adj_376/B->disp_ctrl/i1_4_lut_adj_376/Z
                                          SLICE_R15C15D   D1_TO_F1_DELAY       0.450        36.818  4       
p_padB                                                    NET DELAY            2.172        38.990  1       
vga_ctrl/i2_4_lut_adj_409/B->vga_ctrl/i2_4_lut_adj_409/Z
                                          SLICE_R16C16B   D1_TO_F1_DELAY       0.450        39.440  1       
vga_ctrl/n6_adj_2384                                      NET DELAY            2.172        41.612  1       
vga_ctrl/i3_4_lut_adj_408/B->vga_ctrl/i3_4_lut_adj_408/Z
                                          SLICE_R16C16C   D1_TO_F1_DELAY       0.450        42.062  2       
vga_ctrl/n3296                                            NET DELAY            3.285        45.347  1       
vga_ctrl/i2_4_lut_adj_395/B->vga_ctrl/i2_4_lut_adj_395/Z
                                          SLICE_R19C15C   D1_TO_F1_DELAY       0.450        45.797  1       
vga_ctrl/n34628                                           NET DELAY            2.146        47.943  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i1/Q
Path End         : vga_ctrl/rgb__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 82.5% (route), 17.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -1.006 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       40.608
-------------------------------------   ------
End-of-path arrival time( ns )          46.778

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name         Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -----------------  -----  ------------  ------  
{col_ctrl/y_padA_i0_i1/CK   col_ctrl/y_padA_i0_i2/CK}->col_ctrl/y_padA_i0_i1/Q
                                          SLICE_R11C14B   CLK_TO_Q0_DELAY    1.391         7.561  7       
y_padA[1]                                                 NET DELAY          4.821        12.382  1       
disp_ctrl/add_2490_1/B1->disp_ctrl/add_2490_1/CO1
                                          SLICE_R24C15A   B1_TO_COUT1_DELAY  0.358        12.740  2       
disp_ctrl/n29642                                          NET DELAY          0.662        13.402  1       
disp_ctrl/add_2490_3/D0->disp_ctrl/add_2490_3/S0
                                          SLICE_R24C15B   D0_TO_F0_DELAY     0.450        13.852  10      
p_padA_N_456[2]                                           NET DELAY          4.199        18.051  1       
disp_ctrl/add_1070_add_5_3/B0->disp_ctrl/add_1070_add_5_3/CO0
                                          SLICE_R21C9B    B0_TO_COUT0_DELAY  0.358        18.409  2       
disp_ctrl/n40927                                          NET DELAY          0.000        18.409  1       
disp_ctrl/add_1070_add_5_3/D1->disp_ctrl/add_1070_add_5_3/S1
                                          SLICE_R21C9B    D1_TO_F1_DELAY     0.450        18.859  1       
disp_ctrl/p_padA_s_N_835[3]                               NET DELAY          3.550        22.409  1       
disp_ctrl/i2_4_lut_adj_367/C->disp_ctrl/i2_4_lut_adj_367/Z
                                          SLICE_R24C10A   C1_TO_F1_DELAY     0.450        22.859  1       
disp_ctrl/n12_adj_2341                                    NET DELAY          3.285        26.144  1       
disp_ctrl/i6_4_lut_adj_364/B->disp_ctrl/i6_4_lut_adj_364/Z
                                          SLICE_R21C8A    D1_TO_F1_DELAY     0.450        26.594  1       
disp_ctrl/n16_adj_2336                                    NET DELAY          2.172        28.766  1       
disp_ctrl/i9_4_lut_adj_347/D->disp_ctrl/i9_4_lut_adj_347/Z
                                          SLICE_R21C8B    D1_TO_F1_DELAY     0.450        29.216  1       
disp_ctrl/n34637                                          NET DELAY          2.172        31.388  1       
disp_ctrl/i1_4_lut_adj_334/B->disp_ctrl/i1_4_lut_adj_334/Z
                                          SLICE_R22C8B    D1_TO_F1_DELAY     0.450        31.838  1       
disp_ctrl/n4_adj_2302                                     NET DELAY          3.245        35.083  1       
disp_ctrl/i2_4_lut_adj_332/B->disp_ctrl/i2_4_lut_adj_332/Z
                                          SLICE_R22C14B   D0_TO_F0_DELAY     0.477        35.560  1       
n34623                                                    NET DELAY          0.305        35.865  1       
vga_ctrl/i7_4_lut/D->vga_ctrl/i7_4_lut/Z  SLICE_R22C14B   C1_TO_F1_DELAY     0.450        36.315  1       
n34650                                                    NET DELAY          3.285        39.600  1       
disp_ctrl/i2_4_lut_adj_328/C->disp_ctrl/i2_4_lut_adj_328/Z
                                          SLICE_R19C15B   D1_TO_F1_DELAY     0.450        40.050  2       
disp_ctrl/p_padA_s                                        NET DELAY          3.033        43.083  1       
disp_ctrl/i1_3_lut/B->disp_ctrl/i1_3_lut/Z
                                          SLICE_R19C17A   C1_TO_F1_DELAY     0.450        43.533  3       
n4571                                                     NET DELAY          2.768        46.301  1       
disp_ctrl/i4_4_lut/A->disp_ctrl/i4_4_lut/Z
                                          SLICE_R19C14C   D0_TO_F0_DELAY     0.477        46.778  1       
pixval                                                    NET DELAY          0.000        46.778  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i1/Q
Path End         : vga_ctrl/rgb__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 82.3% (route), 17.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -0.675 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       40.277
-------------------------------------   ------
End-of-path arrival time( ns )          46.447

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name         Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -----------------  -----  ------------  ------  
{col_ctrl/y_padA_i0_i1/CK   col_ctrl/y_padA_i0_i2/CK}->col_ctrl/y_padA_i0_i1/Q
                                          SLICE_R11C14B   CLK_TO_Q0_DELAY    1.391         7.561  7       
y_padA[1]                                                 NET DELAY          4.821        12.382  1       
disp_ctrl/add_2490_1/B1->disp_ctrl/add_2490_1/CO1
                                          SLICE_R24C15A   B1_TO_COUT1_DELAY  0.358        12.740  2       
disp_ctrl/n29642                                          NET DELAY          0.662        13.402  1       
disp_ctrl/add_2490_3/D0->disp_ctrl/add_2490_3/S0
                                          SLICE_R24C15B   D0_TO_F0_DELAY     0.450        13.852  10      
p_padA_N_456[2]                                           NET DELAY          4.199        18.051  1       
disp_ctrl/add_1070_add_5_3/B0->disp_ctrl/add_1070_add_5_3/CO0
                                          SLICE_R21C9B    B0_TO_COUT0_DELAY  0.358        18.409  2       
disp_ctrl/n40927                                          NET DELAY          0.000        18.409  1       
disp_ctrl/add_1070_add_5_3/D1->disp_ctrl/add_1070_add_5_3/S1
                                          SLICE_R21C9B    D1_TO_F1_DELAY     0.450        18.859  1       
disp_ctrl/p_padA_s_N_835[3]                               NET DELAY          3.550        22.409  1       
disp_ctrl/i2_4_lut_adj_367/C->disp_ctrl/i2_4_lut_adj_367/Z
                                          SLICE_R24C10A   C1_TO_F1_DELAY     0.450        22.859  1       
disp_ctrl/n12_adj_2341                                    NET DELAY          3.285        26.144  1       
disp_ctrl/i6_4_lut_adj_364/B->disp_ctrl/i6_4_lut_adj_364/Z
                                          SLICE_R21C8A    D1_TO_F1_DELAY     0.450        26.594  1       
disp_ctrl/n16_adj_2336                                    NET DELAY          2.172        28.766  1       
disp_ctrl/i9_4_lut_adj_347/D->disp_ctrl/i9_4_lut_adj_347/Z
                                          SLICE_R21C8B    D1_TO_F1_DELAY     0.450        29.216  1       
disp_ctrl/n34637                                          NET DELAY          2.172        31.388  1       
disp_ctrl/i1_4_lut_adj_334/B->disp_ctrl/i1_4_lut_adj_334/Z
                                          SLICE_R22C8B    D1_TO_F1_DELAY     0.450        31.838  1       
disp_ctrl/n4_adj_2302                                     NET DELAY          3.245        35.083  1       
disp_ctrl/i2_4_lut_adj_332/B->disp_ctrl/i2_4_lut_adj_332/Z
                                          SLICE_R22C14B   D0_TO_F0_DELAY     0.477        35.560  1       
n34623                                                    NET DELAY          0.305        35.865  1       
vga_ctrl/i7_4_lut/D->vga_ctrl/i7_4_lut/Z  SLICE_R22C14B   C1_TO_F1_DELAY     0.450        36.315  1       
n34650                                                    NET DELAY          3.285        39.600  1       
disp_ctrl/i2_4_lut_adj_328/C->disp_ctrl/i2_4_lut_adj_328/Z
                                          SLICE_R19C15B   D1_TO_F1_DELAY     0.450        40.050  2       
disp_ctrl/p_padA_s                                        NET DELAY          3.033        43.083  1       
disp_ctrl/i1_3_lut/B->disp_ctrl/i1_3_lut/Z
                                          SLICE_R19C17A   C1_TO_F1_DELAY     0.450        43.533  3       
n4571                                                     NET DELAY          2.437        45.970  1       
vga_ctrl/i14_1_lut_4_lut/A->vga_ctrl/i14_1_lut_4_lut/Z
                                          SLICE_R19C18B   C0_TO_F0_DELAY     0.477        46.447  1       
vga_ctrl/n322[0]                                          NET DELAY          0.000        46.447  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padB_i0_i1/Q
Path End         : vga_ctrl/rgb__i1/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 0.120 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       39.150
-------------------------------------   ------
End-of-path arrival time( ns )          45.320

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padB_i0_i1/CK   col_ctrl/y_padB_i0_i2/CK}->col_ctrl/y_padB_i0_i1/Q
                                          SLICE_R10C12B   CLK_TO_Q0_DELAY      1.391         7.561  7       
y_padB[1]                                                 NET DELAY            3.271        10.832  1       
disp_ctrl/add_2489_1/B1->disp_ctrl/add_2489_1/CO1
                                          SLICE_R13C14A   B1_TO_COUT1_DELAY    0.358        11.190  2       
disp_ctrl/n29749                                          NET DELAY            0.000        11.190  1       
disp_ctrl/add_2489_3/CI0->disp_ctrl/add_2489_3/CO0
                                          SLICE_R13C14B   CIN0_TO_COUT0_DELAY  0.278        11.468  2       
disp_ctrl/n40972                                          NET DELAY            0.000        11.468  1       
disp_ctrl/add_2489_3/CI1->disp_ctrl/add_2489_3/CO1
                                          SLICE_R13C14B   CIN1_TO_COUT1_DELAY  0.278        11.746  2       
disp_ctrl/n29751                                          NET DELAY            0.662        12.408  1       
disp_ctrl/add_2489_5/D0->disp_ctrl/add_2489_5/S0
                                          SLICE_R13C14C   D0_TO_F0_DELAY       0.450        12.858  11      
p_padB_N_645[4]                                           NET DELAY            2.490        15.348  1       
disp_ctrl/sub_57_add_2_add_5_5/B1->disp_ctrl/sub_57_add_2_add_5_5/CO1
                                          SLICE_R14C14C   B1_TO_COUT1_DELAY    0.358        15.706  2       
disp_ctrl/n29914                                          NET DELAY            0.662        16.368  1       
disp_ctrl/sub_57_add_2_add_5_7/D0->disp_ctrl/sub_57_add_2_add_5_7/S0
                                          SLICE_R14C14D   D0_TO_F0_DELAY       0.450        16.818  2       
p_padB_N_538[5]                                           NET DELAY            3.364        20.182  1       
LessThan_686_i11_2_lut/B->LessThan_686_i11_2_lut/Z
                                          SLICE_R16C13D   D1_TO_F1_DELAY       0.450        20.632  1       
n11_adj_2442                                              NET DELAY            3.033        23.665  1       
i34884_4_lut/B->i34884_4_lut/Z            SLICE_R15C15A   C1_TO_F1_DELAY       0.477        24.142  1       
n38106                                                    NET DELAY            0.305        24.447  1       
i35121_4_lut/D->i35121_4_lut/Z            SLICE_R15C15B   C0_TO_F0_DELAY       0.477        24.924  1       
n38343                                                    NET DELAY            0.305        25.229  1       
i35122_3_lut/A->i35122_3_lut/Z            SLICE_R15C15B   C1_TO_F1_DELAY       0.477        25.706  1       
n38344                                                    NET DELAY            0.305        26.011  1       
i35100_3_lut/A->i35100_3_lut/Z            SLICE_R15C15C   C0_TO_F0_DELAY       0.477        26.488  1       
n38322                                                    NET DELAY            0.305        26.793  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R15C15C   C1_TO_F1_DELAY       0.450        27.243  2       
p_padB_N_537                                              NET DELAY            3.285        30.528  1       
disp_ctrl/i1_4_lut_adj_383/B->disp_ctrl/i1_4_lut_adj_383/Z
                                          SLICE_R18C14C   D1_TO_F1_DELAY       0.450        30.978  1       
disp_ctrl/p_padB_N_641                                    NET DELAY            2.768        33.746  1       
disp_ctrl/i1_4_lut_adj_377/C->disp_ctrl/i1_4_lut_adj_377/Z
                                          SLICE_R16C14C   D1_TO_F1_DELAY       0.450        34.196  1       
disp_ctrl/n4565                                           NET DELAY            2.172        36.368  1       
disp_ctrl/i1_4_lut_adj_376/B->disp_ctrl/i1_4_lut_adj_376/Z
                                          SLICE_R15C15D   D1_TO_F1_DELAY       0.450        36.818  4       
p_padB                                                    NET DELAY            2.172        38.990  1       
vga_ctrl/i2_4_lut_adj_409/B->vga_ctrl/i2_4_lut_adj_409/Z
                                          SLICE_R16C16B   D1_TO_F1_DELAY       0.450        39.440  1       
vga_ctrl/n6_adj_2384                                      NET DELAY            2.172        41.612  1       
vga_ctrl/i3_4_lut_adj_408/B->vga_ctrl/i3_4_lut_adj_408/Z
                                          SLICE_R16C16C   D1_TO_F1_DELAY       0.450        42.062  2       
vga_ctrl/n3296                                            NET DELAY            3.258        45.320  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : rst_gen_inst/rst_cnt__i18/Q
Path End         : col_ctrl/y_padB_i0_i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 1.127 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       38.474
-------------------------------------   ------
End-of-path arrival time( ns )          44.644

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{rst_gen_inst/rst_cnt__i17/CK   rst_gen_inst/rst_cnt__i18/CK}->rst_gen_inst/rst_cnt__i18/Q
                                          SLICE_R9C17B    CLK_TO_Q1_DELAY      1.391         7.561  2       
rst_gen_inst/rst_cnt[18]                                  NET DELAY            3.139        10.700  1       
rst_gen_inst/i4_4_lut/C->rst_gen_inst/i4_4_lut/Z
                                          SLICE_R11C16A   C0_TO_F0_DELAY       0.477        11.177  1       
rst_gen_inst/n10                                          NET DELAY            0.305        11.482  1       
rst_gen_inst/i1_4_lut/C->rst_gen_inst/i1_4_lut/Z
                                          SLICE_R11C16A   C1_TO_F1_DELAY       0.450        11.932  2       
rst_gen_inst/n14_c                                        NET DELAY            2.490        14.422  1       
rst_gen_inst/i10_4_lut/D->rst_gen_inst/i10_4_lut/Z
                                          SLICE_R11C17D   B0_TO_F0_DELAY       0.450        14.872  1       
rst_gen_inst/n23                                          NET DELAY            2.172        17.044  1       
rst_gen_inst/i12_3_lut/A->rst_gen_inst/i12_3_lut/Z
                                          SLICE_R10C17B   D0_TO_F0_DELAY       0.477        17.521  2       
n33374                                                    NET DELAY            0.305        17.826  1       
rst_gen_inst/i2_3_lut_4_lut/C->rst_gen_inst/i2_3_lut_4_lut/Z
                                          SLICE_R10C17B   C1_TO_F1_DELAY       0.450        18.276  29      
rst_n                                                     NET DELAY            3.285        21.561  1       
enable_gen/i1_2_lut/A->enable_gen/i1_2_lut/Z
                                          SLICE_R14C17B   D0_TO_F0_DELAY       0.450        22.011  25      
total_reset                                               NET DELAY            4.397        26.408  1       
col_ctrl/i456_3_lut_4_lut/D->col_ctrl/i456_3_lut_4_lut/Z
                                          SLICE_R13C13C   D0_TO_F0_DELAY       0.450        26.858  3       
col_ctrl/n778                                             NET DELAY            3.669        30.527  1       
col_ctrl/i3_4_lut_adj_281/A->col_ctrl/i3_4_lut_adj_281/Z
                                          SLICE_R12C16B   A0_TO_F0_DELAY       0.450        30.977  11      
col_ctrl/n1188                                            NET DELAY            2.556        33.533  1       
col_ctrl/i634_2_lut/B->col_ctrl/i634_2_lut/Z
                                          SLICE_R12C16D   A0_TO_F0_DELAY       0.450        33.983  1       
col_ctrl/n1261                                            NET DELAY            4.225        38.208  1       
col_ctrl/add_28006_3/C0->col_ctrl/add_28006_3/CO0
                                          SLICE_R10C12B   C0_TO_COUT0_DELAY    0.344        38.552  2       
col_ctrl/n41266                                           NET DELAY            0.000        38.552  1       
col_ctrl/add_28006_3/CI1->col_ctrl/add_28006_3/CO1
                                          SLICE_R10C12B   CIN1_TO_COUT1_DELAY  0.278        38.830  2       
col_ctrl/n29935                                           NET DELAY            0.000        38.830  1       
col_ctrl/add_28006_5/CI0->col_ctrl/add_28006_5/CO0
                                          SLICE_R10C12C   CIN0_TO_COUT0_DELAY  0.278        39.108  2       
col_ctrl/n41269                                           NET DELAY            0.000        39.108  1       
col_ctrl/add_28006_5/CI1->col_ctrl/add_28006_5/CO1
                                          SLICE_R10C12C   CIN1_TO_COUT1_DELAY  0.278        39.386  2       
col_ctrl/n29937                                           NET DELAY            0.000        39.386  1       
col_ctrl/add_28006_7/CI0->col_ctrl/add_28006_7/CO0
                                          SLICE_R10C12D   CIN0_TO_COUT0_DELAY  0.278        39.664  2       
col_ctrl/n41272                                           NET DELAY            0.000        39.664  1       
col_ctrl/add_28006_7/CI1->col_ctrl/add_28006_7/CO1
                                          SLICE_R10C12D   CIN1_TO_COUT1_DELAY  0.278        39.942  2       
col_ctrl/n29939                                           NET DELAY            1.219        41.161  1       
col_ctrl/add_28006_9/D0->col_ctrl/add_28006_9/S0
                                          SLICE_R10C13A   D0_TO_F0_DELAY       0.450        41.611  1       
col_ctrl/n62_adj_2234[8]                                  NET DELAY            2.556        44.167  1       
col_ctrl/mux_593_i8_3_lut_4_lut/A->col_ctrl/mux_593_i8_3_lut_4_lut/Z
                                          SLICE_R11C13C   A1_TO_F1_DELAY       0.477        44.644  1       
col_ctrl/n1097[7]                                         NET DELAY            0.000        44.644  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/Astatus__i0/Q
Path End         : col_ctrl/Bstatus__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 2.201 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       37.069
-------------------------------------   ------
End-of-path arrival time( ns )          43.239

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/Astatus__i0/CK   col_ctrl/Astatus__i1/CK}->col_ctrl/Astatus__i0/Q
                                          SLICE_R13C20D   CLK_TO_Q0_DELAY      1.391         7.561  23      
Astatus[0]                                                NET DELAY            4.967        12.528  1       
col_ctrl/equal_36_i5_2_lut_3_lut/C->col_ctrl/equal_36_i5_2_lut_3_lut/Z
                                          SLICE_R23C17C   A0_TO_F0_DELAY       0.450        12.978  6       
n5                                                        NET DELAY            2.556        15.534  1       
col_ctrl/i9563_4_lut_4_lut/D->col_ctrl/i9563_4_lut_4_lut/Z
                                          SLICE_R23C17C   A1_TO_F1_DELAY       0.450        15.984  1       
col_ctrl/n1005[1]                                         NET DELAY            2.437        18.421  1       
col_ctrl/add_2491_1/C1->col_ctrl/add_2491_1/CO1
                                          SLICE_R24C17A   C1_TO_COUT1_DELAY    0.344        18.765  2       
col_ctrl/n29611                                           NET DELAY            0.000        18.765  1       
col_ctrl/add_2491_3/CI0->col_ctrl/add_2491_3/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        19.043  2       
col_ctrl/n41200                                           NET DELAY            0.000        19.043  1       
col_ctrl/add_2491_3/CI1->col_ctrl/add_2491_3/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        19.321  2       
col_ctrl/n29613                                           NET DELAY            0.000        19.321  1       
col_ctrl/add_2491_5/CI0->col_ctrl/add_2491_5/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        19.599  2       
col_ctrl/n41203                                           NET DELAY            0.000        19.599  1       
col_ctrl/add_2491_5/CI1->col_ctrl/add_2491_5/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        19.877  2       
col_ctrl/n29615                                           NET DELAY            0.000        19.877  1       
col_ctrl/add_2491_7/CI0->col_ctrl/add_2491_7/CO0
                                          SLICE_R24C17D   CIN0_TO_COUT0_DELAY  0.278        20.155  2       
col_ctrl/n41206                                           NET DELAY            0.000        20.155  1       
col_ctrl/add_2491_7/D1->col_ctrl/add_2491_7/S1
                                          SLICE_R24C17D   D1_TO_F1_DELAY       0.450        20.605  1       
power_en_N_1965[7]                                        NET DELAY            2.490        23.095  1       
i5_4_lut_adj_456/B->i5_4_lut_adj_456/Z    SLICE_R24C18D   B0_TO_F0_DELAY       0.477        23.572  1       
n12_adj_2510                                              NET DELAY            0.305        23.877  1       
i6_4_lut_adj_455/B->i6_4_lut_adj_455/Z    SLICE_R24C18D   C1_TO_F1_DELAY       0.450        24.327  1       
n34552                                                    NET DELAY            2.556        26.883  1       
i2_4_lut_adj_454/C->i2_4_lut_adj_454/Z    SLICE_R24C18B   A0_TO_F0_DELAY       0.450        27.333  1       
power_en_N_1964                                           NET DELAY            4.318        31.651  1       
col_ctrl/i6_4_lut/D->col_ctrl/i6_4_lut/Z  SLICE_R12C21B   D1_TO_F1_DELAY       0.450        32.101  5       
col_ctrl/power_en_N_1958                                  NET DELAY            3.152        35.253  1       
col_ctrl/i953_3_lut/C->col_ctrl/i953_3_lut/Z
                                          SLICE_R13C21C   A1_TO_F1_DELAY       0.477        35.730  2       
col_ctrl/n11861                                           NET DELAY            0.305        36.035  1       
col_ctrl/i1_3_lut/C->col_ctrl/i1_3_lut/Z  SLICE_R13C21D   C0_TO_F0_DELAY       0.450        36.485  2       
col_ctrl/n33441                                           NET DELAY            3.086        39.571  1       
col_ctrl/i35682_4_lut/C->col_ctrl/i35682_4_lut/Z
                                          SLICE_R12C19C   B1_TO_F1_DELAY       0.450        40.021  3       
col_ctrl/n2060                                            NET DELAY            3.218        43.239  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/Astatus__i0/Q
Path End         : col_ctrl/Bstatus__i1/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 2.201 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       37.069
-------------------------------------   ------
End-of-path arrival time( ns )          43.239

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/Astatus__i0/CK   col_ctrl/Astatus__i1/CK}->col_ctrl/Astatus__i0/Q
                                          SLICE_R13C20D   CLK_TO_Q0_DELAY      1.391         7.561  23      
Astatus[0]                                                NET DELAY            4.967        12.528  1       
col_ctrl/equal_36_i5_2_lut_3_lut/C->col_ctrl/equal_36_i5_2_lut_3_lut/Z
                                          SLICE_R23C17C   A0_TO_F0_DELAY       0.450        12.978  6       
n5                                                        NET DELAY            2.556        15.534  1       
col_ctrl/i9563_4_lut_4_lut/D->col_ctrl/i9563_4_lut_4_lut/Z
                                          SLICE_R23C17C   A1_TO_F1_DELAY       0.450        15.984  1       
col_ctrl/n1005[1]                                         NET DELAY            2.437        18.421  1       
col_ctrl/add_2491_1/C1->col_ctrl/add_2491_1/CO1
                                          SLICE_R24C17A   C1_TO_COUT1_DELAY    0.344        18.765  2       
col_ctrl/n29611                                           NET DELAY            0.000        18.765  1       
col_ctrl/add_2491_3/CI0->col_ctrl/add_2491_3/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        19.043  2       
col_ctrl/n41200                                           NET DELAY            0.000        19.043  1       
col_ctrl/add_2491_3/CI1->col_ctrl/add_2491_3/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        19.321  2       
col_ctrl/n29613                                           NET DELAY            0.000        19.321  1       
col_ctrl/add_2491_5/CI0->col_ctrl/add_2491_5/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        19.599  2       
col_ctrl/n41203                                           NET DELAY            0.000        19.599  1       
col_ctrl/add_2491_5/CI1->col_ctrl/add_2491_5/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        19.877  2       
col_ctrl/n29615                                           NET DELAY            0.000        19.877  1       
col_ctrl/add_2491_7/CI0->col_ctrl/add_2491_7/CO0
                                          SLICE_R24C17D   CIN0_TO_COUT0_DELAY  0.278        20.155  2       
col_ctrl/n41206                                           NET DELAY            0.000        20.155  1       
col_ctrl/add_2491_7/D1->col_ctrl/add_2491_7/S1
                                          SLICE_R24C17D   D1_TO_F1_DELAY       0.450        20.605  1       
power_en_N_1965[7]                                        NET DELAY            2.490        23.095  1       
i5_4_lut_adj_456/B->i5_4_lut_adj_456/Z    SLICE_R24C18D   B0_TO_F0_DELAY       0.477        23.572  1       
n12_adj_2510                                              NET DELAY            0.305        23.877  1       
i6_4_lut_adj_455/B->i6_4_lut_adj_455/Z    SLICE_R24C18D   C1_TO_F1_DELAY       0.450        24.327  1       
n34552                                                    NET DELAY            2.556        26.883  1       
i2_4_lut_adj_454/C->i2_4_lut_adj_454/Z    SLICE_R24C18B   A0_TO_F0_DELAY       0.450        27.333  1       
power_en_N_1964                                           NET DELAY            4.318        31.651  1       
col_ctrl/i6_4_lut/D->col_ctrl/i6_4_lut/Z  SLICE_R12C21B   D1_TO_F1_DELAY       0.450        32.101  5       
col_ctrl/power_en_N_1958                                  NET DELAY            3.152        35.253  1       
col_ctrl/i953_3_lut/C->col_ctrl/i953_3_lut/Z
                                          SLICE_R13C21C   A1_TO_F1_DELAY       0.477        35.730  2       
col_ctrl/n11861                                           NET DELAY            0.305        36.035  1       
col_ctrl/i1_3_lut/C->col_ctrl/i1_3_lut/Z  SLICE_R13C21D   C0_TO_F0_DELAY       0.450        36.485  2       
col_ctrl/n33441                                           NET DELAY            3.086        39.571  1       
col_ctrl/i35682_4_lut/C->col_ctrl/i35682_4_lut/Z
                                          SLICE_R12C19C   B1_TO_F1_DELAY       0.450        40.021  3       
col_ctrl/n2060                                            NET DELAY            3.218        43.239  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/Astatus__i0/Q
Path End         : col_ctrl/Bstatus__i2/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 2.201 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       37.069
-------------------------------------   ------
End-of-path arrival time( ns )          43.239

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/Astatus__i0/CK   col_ctrl/Astatus__i1/CK}->col_ctrl/Astatus__i0/Q
                                          SLICE_R13C20D   CLK_TO_Q0_DELAY      1.391         7.561  23      
Astatus[0]                                                NET DELAY            4.967        12.528  1       
col_ctrl/equal_36_i5_2_lut_3_lut/C->col_ctrl/equal_36_i5_2_lut_3_lut/Z
                                          SLICE_R23C17C   A0_TO_F0_DELAY       0.450        12.978  6       
n5                                                        NET DELAY            2.556        15.534  1       
col_ctrl/i9563_4_lut_4_lut/D->col_ctrl/i9563_4_lut_4_lut/Z
                                          SLICE_R23C17C   A1_TO_F1_DELAY       0.450        15.984  1       
col_ctrl/n1005[1]                                         NET DELAY            2.437        18.421  1       
col_ctrl/add_2491_1/C1->col_ctrl/add_2491_1/CO1
                                          SLICE_R24C17A   C1_TO_COUT1_DELAY    0.344        18.765  2       
col_ctrl/n29611                                           NET DELAY            0.000        18.765  1       
col_ctrl/add_2491_3/CI0->col_ctrl/add_2491_3/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        19.043  2       
col_ctrl/n41200                                           NET DELAY            0.000        19.043  1       
col_ctrl/add_2491_3/CI1->col_ctrl/add_2491_3/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        19.321  2       
col_ctrl/n29613                                           NET DELAY            0.000        19.321  1       
col_ctrl/add_2491_5/CI0->col_ctrl/add_2491_5/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        19.599  2       
col_ctrl/n41203                                           NET DELAY            0.000        19.599  1       
col_ctrl/add_2491_5/CI1->col_ctrl/add_2491_5/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        19.877  2       
col_ctrl/n29615                                           NET DELAY            0.000        19.877  1       
col_ctrl/add_2491_7/CI0->col_ctrl/add_2491_7/CO0
                                          SLICE_R24C17D   CIN0_TO_COUT0_DELAY  0.278        20.155  2       
col_ctrl/n41206                                           NET DELAY            0.000        20.155  1       
col_ctrl/add_2491_7/D1->col_ctrl/add_2491_7/S1
                                          SLICE_R24C17D   D1_TO_F1_DELAY       0.450        20.605  1       
power_en_N_1965[7]                                        NET DELAY            2.490        23.095  1       
i5_4_lut_adj_456/B->i5_4_lut_adj_456/Z    SLICE_R24C18D   B0_TO_F0_DELAY       0.477        23.572  1       
n12_adj_2510                                              NET DELAY            0.305        23.877  1       
i6_4_lut_adj_455/B->i6_4_lut_adj_455/Z    SLICE_R24C18D   C1_TO_F1_DELAY       0.450        24.327  1       
n34552                                                    NET DELAY            2.556        26.883  1       
i2_4_lut_adj_454/C->i2_4_lut_adj_454/Z    SLICE_R24C18B   A0_TO_F0_DELAY       0.450        27.333  1       
power_en_N_1964                                           NET DELAY            4.318        31.651  1       
col_ctrl/i6_4_lut/D->col_ctrl/i6_4_lut/Z  SLICE_R12C21B   D1_TO_F1_DELAY       0.450        32.101  5       
col_ctrl/power_en_N_1958                                  NET DELAY            3.152        35.253  1       
col_ctrl/i953_3_lut/C->col_ctrl/i953_3_lut/Z
                                          SLICE_R13C21C   A1_TO_F1_DELAY       0.477        35.730  2       
col_ctrl/n11861                                           NET DELAY            0.305        36.035  1       
col_ctrl/i1_3_lut/C->col_ctrl/i1_3_lut/Z  SLICE_R13C21D   C0_TO_F0_DELAY       0.450        36.485  2       
col_ctrl/n33441                                           NET DELAY            3.086        39.571  1       
col_ctrl/i35682_4_lut/C->col_ctrl/i35682_4_lut/Z
                                          SLICE_R12C19C   B1_TO_F1_DELAY       0.450        40.021  3       
col_ctrl/n2060                                            NET DELAY            3.218        43.239  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : rst_gen_inst/rst_cnt__i18/Q
Path End         : col_ctrl/y_padB_i0_i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 2.796 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       36.805
-------------------------------------   ------
End-of-path arrival time( ns )          42.975

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{rst_gen_inst/rst_cnt__i17/CK   rst_gen_inst/rst_cnt__i18/CK}->rst_gen_inst/rst_cnt__i18/Q
                                          SLICE_R9C17B    CLK_TO_Q1_DELAY      1.391         7.561  2       
rst_gen_inst/rst_cnt[18]                                  NET DELAY            3.139        10.700  1       
rst_gen_inst/i4_4_lut/C->rst_gen_inst/i4_4_lut/Z
                                          SLICE_R11C16A   C0_TO_F0_DELAY       0.477        11.177  1       
rst_gen_inst/n10                                          NET DELAY            0.305        11.482  1       
rst_gen_inst/i1_4_lut/C->rst_gen_inst/i1_4_lut/Z
                                          SLICE_R11C16A   C1_TO_F1_DELAY       0.450        11.932  2       
rst_gen_inst/n14_c                                        NET DELAY            2.490        14.422  1       
rst_gen_inst/i10_4_lut/D->rst_gen_inst/i10_4_lut/Z
                                          SLICE_R11C17D   B0_TO_F0_DELAY       0.450        14.872  1       
rst_gen_inst/n23                                          NET DELAY            2.172        17.044  1       
rst_gen_inst/i12_3_lut/A->rst_gen_inst/i12_3_lut/Z
                                          SLICE_R10C17B   D0_TO_F0_DELAY       0.477        17.521  2       
n33374                                                    NET DELAY            0.305        17.826  1       
rst_gen_inst/i2_3_lut_4_lut/C->rst_gen_inst/i2_3_lut_4_lut/Z
                                          SLICE_R10C17B   C1_TO_F1_DELAY       0.450        18.276  29      
rst_n                                                     NET DELAY            3.285        21.561  1       
enable_gen/i1_2_lut/A->enable_gen/i1_2_lut/Z
                                          SLICE_R14C17B   D0_TO_F0_DELAY       0.450        22.011  25      
total_reset                                               NET DELAY            4.397        26.408  1       
col_ctrl/i456_3_lut_4_lut/D->col_ctrl/i456_3_lut_4_lut/Z
                                          SLICE_R13C13C   D0_TO_F0_DELAY       0.450        26.858  3       
col_ctrl/n778                                             NET DELAY            3.669        30.527  1       
col_ctrl/i3_4_lut_adj_281/A->col_ctrl/i3_4_lut_adj_281/Z
                                          SLICE_R12C16B   A0_TO_F0_DELAY       0.450        30.977  11      
col_ctrl/n1188                                            NET DELAY            2.556        33.533  1       
col_ctrl/i634_2_lut/B->col_ctrl/i634_2_lut/Z
                                          SLICE_R12C16D   A0_TO_F0_DELAY       0.450        33.983  1       
col_ctrl/n1261                                            NET DELAY            4.225        38.208  1       
col_ctrl/add_28006_3/C0->col_ctrl/add_28006_3/CO0
                                          SLICE_R10C12B   C0_TO_COUT0_DELAY    0.344        38.552  2       
col_ctrl/n41266                                           NET DELAY            0.000        38.552  1       
col_ctrl/add_28006_3/CI1->col_ctrl/add_28006_3/CO1
                                          SLICE_R10C12B   CIN1_TO_COUT1_DELAY  0.278        38.830  2       
col_ctrl/n29935                                           NET DELAY            0.662        39.492  1       
col_ctrl/add_28006_5/D0->col_ctrl/add_28006_5/S0
                                          SLICE_R10C12C   D0_TO_F0_DELAY       0.450        39.942  1       
col_ctrl/n62_adj_2234[4]                                  NET DELAY            2.556        42.498  1       
col_ctrl/mux_593_i4_3_lut_4_lut/A->col_ctrl/mux_593_i4_3_lut_4_lut/Z
                                          SLICE_R11C12C   A1_TO_F1_DELAY       0.477        42.975  1       
col_ctrl/n1097[3]                                         NET DELAY            0.000        42.975  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
508 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padB_i0_i0/Q
Path End         : col_ctrl/y_padB_i0_i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
col_ctrl/y_padB_i0_i0/CK->col_ctrl/y_padB_i0_i0/Q
                                          SLICE_R13C13D   CLK_TO_Q0_DELAY  1.391         7.561  12      
p_padB_N_645[0]                                           NET DELAY        1.271         8.832  1       
SLICE_294/D0->SLICE_294/F0                SLICE_R13C13D   D0_TO_F0_DELAY   0.450         9.282  1       
p_padB_N_645[0]/sig_004/FeedThruLUT                       NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/power_type_1083__i0/Q
Path End         : col_ctrl/power_type_1083__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/power_type_1083__i0/CK   col_ctrl/power_type_1083__i1/CK}->col_ctrl/power_type_1083__i0/Q
                                          SLICE_R13C19D   CLK_TO_Q0_DELAY  1.391         7.561  7       
col_ctrl/power_type[0]                                    NET DELAY        1.271         8.832  1       
SLICE_250/D1->SLICE_250/F1                SLICE_R13C19D   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n17_adj_2235[1]                                  NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/buzzcount_1082__i0/Q
Path End         : col_ctrl/buzzcount_1082__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/buzzcount_1082__i0/CK   col_ctrl/buzzcount_1082__i1/CK}->col_ctrl/buzzcount_1082__i0/Q
                                          SLICE_R16C24B   CLK_TO_Q0_DELAY  1.391         7.561  4       
col_ctrl/buzzcount[0]                                     NET DELAY        1.271         8.832  1       
col_ctrl/i28018_2_lut_3_lut_4_lut/D->col_ctrl/i28018_2_lut_3_lut_4_lut/Z
                                          SLICE_R16C24B   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n25[1]                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/power_type_1083__i2/Q
Path End         : col_ctrl/power_type_1083__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
col_ctrl/power_type_1083__i2/CK->col_ctrl/power_type_1083__i2/Q
                                          SLICE_R13C19A   CLK_TO_Q1_DELAY  1.391         7.561  6       
col_ctrl/power_type[2]                                    NET DELAY        1.271         8.832  1       
col_ctrl/i28060_4_lut_4_lut/D->col_ctrl/i28060_4_lut_4_lut/Z
                                          SLICE_R13C19A   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n17_adj_2235[2]                                  NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/buzzcount_1082__i3/Q
Path End         : col_ctrl/buzzcount_1082__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/buzzcount_1082__i2/CK   col_ctrl/buzzcount_1082__i3/CK}->col_ctrl/buzzcount_1082__i3/Q
                                          SLICE_R16C24A   CLK_TO_Q1_DELAY  1.391         7.561  4       
col_ctrl/buzzcount[3]                                     NET DELAY        1.271         8.832  1       
col_ctrl/i28032_2_lut_3_lut/C->col_ctrl/i28032_2_lut_3_lut/Z
                                          SLICE_R16C24A   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n25[3]                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/buzzcount_1082__i2/Q
Path End         : col_ctrl/buzzcount_1082__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/buzzcount_1082__i2/CK   col_ctrl/buzzcount_1082__i3/CK}->col_ctrl/buzzcount_1082__i2/Q
                                          SLICE_R16C24A   CLK_TO_Q0_DELAY  1.391         7.561  5       
col_ctrl/buzzcount[2]                                     NET DELAY        1.271         8.832  1       
col_ctrl/i28025_2_lut/A->col_ctrl/i28025_2_lut/Z
                                          SLICE_R16C24A   D0_TO_F0_DELAY   0.450         9.282  1       
col_ctrl/n25[2]                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/scrA_1084__i2/Q
Path End         : col_ctrl/scrA_1084__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
col_ctrl/scrA_1084__i2/CK->col_ctrl/scrA_1084__i2/Q
                                          SLICE_R17C19A   CLK_TO_Q0_DELAY  1.391         7.561  4       
scrA[2]                                                   NET DELAY        1.271         8.832  1       
col_ctrl/i28081_3_lut_4_lut/D->col_ctrl/i28081_3_lut_4_lut/Z
                                          SLICE_R17C19A   D0_TO_F0_DELAY   0.450         9.282  1       
col_ctrl/n17_adj_2236[2]                                  NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/scrA_1084__i0/Q
Path End         : col_ctrl/scrA_1084__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/scrA_1084__i0/CK   col_ctrl/scrA_1084__i1/CK}->col_ctrl/scrA_1084__i0/Q
                                          SLICE_R17C19D   CLK_TO_Q0_DELAY  1.391         7.561  6       
scrA[0]                                                   NET DELAY        1.271         8.832  1       
col_ctrl/i28074_2_lut_3_lut/B->col_ctrl/i28074_2_lut_3_lut/Z
                                          SLICE_R17C19D   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n17_adj_2236[1]                                  NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/scrB_1085__i0/Q
Path End         : col_ctrl/scrB_1085__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/scrB_1085__i0/CK   col_ctrl/scrB_1085__i1/CK}->col_ctrl/scrB_1085__i0/Q
                                          SLICE_R19C20B   CLK_TO_Q0_DELAY  1.391         7.561  7       
scrB[0]                                                   NET DELAY        1.271         8.832  1       
col_ctrl/i28102_3_lut_4_lut/B->col_ctrl/i28102_3_lut_4_lut/Z
                                          SLICE_R19C20C   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n17[2]                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/scrB_1085__i0/Q
Path End         : col_ctrl/scrB_1085__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/scrB_1085__i0/CK   col_ctrl/scrB_1085__i1/CK}->col_ctrl/scrB_1085__i0/Q
                                          SLICE_R19C20B   CLK_TO_Q0_DELAY  1.391         7.561  7       
scrB[0]                                                   NET DELAY        1.271         8.832  1       
col_ctrl/i28095_2_lut_3_lut/B->col_ctrl/i28095_2_lut_3_lut/Z
                                          SLICE_R19C20B   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n17[1]                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  156     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  156     
clk                                                       NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

