// Seed: 2849613873
`default_nettype id_2
module module_0 (
    input id_0,
    input reg id_1,
    input logic id_2
);
  always @(posedge id_0 == id_0) begin
    id_3 <= id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_1 = "";
  logic id_3;
endmodule
