// Seed: 951842717
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  assign module_1.id_9 = 0;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire ["" : -1] id_18;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input wand id_3,
    input tri1 id_4,
    inout tri1 id_5,
    output wor id_6,
    output wor id_7,
    output uwire id_8,
    input wand id_9,
    input uwire id_10,
    output supply1 id_11,
    input uwire id_12
);
  logic id_14;
  wire  id_15;
  ;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_15,
      id_14,
      id_15,
      id_14,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_14
  );
  always disable id_16;
endmodule
