# üü¢ VGA Matrix Text on FPGA (Basys 2 / Spartan-3E)

> **FOLLOW THE WHITE RABBIT** üêá
>
> –ú–∏–Ω–∏–º–∞–ª—å–Ω—ã–π, –Ω–æ –ø–æ–∫–∞–∑–∞—Ç–µ–ª—å–Ω—ã–π –ø—Ä–æ–µ–∫—Ç –ø–æ –≥–µ–Ω–µ—Ä–∞—Ü–∏–∏ VGA-—Å–∏–≥–Ω–∞–ª–∞ –Ω–∞ FPGA.
> –ù–∏–∫–∞–∫–∏—Ö CPU, –û–° –∏–ª–∏ –≤–∏–¥–µ–æ–∫–∞—Ä—Ç ‚Äî —Ç–æ–ª—å–∫–æ –ª–æ–≥–∏–∫–∞, —Ç–∞–π–º–∏–Ω–≥–∏ –∏ —Ç–∞–∫—Ç–æ–≤—ã–π —Å–∏–≥–Ω–∞–ª.

---

## üìå –û –ø—Ä–æ–µ–∫—Ç–µ

–≠—Ç–æ—Ç —Ä–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–π —Å–æ–¥–µ—Ä–∂–∏—Ç —É—á–µ–±–Ω—ã–π –ø—Ä–æ–µ–∫—Ç –¥–ª—è –ø–ª–∞—Ç—ã **Digilent Basys 2**
—Å FPGA **Spartan‚Äë3E (XC3S100E)**. –ü—Ä–æ–µ–∫—Ç –¥–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É–µ—Ç:

* –∞–ø–ø–∞—Ä–∞—Ç–Ω—É—é –≥–µ–Ω–µ—Ä–∞—Ü–∏—é VGA‚Äë—Å–∏–≥–Ω–∞–ª–∞ (640√ó480 @ 60 –ì—Ü)
* –≤—ã–≤–æ–¥ —Ç–µ–∫—Å—Ç–∞ **"FOLLOW THE WHITE RABBIT"** –≤ —Å—Ç–∏–ª–µ *–ú–∞—Ç—Ä–∏—Ü—ã*
* —Ä–∞–±–æ—Ç—É —Å—Ç—Ä–æ–≥–æ –Ω–∞ –æ–¥–Ω–æ–º —Ç–∞–∫—Ç–æ–≤–æ–º —Å–∏–≥–Ω–∞–ª–µ (50 –ú–ì—Ü)
* –∫–æ—Ä—Ä–µ–∫—Ç–Ω—ã–π –ø–æ–¥—Ö–æ–¥ –±–µ–∑ DCM –∏ –±–µ–∑ ¬´—Å–∞–º–æ–¥–µ–ª—å–Ω—ã—Ö¬ª –∫–ª–æ–∫–æ–≤

–ü—Ä–æ–µ–∫—Ç —Å–ø–µ—Ü–∏–∞–ª—å–Ω–æ —Å–¥–µ–ª–∞–Ω **–º–∞–∫—Å–∏–º–∞–ª—å–Ω–æ –ø—Ä–æ–∑—Ä–∞—á–Ω—ã–º** ‚Äî –µ–≥–æ —É–¥–æ–±–Ω–æ —Ä–∞–∑–±–∏—Ä–∞—Ç—å
–Ω–∞ –∑–∞–Ω—è—Ç–∏—è—Ö –ø–æ —Ü–∏—Ñ—Ä–æ–≤–æ–π —Å—Ö–µ–º–æ—Ç–µ—Ö–Ω–∏–∫–µ –∏ FPGA.

---

## üß† –ö–ª—é—á–µ–≤–∞—è –∏–¥–µ—è

FPGA —Å–∞–º–∞ —Ñ–æ—Ä–º–∏—Ä—É–µ—Ç –≤–∏–¥–µ–æ—Å–∏–≥–Ω–∞–ª:

* –≥–æ—Ä–∏–∑–æ–Ω—Ç–∞–ª—å–Ω—É—é –∏ –≤–µ—Ä—Ç–∏–∫–∞–ª—å–Ω—É—é —Ä–∞–∑–≤—ë—Ä—Ç–∫—É
* —Å–∏–Ω—Ö—Ä–æ–∏–º–ø—É–ª—å—Å—ã `HS` –∏ `VS`
* —Å–æ—Å—Ç–æ—è–Ω–∏–µ –∫–∞–∂–¥–æ–≥–æ –ø–∏–∫—Å–µ–ª—è
* —Å–∏–º–≤–æ–ª—ã –±–µ—Ä—É—Ç—Å—è –∏–∑ ROM‚Äë—Ç–∞–±–ª–∏—Ü—ã —à—Ä–∏—Ñ—Ç–∞

–ö–∞–∂–¥—ã–π –ø–∏–∫—Å–µ–ª—å –Ω–∞ —ç–∫—Ä–∞–Ω–µ ‚Äî —Ä–µ–∑—É–ª—å—Ç–∞—Ç –ª–æ–≥–∏—á–µ—Å–∫–æ–≥–æ –≤—ã—Ä–∞–∂–µ–Ω–∏—è.

> –≠—Ç–æ –Ω–µ ¬´–∫–∞—Ä—Ç–∏–Ω–∫–∞¬ª, —ç—Ç–æ **—Ä–µ–∞–ª—å–Ω–æ—Å—Ç—å, —Å–æ–±—Ä–∞–Ω–Ω–∞—è –∏–∑ —Ç–∞–∫—Ç–æ–≤**.

---

## üñ• –ü–∞—Ä–∞–º–µ—Ç—Ä—ã VGA

| –ü–∞—Ä–∞–º–µ—Ç—Ä    | –ó–Ω–∞—á–µ–Ω–∏–µ                     |
| ----------- | ---------------------------- |
| –†–∞–∑—Ä–µ—à–µ–Ω–∏–µ  | 640 √ó 480                    |
| –ß–∞—Å—Ç–æ—Ç–∞     | ~60 –ì—Ü                       |
| Pixel clock | ~25 –ú–ì—Ü (—á–µ—Ä–µ–∑ pixel‚Äëenable) |
| –¶–≤–µ—Ç        | –º–æ–Ω–æ—Ö—Ä–æ–º–Ω—ã–π –∑–µ–ª—ë–Ω—ã–π          |

---

## üìÇ –°–æ—Å—Ç–∞–≤ –ø—Ä–æ–µ–∫—Ç–∞

* `vga_matrix_text.vhd` ‚Äî **top‚Äëlevel –º–æ–¥—É–ª—å** (VGA + —Ç–µ–∫—Å—Ç)
* `vga_matrix_text_tb.vhd` ‚Äî —Ç–µ—Å—Ç–±–µ–Ω—á –¥–ª—è ISim (Behavioral Simulation)
* `Basys2_100_250General.ucf` ‚Äî UCF —Å **—Ç–æ–ª—å–∫–æ –∏—Å–ø–æ–ª—å–∑—É–µ–º—ã–º–∏ –ø–∏–Ω–∞–º–∏**
* `vga_matrix_text.xise` ‚Äî —Ñ–∞–π–ª –ø—Ä–æ–µ–∫—Ç–∞ Xilinx ISE

> ‚ö†Ô∏è –ì–µ–Ω–µ—Ä–∞—Ç–æ—Ä –ø—Ä–æ–µ–∫—Ç–æ–≤ –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏ –ø–µ—Ä–µ–∏–º–µ–Ω–æ–≤—ã–≤–∞–µ—Ç —Ñ–∞–π–ª—ã –ø–æ–¥ –∏–º—è –ø—Ä–æ–µ–∫—Ç–∞.
> –ù–∞–ø—Ä–∏–º–µ—Ä: `P05_VGA_Text.vhd`, `P05_VGA_Text_tb.vhd`.

---

## üöÄ –ë—ã—Å—Ç—Ä—ã–π —Å—Ç–∞—Ä—Ç (Xilinx ISE)

1. –û—Ç–∫—Ä–æ–π—Ç–µ —Ñ–∞–π–ª `*.xise` –≤ **Xilinx ISE Project Navigator**.
2. –ü—Ä–æ–≤–µ—Ä—å—Ç–µ –Ω–∞—Å—Ç—Ä–æ–π–∫–∏ –ø—Ä–æ—à–∏–≤–∫–∏:
   `Generate Programming File ‚Üí Process Properties ‚Üí Startup Options ‚Üí FPGA Start‚ÄëUp Clock = JTAG Clock`.
3. –ó–∞–ø—É—Å—Ç–∏—Ç–µ —Å–±–æ—Ä–∫—É:

   * `Synthesize`
   * `Implement Design`
   * `Generate Programming File`
4. –ü—Ä–æ—à–µ–π—Ç–µ `.bit` —Ñ–∞–π–ª —á–µ—Ä–µ–∑ **Digilent Adept**.
5. –ü–æ–¥–∫–ª—é—á–∏—Ç–µ VGA‚Äë–º–æ–Ω–∏—Ç–æ—Ä ‚Äî —Ç–µ–∫—Å—Ç –ø–æ—è–≤–∏—Ç—Å—è –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏.

---

## üß™ –°–∏–º—É–ª—è—Ü–∏—è (ISim)

–¢–µ—Å—Ç–±–µ–Ω—á —Ä–∞—Å–ø–æ–ª–æ–∂–µ–Ω —Ä—è–¥–æ–º —Å top‚Äë–º–æ–¥—É–ª–µ–º: `*_tb.vhd`.

–ü–æ—Ä—è–¥–æ–∫:

1. –ü–µ—Ä–µ–∫–ª—é—á–∏—Ç–µ—Å—å –≤ **Simulation View**.
2. –£–±–µ–¥–∏—Ç–µ—Å—å, —á—Ç–æ —Ç–µ—Å—Ç–±–µ–Ω—á –≤—ã–±—Ä–∞–Ω –∫–∞–∫ **Top for Behavioral Simulation**.
3. –ó–∞–ø—É—Å—Ç–∏—Ç–µ `Simulate Behavioral Model`.

üí° –ü–æ–¥—Å–∫–∞–∑–∫–∏:

* –ø–æ —É–º–æ–ª—á–∞–Ω–∏—é –≤—Ä–µ–º—è —Å–∏–º—É–ª—è—Ü–∏–∏ –º–æ–∂–µ—Ç –±—ã—Ç—å —Å–ª–∏—à–∫–æ–º –º–∞–ª–µ–Ω—å–∫–∏–º (–Ω–∞–ø—Ä–∏–º–µ—Ä 1000 ns)
* `U` / `X` –≤ –≤–æ–ª–Ω–æ–≤—ã—Ö –¥–∏–∞–≥—Ä–∞–º–º–∞—Ö –æ–±—ã—á–Ω–æ –æ–∑–Ω–∞—á–∞—é—Ç –Ω–µ–∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–Ω—ã–µ —Å–∏–≥–Ω–∞–ª—ã

---

## ‚úçÔ∏è –°—Ç–∏–ª—å –∏ –¥–æ–≥–æ–≤–æ—Ä—ë–Ω–Ω–æ—Å—Ç–∏ VHDL

* –æ–¥–∏–Ω –≥–ª–æ–±–∞–ª—å–Ω—ã–π —Ç–∞–∫—Ç–æ–≤—ã–π —Å–∏–≥–Ω–∞–ª (`MCLK`)
* **pixel‚Äëenable**, –∞ –Ω–µ –æ—Ç–¥–µ–ª—å–Ω—ã–π pixel‚Äëclock
* –æ–¥–∏–Ω –ø—Ä–æ—Ü–µ—Å—Å `rising_edge(MCLK)` –¥–ª—è —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤
* –∫–æ–º–±–∏–Ω–∞—Ü–∏–æ–Ω–Ω–∞—è –ª–æ–≥–∏–∫–∞ ‚Äî —á–µ—Ä–µ–∑ `process(all)` –∏–ª–∏ concurrent assignments
* –±–µ–∑ `mod` –Ω–µ‚Äë—Å—Ç–µ–ø–µ–Ω–µ–π –¥–≤–æ–π–∫–∏ (–¥—Ä—É–∂–µ–ª—é–±–Ω–æ –∫ XST)

–¢–∞–∫–æ–π —Å—Ç–∏–ª—å –¥–∞—ë—Ç:

* —Å—Ç–∞–±–∏–ª—å–Ω—ã–π VGA –±–µ–∑ ¬´—Ä—è–±–∏¬ª
* –ø—Ä–µ–¥—Å–∫–∞–∑—É–µ–º—ã–π —Ç–∞–π–º–∏–Ω–≥
* —á–∏—Å—Ç—É—é —Å–∏–Ω—Ç–µ–∑–∏—Ä—É–µ–º–æ—Å—Ç—å

---

## üéì –ù–∞–∑–Ω–∞—á–µ–Ω–∏–µ –ø—Ä–æ–µ–∫—Ç–∞

–ü—Ä–æ–µ–∫—Ç –ø–æ–¥—Ö–æ–¥–∏—Ç –¥–ª—è:

* —Å—Ç—É–¥–µ–Ω—Ç–æ–≤, –∏–∑—É—á–∞—é—â–∏—Ö **FPGA –∏ VGA**
* –ª–∞–±–æ—Ä–∞—Ç–æ—Ä–Ω—ã—Ö —Ä–∞–±–æ—Ç –ø–æ —Ü–∏—Ñ—Ä–æ–≤–æ–π –ª–æ–≥–∏–∫–µ
* –¥–µ–º–æ–Ω—Å—Ç—Ä–∞—Ü–∏–∏ ¬´–∂–µ–ª–µ–∑–∞ –±–µ–∑ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞¬ª
* YouTube‚Äë—Å–µ—Ä–∏–π –ø—Ä–æ low‚Äëlevel FPGA

---

## üü¢ –ê—Ç–º–æ—Å—Ñ–µ—Ä–∞

> FOLLOW THE WHITE RABBIT
>
> –í–æ–∑–º–æ–∂–Ω–æ, –ú–∞—Ç—Ä–∏—Ü–∞ ‚Äî —ç—Ç–æ –Ω–µ —Å–∏–º—É–ª—è—Ü–∏—è.
> –í–æ–∑–º–æ–∂–Ω–æ, —ç—Ç–æ –ø—Ä–æ—Å—Ç–æ –æ—á–µ–Ω—å —Ö–æ—Ä–æ—à–æ —Å–∏–Ω—Ö—Ä–æ–Ω–∏–∑–∏—Ä–æ–≤–∞–Ω–Ω–∞—è —Å—Ö–µ–º–∞.

---

**–ü–ª–∞—Ç–∞:** Digilent Basys 2  
**FPGA:** Spartan‚Äë3E XC3S100E‚ÄëCP132  
**–ò–Ω—Å—Ç—Ä—É–º–µ–Ω—Ç—ã:** Xilinx ISE + ISim  
**–Ø–∑—ã–∫:** VHDL
