96 i/os

   18   a memory
   16   d memory
    6   ctrl mem
40 total mem

   16   host d
   19   host a
    6   host (i: [nUCS, nLCS, nW, nRESET, nID]; o: [IRQ])
41 partial host

    8   pixel out
    2   sync out
10 total vga

1  global clock input

4  spi config interface

96 total (0 free)


Assumptions:
- nACK shorted to nCS external to the FPGA

Options for reducing pin count:
- encode {cs, [u|l][r|w]} -> {nw, nuds, nlds} : saves 2 pins
- change to a 512KBx16 SRAM : saves 1 pin
- drop to 6bpp colour depth : saves 2 pins
- [in extremis] run memory with nOE tied low : saves 1 pin
- [won't work] connect reset -> creset_b : saves 1 pin
