<div id="pf1ea" class="pf w0 h0" data-page-no="1ea"><div class="pc pc1ea w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1ea.png"/><div class="t m0 x121 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 28-73.<span class="_ _1a"> </span>Long sample time adder (LSTAdder)</div><div class="t m0 x118 h6f y2b3e ff1 fs4 fc0 sc0 ls0 ws3a0">CFG1[ADLSMP] CFG2[ADLSTS]<span class="_ _214"> </span><span class="ws0 v14">Long sample time adder</span></div><div class="t m0 xd5 h10 y330 ff1 fs4 fc0 sc0 ls0">(LSTAdder)</div><div class="t m0 x97 h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _215"> </span>xx<span class="_ _216"> </span>0 ADCK cycles</div><div class="t m0 x97 h7 y2b4 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _fb"> </span>00<span class="_ _ae"> </span>20 ADCK cycles</div><div class="t m0 x97 h7 y2b5 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _fb"> </span>01<span class="_ _ae"> </span>12 ADCK cycles</div><div class="t m0 x97 h7 y2b6 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _fb"> </span>10<span class="_ _10e"> </span>6 ADCK cycles</div><div class="t m0 x97 h7 y2b7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _fb"> </span>11<span class="_ _10e"> </span>2 ADCK cycles</div><div class="t m0 xd3 h9 y2b3f ff1 fs2 fc0 sc0 ls0 ws0">Table 28-74.<span class="_ _1a"> </span>High-speed conversion time adder (HSCAdder)</div><div class="t m0 x94 h10 y157b ff1 fs4 fc0 sc0 ls0 ws0">CFG2[ADHSC]<span class="_ _1bc"> </span>High-speed conversion time adder (HSCAdder)</div><div class="t m0 x29 h7 y23d ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _217"> </span>0 ADCK cycles</div><div class="t m0 x29 h7 y2b40 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _217"> </span>2 ADCK cycles</div><div class="t m0 xda h8 y2b41 ff1 fs5 fc0 sc0 ls0">Note</div><div class="t m0 x3e hf y2b42 ff3 fs5 fc0 sc0 ls0 ws0">The ADCK frequency must be between f<span class="fs8 ws198 vc">ADCK</span> minimum and</div><div class="t m0 x3e hf y2b43 ff3 fs5 fc0 sc0 ls0 ws1a6">f<span class="fs8 ws198 vc">ADCK</span><span class="ws0"> maximum to meet ADC specifications.</span></div><div class="t m0 x9 h1b y2b44 ff1 fsc fc0 sc0 ls0 ws0">28.4.4.6<span class="_ _b"> </span>Conversion time examples</div><div class="t m0 x9 hf y2b45 ff3 fs5 fc0 sc0 ls0 ws0">The following examples use the <span class="fc1">Figure 28-62</span>, and the information provided in <span class="fc1">Table</span></div><div class="t m0 x9 hf y2b46 ff3 fs5 fc1 sc0 ls0 ws1a6">28-70<span class="fc0 ws0"> through <span class="fc1">Table 28-74</span>.</span></div><div class="t m0 x9 h8 y2b47 ff1 fs5 fc0 sc0 ls0 ws0">28.4.4.6.1<span class="_ _b"> </span>Typical conversion time configuration</div><div class="t m0 x9 hf y2b48 ff3 fs5 fc0 sc0 ls0 ws0">A typical configuration for ADC conversion is:</div><div class="t m0 x33 hf y2b49 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>10-bit mode, with the bus clock selected as the input clock source</div><div class="t m0 x33 hf y2b4a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The input clock divide-by-1 ratio selected</div><div class="t m0 x33 hf y2b4b ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Bus frequency of 8 MHz</div><div class="t m0 x33 hf y2b4c ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Long sample time disabled</div><div class="t m0 x33 hf y2b4d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>High-speed conversion disabled</div><div class="t m0 x9 hf y2b4e ff3 fs5 fc0 sc0 ls0 ws0">The conversion time for a single conversion is calculated by using the <span class="fc1">Figure 28-62</span>, and</div><div class="t m0 x9 hf y2b4f ff3 fs5 fc0 sc0 ls0 ws0">the information provided in <span class="fc1">Table 28-70</span> through <span class="fc1">Table 28-74</span>. The table below lists the</div><div class="t m0 x9 hf y2b50 ff3 fs5 fc0 sc0 ls0 ws0">variables of <span class="fc1">Figure 28-62</span>.</div><div class="t m0 x13f h9 y2b51 ff1 fs2 fc0 sc0 ls0 ws0">Table 28-75.<span class="_ _1a"> </span>Typical conversion time</div><div class="t m0 x2e h10 y2b52 ff1 fs4 fc0 sc0 ls0 ws3a1">Variable Time</div><div class="t m0 x8e h7 y2b53 ff2 fs4 fc0 sc0 ls0 ws0">SFCAdder<span class="_ _193"> </span>5 ADCK cycles + 5 bus clock cycles</div><div class="t m0 x1b h7 y2b54 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">490<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf1e9" data-dest-detail='[489,"XYZ",null,680.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:236.364000px;bottom:345.900000px;width:72.716000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1e9" data-dest-detail='[489,"XYZ",null,627.101,null]'><div class="d m1" style="border-style:none;position:absolute;left:497.674000px;bottom:345.900000px;width:31.878000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1e9" data-dest-detail='[489,"XYZ",null,627.101,null]'><div class="d m1" style="border-style:none;position:absolute;left:54.000000px;bottom:329.900000px;width:32.662000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1ea" data-dest-detail='[490,"XYZ",null,572.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:137.216000px;bottom:329.900000px;width:68.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1e9" data-dest-detail='[489,"XYZ",null,680.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:449.052000px;bottom:169.500000px;width:72.716000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1e9" data-dest-detail='[489,"XYZ",null,627.101,null]'><div class="d m1" style="border-style:none;position:absolute;left:211.878000px;bottom:153.500000px;width:68.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1ea" data-dest-detail='[490,"XYZ",null,572.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:330.472000px;bottom:153.500000px;width:68.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1e9" data-dest-detail='[489,"XYZ",null,680.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:123.202000px;bottom:137.500000px;width:72.716000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
