Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May 11 20:36:18 2022
| Host         : DESKTOP-O59LNIU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_twinkle_timing_summary_routed.rpt -pb led_twinkle_timing_summary_routed.pb -rpx led_twinkle_timing_summary_routed.rpx -warn_on_violation
| Design       : led_twinkle
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   58          inf        0.000                      0                   58           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.546ns  (logic 3.995ns (52.936%)  route 3.552ns (47.064%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE                         0.000     0.000 r  cnt_reg[9]/C
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.379     0.379 r  cnt_reg[9]/Q
                         net (fo=3, routed)           0.797     1.176    cnt[9]
    SLICE_X109Y105       LUT4 (Prop_lut4_I2_O)        0.105     1.281 r  led_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.663     1.944    led_OBUF[1]_inst_i_4_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I1_O)        0.105     2.049 r  led_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.555     2.604    led_OBUF[1]_inst_i_3_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I1_O)        0.105     2.709 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.537     4.246    led_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.301     7.546 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.546    led[0]
    H15                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 4.012ns (55.842%)  route 3.172ns (44.158%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE                         0.000     0.000 r  cnt_reg[9]/C
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.379     0.379 f  cnt_reg[9]/Q
                         net (fo=3, routed)           0.797     1.176    cnt[9]
    SLICE_X109Y105       LUT4 (Prop_lut4_I2_O)        0.105     1.281 f  led_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.663     1.944    led_OBUF[1]_inst_i_4_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I1_O)        0.105     2.049 f  led_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.213     2.262    led_OBUF[1]_inst_i_3_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I4_O)        0.105     2.367 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.499     3.866    led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.318     7.184 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.184    led[1]
    L15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.767ns  (logic 0.870ns (23.098%)  route 2.897ns (76.902%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE                         0.000     0.000 r  cnt_reg[9]/C
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.379     0.379 f  cnt_reg[9]/Q
                         net (fo=3, routed)           0.797     1.176    cnt[9]
    SLICE_X109Y105       LUT5 (Prop_lut5_I2_O)        0.119     1.295 f  cnt[27]_i_6/O
                         net (fo=1, routed)           0.787     2.082    cnt[27]_i_6_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I1_O)        0.267     2.349 f  cnt[27]_i_4/O
                         net (fo=28, routed)          1.313     3.662    cnt[27]_i_4_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I1_O)        0.105     3.767 r  cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     3.767    p_0_in[11]
    SLICE_X111Y104       FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.656ns  (logic 0.870ns (23.800%)  route 2.786ns (76.200%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE                         0.000     0.000 r  cnt_reg[9]/C
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.379     0.379 f  cnt_reg[9]/Q
                         net (fo=3, routed)           0.797     1.176    cnt[9]
    SLICE_X109Y105       LUT5 (Prop_lut5_I2_O)        0.119     1.295 f  cnt[27]_i_6/O
                         net (fo=1, routed)           0.787     2.082    cnt[27]_i_6_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I1_O)        0.267     2.349 f  cnt[27]_i_4/O
                         net (fo=28, routed)          1.202     3.551    cnt[27]_i_4_n_0
    SLICE_X111Y103       LUT6 (Prop_lut6_I1_O)        0.105     3.656 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.656    p_0_in[5]
    SLICE_X111Y103       FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.656ns  (logic 0.870ns (23.800%)  route 2.786ns (76.200%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE                         0.000     0.000 r  cnt_reg[9]/C
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.379     0.379 f  cnt_reg[9]/Q
                         net (fo=3, routed)           0.797     1.176    cnt[9]
    SLICE_X109Y105       LUT5 (Prop_lut5_I2_O)        0.119     1.295 f  cnt[27]_i_6/O
                         net (fo=1, routed)           0.787     2.082    cnt[27]_i_6_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I1_O)        0.267     2.349 f  cnt[27]_i_4/O
                         net (fo=28, routed)          1.202     3.551    cnt[27]_i_4_n_0
    SLICE_X111Y103       LUT6 (Prop_lut6_I1_O)        0.105     3.656 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.656    p_0_in[6]
    SLICE_X111Y103       FDCE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.603ns  (logic 0.870ns (24.144%)  route 2.733ns (75.856%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE                         0.000     0.000 r  cnt_reg[9]/C
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.379     0.379 f  cnt_reg[9]/Q
                         net (fo=3, routed)           0.797     1.176    cnt[9]
    SLICE_X109Y105       LUT5 (Prop_lut5_I2_O)        0.119     1.295 f  cnt[27]_i_6/O
                         net (fo=1, routed)           0.787     2.082    cnt[27]_i_6_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I1_O)        0.267     2.349 f  cnt[27]_i_4/O
                         net (fo=28, routed)          1.150     3.498    cnt[27]_i_4_n_0
    SLICE_X111Y108       LUT6 (Prop_lut6_I1_O)        0.105     3.603 r  cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.603    p_0_in[22]
    SLICE_X111Y108       FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.603ns  (logic 0.870ns (24.144%)  route 2.733ns (75.856%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE                         0.000     0.000 r  cnt_reg[9]/C
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.379     0.379 f  cnt_reg[9]/Q
                         net (fo=3, routed)           0.797     1.176    cnt[9]
    SLICE_X109Y105       LUT5 (Prop_lut5_I2_O)        0.119     1.295 f  cnt[27]_i_6/O
                         net (fo=1, routed)           0.787     2.082    cnt[27]_i_6_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I1_O)        0.267     2.349 f  cnt[27]_i_4/O
                         net (fo=28, routed)          1.150     3.498    cnt[27]_i_4_n_0
    SLICE_X111Y108       LUT6 (Prop_lut6_I1_O)        0.105     3.603 r  cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     3.603    p_0_in[25]
    SLICE_X111Y108       FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.597ns  (logic 0.870ns (24.189%)  route 2.727ns (75.811%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE                         0.000     0.000 r  cnt_reg[9]/C
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.379     0.379 f  cnt_reg[9]/Q
                         net (fo=3, routed)           0.797     1.176    cnt[9]
    SLICE_X109Y105       LUT5 (Prop_lut5_I2_O)        0.119     1.295 f  cnt[27]_i_6/O
                         net (fo=1, routed)           0.787     2.082    cnt[27]_i_6_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I1_O)        0.267     2.349 f  cnt[27]_i_4/O
                         net (fo=28, routed)          1.143     3.492    cnt[27]_i_4_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I1_O)        0.105     3.597 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.597    p_0_in[0]
    SLICE_X112Y102       FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.591ns  (logic 0.870ns (24.224%)  route 2.721ns (75.776%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE                         0.000     0.000 r  cnt_reg[9]/C
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.379     0.379 f  cnt_reg[9]/Q
                         net (fo=3, routed)           0.797     1.176    cnt[9]
    SLICE_X109Y105       LUT5 (Prop_lut5_I2_O)        0.119     1.295 f  cnt[27]_i_6/O
                         net (fo=1, routed)           0.787     2.082    cnt[27]_i_6_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I1_O)        0.267     2.349 f  cnt[27]_i_4/O
                         net (fo=28, routed)          1.138     3.486    cnt[27]_i_4_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I1_O)        0.105     3.591 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     3.591    p_0_in[24]
    SLICE_X111Y107       FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.582ns  (logic 0.870ns (24.285%)  route 2.712ns (75.715%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE                         0.000     0.000 r  cnt_reg[9]/C
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.379     0.379 f  cnt_reg[9]/Q
                         net (fo=3, routed)           0.797     1.176    cnt[9]
    SLICE_X109Y105       LUT5 (Prop_lut5_I2_O)        0.119     1.295 f  cnt[27]_i_6/O
                         net (fo=1, routed)           0.787     2.082    cnt[27]_i_6_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I1_O)        0.267     2.349 f  cnt[27]_i_4/O
                         net (fo=28, routed)          1.129     3.477    cnt[27]_i_4_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I1_O)        0.105     3.582 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.582    p_0_in[1]
    SLICE_X111Y102       FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.412%)  route 0.150ns (44.588%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDCE                         0.000     0.000 r  cnt_reg[25]/C
    SLICE_X111Y108       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[25]/Q
                         net (fo=31, routed)          0.150     0.291    cnt[25]
    SLICE_X111Y108       LUT6 (Prop_lut6_I3_O)        0.045     0.336 r  cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     0.336    p_0_in[25]
    SLICE_X111Y108       FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.247%)  route 0.151ns (44.753%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDCE                         0.000     0.000 r  cnt_reg[25]/C
    SLICE_X111Y108       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[25]/Q
                         net (fo=31, routed)          0.151     0.292    cnt[25]
    SLICE_X111Y108       LUT6 (Prop_lut6_I3_O)        0.045     0.337 r  cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     0.337    p_0_in[22]
    SLICE_X111Y108       FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (52.966%)  route 0.165ns (47.034%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDCE                         0.000     0.000 r  cnt_reg[25]/C
    SLICE_X111Y108       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[25]/Q
                         net (fo=31, routed)          0.165     0.306    cnt[25]
    SLICE_X111Y106       LUT6 (Prop_lut6_I3_O)        0.045     0.351 r  cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     0.351    p_0_in[20]
    SLICE_X111Y106       FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.390%)  route 0.169ns (47.610%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDCE                         0.000     0.000 r  cnt_reg[27]/C
    SLICE_X111Y108       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[27]/Q
                         net (fo=31, routed)          0.169     0.310    cnt[27]
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.045     0.355 r  cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     0.355    p_0_in[27]
    SLICE_X111Y108       FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[0]/Q
                         net (fo=2, routed)           0.174     0.338    cnt[0]
    SLICE_X112Y102       LUT6 (Prop_lut6_I0_O)        0.045     0.383 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    p_0_in[0]
    SLICE_X112Y102       FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.123%)  route 0.226ns (54.877%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDCE                         0.000     0.000 r  cnt_reg[27]/C
    SLICE_X111Y108       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[27]/Q
                         net (fo=31, routed)          0.226     0.367    cnt[27]
    SLICE_X111Y107       LUT6 (Prop_lut6_I5_O)        0.045     0.412 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     0.412    p_0_in[23]
    SLICE_X111Y107       FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.186ns (45.014%)  route 0.227ns (54.986%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDCE                         0.000     0.000 r  cnt_reg[27]/C
    SLICE_X111Y108       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[27]/Q
                         net (fo=31, routed)          0.227     0.368    cnt[27]
    SLICE_X111Y107       LUT6 (Prop_lut6_I5_O)        0.045     0.413 r  cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     0.413    p_0_in[21]
    SLICE_X111Y107       FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.110%)  route 0.236ns (55.890%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDCE                         0.000     0.000 r  cnt_reg[25]/C
    SLICE_X111Y108       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[25]/Q
                         net (fo=31, routed)          0.236     0.377    cnt[25]
    SLICE_X111Y108       LUT6 (Prop_lut6_I3_O)        0.045     0.422 r  cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     0.422    p_0_in[26]
    SLICE_X111Y108       FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.840%)  route 0.248ns (57.160%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDCE                         0.000     0.000 r  cnt_reg[25]/C
    SLICE_X111Y108       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[25]/Q
                         net (fo=31, routed)          0.248     0.389    cnt[25]
    SLICE_X111Y106       LUT6 (Prop_lut6_I3_O)        0.045     0.434 r  cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     0.434    p_0_in[17]
    SLICE_X111Y106       FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.186ns (42.647%)  route 0.250ns (57.354%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDCE                         0.000     0.000 r  cnt_reg[25]/C
    SLICE_X111Y108       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[25]/Q
                         net (fo=31, routed)          0.250     0.391    cnt[25]
    SLICE_X111Y107       LUT6 (Prop_lut6_I3_O)        0.045     0.436 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     0.436    p_0_in[24]
    SLICE_X111Y107       FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------





