# CacheCohVerif
This is a prototype project for cache coherency verification training.

Systemverilog based TB samples are in Testbench folder.

**_However, the RTL design file is intentionally flattened and obfuscated so it will not work as it is._** 

If you are interested in this project, please contact the repo owner.
