Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sat Feb 12 16:02:33 2022
| Host         : pablo-MAX-G0101 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a35ti
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    82 |
|    Minimum number of control sets                        |    82 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   276 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    82 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             340 |          122 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             248 |           86 |
| Yes          | No                    | No                     |             249 |           88 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             395 |          123 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                              Enable Signal                                                                                              |                                                                              Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__70_n_0 |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__69_n_0         |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__68_n_0   |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MTSMSR_Write                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Functional_Reset                      |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Functional_Reset              |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |         1.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                     | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/ex_Valid_reg                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                               |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |         2.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         |                                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                               | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                               | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |         4.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      |                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                              | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                   | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                      | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                      | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                           |                1 |              4 |         4.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                     |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                            |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                3 |              6 |         2.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                     |                                                                                                                                                                           |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | system_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                      |                1 |              6 |         6.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                   |                                                                                                                                                                           |                1 |              6 |         6.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                    |                                                                                                                                                                           |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                        |                1 |              7 |         7.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                         |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                3 |              8 |         2.67 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                           |                7 |              8 |         1.14 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                               |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S68_out                                                                        |                3 |              8 |         2.67 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                 |                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                           |                7 |              8 |         1.14 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                         |                                                                                                                                                                           |                4 |             10 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                4 |             10 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                2 |             12 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                4 |             13 |         3.25 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                2 |             13 |         6.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                               |                                                                                                                                                                           |                6 |             15 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                7 |             16 |         2.29 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                3 |             19 |         6.33 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                6 |             20 |         3.33 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                         | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                       |                5 |             23 |         4.60 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                  |                8 |             26 |         3.25 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |               11 |             28 |         2.55 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                           |               10 |             28 |         2.80 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                  |                4 |             28 |         7.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               10 |             31 |         3.10 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               16 |             32 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                  |                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         |                                                                                                                                                                           |               18 |             32 |         1.78 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               11 |             32 |         2.91 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                           |               11 |             32 |         2.91 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                                                           |               14 |             33 |         2.36 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                     |                                                                                                                                                                           |               14 |             47 |         3.36 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                           |               17 |             64 |         3.76 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               27 |             80 |         2.96 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                         |                                                                                                                                                                           |               35 |             81 |         2.31 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               30 |             93 |         3.10 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                 |                                                                                                                                                                           |               32 |            128 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         |                                                                                                                                                                           |               89 |            273 |         3.07 |
+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


