<experiment>
<version>2.0</version>
<substrates>
<name>sub-1</name>
</substrates>
<substrates>
<name>sub-0</name>
</substrates>
<elements>
<region>
<name>r-0</name>
<interface>
<substrate>sub-0</substrate>
<name>inf-0</name>
</interface>
<level>11</level>
<fragname>frag-0</fragname>
</region>
<region>
<name>r-1</name>
<interface>
<substrate>sub-1</substrate>
<name>inf-0</name>
</interface>
<level>11</level>
<fragname>frag-0</fragname>
</region>
</elements>
<elements>
<computer>
<name>c</name>
<interface>
<substrate>sub-1</substrate>
<name>inf-0</name>
</interface>
<interface>
<substrate>sub-0</substrate>
<name>inf-1</name>
</interface>
<attribute>
<attribute>failureaction</attribute>
<value>fatal</value>
</attribute>
<attribute>
<attribute>testbed</attribute>
<value>deter</value>
</attribute>
<attribute>
<attribute>type</attribute>
<value>pc</value>
</attribute>
</computer>
</elements>
<fragments>
<name>frag-0</name>
<topology>
<substrates>
<name>sub-3</name>
</substrates>
<substrates>
<name>sub-2</name>
</substrates>
<elements>
<region>
<name>r-1</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-0</name>
</interface>
<level>1</level>
<fragname>frag-0</fragname>
</region>
</elements>
<elements>
<region>
<name>r-2</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-0</name>
</interface>
<level>1</level>
<fragname>frag-0</fragname>
</region>
</elements>
<elements>
<computer>
<name>n-1</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
<interface>
<substrate>sub-2</substrate>
<name>inf-1</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>n-2</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>n-3</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>n-4</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>n-6</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>n-7</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>n-5</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-1</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
<interface>
<substrate>sub-2</substrate>
<name>inf-1</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-2</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-3</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-4</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-6</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-7</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-5</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-1</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
<interface>
<substrate>sub-2</substrate>
<name>inf-1</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-2</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-3</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-4</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-6</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-7</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-5</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>n-1-2</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>n-1-3</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>n-1-4</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>n-1-6</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>n-1-7</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>n-1-5</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-1-1</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
<interface>
<substrate>sub-2</substrate>
<name>inf-1</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-1-2</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-1-3</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-1-4</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-1-6</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-1-7</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>m-1-5</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-1-1</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
<interface>
<substrate>sub-2</substrate>
<name>inf-1</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-1-2</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-1-3</name>
<interface>
<substrate>sub-3</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-1-4</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-1-6</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-1-7</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
<elements>
<computer>
<name>p-1-5</name>
<interface>
<substrate>sub-2</substrate>
<name>inf-2</name>
</interface>
</computer>
</elements>
</topology>
<ifmap>
<inner>n-1</inner>
<outer>inf-0</outer>
</ifmap>
</fragments>
</experiment>
