
// Generated by Cadence Genus(TM) Synthesis Solution 21.18-s082_1
// Generated on: Sep 26 2025 14:24:46 -03 (Sep 26 2025 17:24:46 UTC)

// Verification Directory fv/bm_stage_3 

module gf_divider(a, b, q);
  input [3:0] a, b;
  output [3:0] q;
  wire [3:0] a, b;
  wire [3:0] q;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77;
  NAND3BXL g2032__2398(.AN (n_77), .B (n_76), .C (n_67), .Y (q[2]));
  OAI211X1 g2033__5107(.A0 (n_66), .A1 (n_68), .B0 (n_73), .C0 (n_67),
       .Y (q[0]));
  OAI211X1 g2034__6260(.A0 (n_65), .A1 (n_68), .B0 (n_76), .C0 (n_72),
       .Y (q[1]));
  OAI211X1 g2035__4319(.A0 (n_28), .A1 (n_70), .B0 (n_74), .C0 (n_67),
       .Y (q[3]));
  OAI22XL g2036__8428(.A0 (n_53), .A1 (n_75), .B0 (n_61), .B1 (n_68),
       .Y (n_77));
  NOR2XL g2037__5526(.A (n_69), .B (n_71), .Y (n_75));
  NAND2XL g2038__6783(.A (n_61), .B (n_69), .Y (n_76));
  OAI21XL g2039__3680(.A0 (n_53), .A1 (n_63), .B0 (n_71), .Y (n_74));
  NAND3BXL g2040__1617(.AN (n_53), .B (n_29), .C (n_66), .Y (n_73));
  NAND3BXL g2041__2802(.AN (n_61), .B (n_29), .C (n_64), .Y (n_72));
  NAND2XL g2042__1705(.A (n_65), .B (n_64), .Y (n_70));
  NOR2XL g2043__5122(.A (n_28), .B (n_66), .Y (n_71));
  NOR3BXL g2044__8246(.AN (n_65), .B (n_28), .C (n_63), .Y (n_69));
  NAND3XL g2045__7098(.A (n_29), .B (n_53), .C (n_63), .Y (n_68));
  NAND4XL g2046__6131(.A (n_29), .B (n_60), .C (n_63), .D (n_65), .Y
       (n_67));
  OR2X1 g2047__1881(.A (n_60), .B (n_65), .Y (n_66));
  XNOR2X1 g2048__5115(.A (n_58), .B (n_62), .Y (n_65));
  CLKXOR2X1 g2049__7482(.A (n_53), .B (n_63), .Y (n_64));
  ADDFX1 g2050__4733(.A (n_55), .B (n_54), .CI (n_59), .CO (n_62), .S
       (n_63));
  INVXL g2051(.A (n_61), .Y (n_60));
  ADDFX1 g2052__6161(.A (n_35), .B (n_50), .CI (n_52), .CO (n_59), .S
       (n_61));
  XNOR2X1 g2053__9315(.A (n_56), .B (n_57), .Y (n_58));
  XNOR2X1 g2054__9945(.A (n_27), .B (n_51), .Y (n_57));
  OAI21XL g2055__2883(.A0 (n_42), .A1 (n_49), .B0 (n_43), .Y (n_56));
  OAI21XL g2056__2346(.A0 (n_40), .A1 (n_49), .B0 (n_38), .Y (n_55));
  XNOR2X1 g2057__1666(.A (n_44), .B (n_49), .Y (n_54));
  XNOR2X1 g2058__7410(.A (n_41), .B (n_49), .Y (n_52));
  XNOR2X1 g2059__6417(.A (n_26), .B (n_49), .Y (n_51));
  XNOR2X1 g2060__5477(.A (n_37), .B (n_49), .Y (n_53));
  NOR2BX1 g2061__2398(.AN (n_37), .B (n_49), .Y (n_50));
  OAI21XL g2062__5107(.A0 (n_26), .A1 (n_47), .B0 (n_48), .Y (n_49));
  OAI2BB1X1 g2063__6260(.A0N (n_26), .A1N (n_47), .B0 (n_27), .Y
       (n_48));
  OA21X1 g2064__4319(.A0 (n_42), .A1 (n_46), .B0 (n_43), .Y (n_47));
  AND2X1 g2065__8428(.A (n_45), .B (n_38), .Y (n_46));
  NAND2BXL g2066__5526(.AN (n_40), .B (n_35), .Y (n_45));
  XNOR2X1 g2067__6783(.A (n_36), .B (n_39), .Y (n_44));
  NAND2BXL g2068__3680(.AN (n_39), .B (n_36), .Y (n_43));
  NOR2BX1 g2069__1617(.AN (n_39), .B (n_36), .Y (n_42));
  XNOR2X1 g2070__2802(.A (n_32), .B (n_33), .Y (n_41));
  NOR2BX1 g2071__1705(.AN (n_33), .B (n_32), .Y (n_40));
  OAI211X1 g2072__5122(.A0 (b[2]), .A1 (n_7), .B0 (n_12), .C0 (n_25),
       .Y (n_39));
  NAND2BXL g2073__8246(.AN (n_33), .B (n_32), .Y (n_38));
  OAI21XL g2074__7098(.A0 (n_30), .A1 (n_31), .B0 (n_35), .Y (n_37));
  NAND2XL g2075__6131(.A (n_13), .B (n_34), .Y (n_36));
  AOI31X1 g2076__1881(.A0 (a[1]), .A1 (a[0]), .A2 (n_1), .B0 (n_24), .Y
       (n_34));
  NAND2XL g2077__5115(.A (n_30), .B (n_31), .Y (n_35));
  OAI222XL g2078__7482(.A0 (b[0]), .A1 (n_18), .B0 (n_5), .B1 (n_17),
       .C0 (b[2]), .C1 (n_12), .Y (n_33));
  OAI222XL g2079__4733(.A0 (a[0]), .A1 (n_20), .B0 (n_4), .B1 (n_19),
       .C0 (a[2]), .C1 (n_13), .Y (n_32));
  INVX1 g2080(.A (n_29), .Y (n_28));
  OAI222XL g2081__6161(.A0 (b[0]), .A1 (n_8), .B0 (n_12), .B1 (n_9),
       .C0 (b[2]), .C1 (n_16), .Y (n_31));
  AOI221X1 g2082__9315(.A0 (n_1), .A1 (n_15), .B0 (n_4), .B1 (n_10),
       .C0 (n_21), .Y (n_30));
  NOR2XL g2083__9945(.A (n_22), .B (n_23), .Y (n_29));
  AOI32X1 g2084__2883(.A0 (b[2]), .A1 (n_5), .A2 (n_11), .B0 (b[3]),
       .B1 (n_8), .Y (n_25));
  OAI22XL g2085__2346(.A0 (a[0]), .A1 (n_19), .B0 (n_6), .B1 (n_10), .Y
       (n_24));
  OAI222XL g2086__1666(.A0 (n_1), .A1 (n_4), .B0 (a[1]), .B1 (n_13),
       .C0 (a[0]), .C1 (n_14), .Y (n_27));
  OAI222XL g2087__7410(.A0 (b[1]), .A1 (n_12), .B0 (n_0), .B1 (n_5),
       .C0 (b[0]), .C1 (n_16), .Y (n_26));
  NOR4X1 g2088__6417(.A (a[0]), .B (a[3]), .C (a[1]), .D (a[2]), .Y
       (n_23));
  NOR4X1 g2089__5477(.A (b[0]), .B (b[3]), .C (b[1]), .D (b[2]), .Y
       (n_22));
  NOR2XL g2090__2398(.A (n_13), .B (n_10), .Y (n_21));
  AOI21XL g2091__5107(.A0 (a[2]), .A1 (a[3]), .B0 (n_3), .Y (n_20));
  AOI21XL g2092__6260(.A0 (b[2]), .A1 (b[3]), .B0 (n_2), .Y (n_18));
  NAND2XL g2093__4319(.A (b[2]), .B (n_11), .Y (n_17));
  NAND3XL g2094__8428(.A (a[1]), .B (a[2]), .C (n_6), .Y (n_19));
  INVXL g2095(.A (n_14), .Y (n_15));
  NAND2XL g2096__5526(.A (b[1]), .B (b[3]), .Y (n_16));
  NAND2XL g2097__6783(.A (a[1]), .B (a[3]), .Y (n_14));
  NAND2XL g2098__3680(.A (a[0]), .B (a[3]), .Y (n_13));
  NAND2XL g2099__1617(.A (b[0]), .B (b[3]), .Y (n_12));
  INVXL g2100(.A (n_8), .Y (n_9));
  NOR2XL g2101__2802(.A (b[3]), .B (n_2), .Y (n_11));
  NAND2XL g2102__1705(.A (b[0]), .B (b[1]), .Y (n_7));
  NAND2XL g2103__5122(.A (a[2]), .B (n_3), .Y (n_10));
  NOR2XL g2104__8246(.A (b[1]), .B (n_0), .Y (n_8));
  INVXL g2105(.A (a[3]), .Y (n_6));
  INVX1 g2106(.A (b[0]), .Y (n_5));
  INVX1 g2107(.A (a[0]), .Y (n_4));
  INVXL g2108(.A (a[1]), .Y (n_3));
  INVXL g2109(.A (b[1]), .Y (n_2));
  INVX1 g2110(.A (a[2]), .Y (n_1));
  INVXL g2111(.A (b[2]), .Y (n_0));
endmodule

module bm_stage_3(clk, rst, S1, l1_2, l2_2, l1, l2);
  input clk, rst;
  input [3:0] S1, l1_2, l2_2;
  output [3:0] l1, l2;
  wire clk, rst;
  wire [3:0] S1, l1_2, l2_2;
  wire [3:0] l1, l2;
  wire [3:0] div1;
  wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2,
       UNCONNECTED3, UNCONNECTED4, UNCONNECTED5, UNCONNECTED6;
  gf_divider u_div1(.a (l2_2), .b (S1), .q (div1));
  DFFRX2 \l2_reg[0] (.RN (rst), .CK (clk), .D (div1[0]), .Q (l2[0]),
       .QN (UNCONNECTED));
  DFFRX2 \l2_reg[2] (.RN (rst), .CK (clk), .D (div1[2]), .Q (l2[2]),
       .QN (UNCONNECTED0));
  DFFRX2 \l2_reg[3] (.RN (rst), .CK (clk), .D (div1[3]), .Q (l2[3]),
       .QN (UNCONNECTED1));
  DFFRX2 \l2_reg[1] (.RN (rst), .CK (clk), .D (div1[1]), .Q (l2[1]),
       .QN (UNCONNECTED2));
  DFFRX2 \l1_reg[0] (.RN (rst), .CK (clk), .D (l1_2[0]), .Q (l1[0]),
       .QN (UNCONNECTED3));
  DFFRX2 \l1_reg[3] (.RN (rst), .CK (clk), .D (l1_2[3]), .Q (l1[3]),
       .QN (UNCONNECTED4));
  DFFRX2 \l1_reg[2] (.RN (rst), .CK (clk), .D (l1_2[2]), .Q (l1[2]),
       .QN (UNCONNECTED5));
  DFFRX2 \l1_reg[1] (.RN (rst), .CK (clk), .D (l1_2[1]), .Q (l1[1]),
       .QN (UNCONNECTED6));
endmodule

