
STM32F4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000cec  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000e80  08000e88  00010e88  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000e80  08000e80  00010e88  2**0
                  CONTENTS
  4 .ARM          00000000  08000e80  08000e80  00010e88  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000e80  08000e88  00010e88  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e80  08000e80  00010e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000e84  08000e84  00010e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010e88  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000003c  20000000  08000e88  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000003c  08000e88  0002003c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010e88  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001ce3  00000000  00000000  00010eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000004fd  00000000  00000000  00012b9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000001a8  00000000  00000000  00013098  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000170  00000000  00000000  00013240  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000224a  00000000  00000000  000133b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001363  00000000  00000000  000155fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00008da1  00000000  00000000  0001695d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001f6fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000640  00000000  00000000  0001f77c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000e68 	.word	0x08000e68

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000e68 	.word	0x08000e68

080001d4 <delay>:
 * ALT function mode: 5
 * */

SPI_Handle_t SPI1Handle;

void delay(void){
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 50000/2; i++);
 80001da:	2300      	movs	r3, #0
 80001dc:	607b      	str	r3, [r7, #4]
 80001de:	e002      	b.n	80001e6 <delay+0x12>
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	3301      	adds	r3, #1
 80001e4:	607b      	str	r3, [r7, #4]
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	f246 12a7 	movw	r2, #24999	; 0x61a7
 80001ec:	4293      	cmp	r3, r2
 80001ee:	d9f7      	bls.n	80001e0 <delay+0xc>
}
 80001f0:	bf00      	nop
 80001f2:	370c      	adds	r7, #12
 80001f4:	46bd      	mov	sp, r7
 80001f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fa:	4770      	bx	lr

080001fc <SPI1_IRQHandler>:

void SPI1_IRQHandler(void){
 80001fc:	b580      	push	{r7, lr}
 80001fe:	af00      	add	r7, sp, #0
	SPI_IRQHandling(&SPI1Handle);
 8000200:	4802      	ldr	r0, [pc, #8]	; (800020c <SPI1_IRQHandler+0x10>)
 8000202:	f000 fcb7 	bl	8000b74 <SPI_IRQHandling>

}
 8000206:	bf00      	nop
 8000208:	bd80      	pop	{r7, pc}
 800020a:	bf00      	nop
 800020c:	2000001c 	.word	0x2000001c

08000210 <SPI_ApplicationEventCallback>:

void SPI_ApplicationEventCallback(SPI_Handle_t *pSPIHandle,uint8_t AppEv){
 8000210:	b480      	push	{r7}
 8000212:	b083      	sub	sp, #12
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
 8000218:	460b      	mov	r3, r1
 800021a:	70fb      	strb	r3, [r7, #3]

}
 800021c:	bf00      	nop
 800021e:	370c      	adds	r7, #12
 8000220:	46bd      	mov	sp, r7
 8000222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000226:	4770      	bx	lr

08000228 <SPI1_GPIOInits>:

void SPI1_GPIOInits(void){
 8000228:	b580      	push	{r7, lr}
 800022a:	b084      	sub	sp, #16
 800022c:	af00      	add	r7, sp, #0

	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOA;
 800022e:	4b13      	ldr	r3, [pc, #76]	; (800027c <SPI1_GPIOInits+0x54>)
 8000230:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000232:	2302      	movs	r3, #2
 8000234:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = AF5;
 8000236:	2305      	movs	r3, #5
 8000238:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800023a:	2300      	movs	r3, #0
 800023c:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800023e:	2300      	movs	r3, #0
 8000240:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000242:	2302      	movs	r3, #2
 8000244:	72bb      	strb	r3, [r7, #10]

	/* Enabling GPIOA peripheral */
	GPIO_PeriClockControl(GPIOA, ENABLE);
 8000246:	2101      	movs	r1, #1
 8000248:	480c      	ldr	r0, [pc, #48]	; (800027c <SPI1_GPIOInits+0x54>)
 800024a:	f000 f8b9 	bl	80003c0 <GPIO_PeriClockControl>

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 800024e:	2305      	movs	r3, #5
 8000250:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000252:	1d3b      	adds	r3, r7, #4
 8000254:	4618      	mov	r0, r3
 8000256:	f000 f953 	bl	8000500 <GPIO_Init>

	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 800025a:	2307      	movs	r3, #7
 800025c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	4618      	mov	r0, r3
 8000262:	f000 f94d 	bl	8000500 <GPIO_Init>
	//MISO
	//SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
	//GPIO_Init(&SPIPins);

	//NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_4;
 8000266:	2304      	movs	r3, #4
 8000268:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800026a:	1d3b      	adds	r3, r7, #4
 800026c:	4618      	mov	r0, r3
 800026e:	f000 f947 	bl	8000500 <GPIO_Init>
}
 8000272:	bf00      	nop
 8000274:	3710      	adds	r7, #16
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	40020000 	.word	0x40020000

08000280 <SPI1_Inits>:

void SPI1_Inits(void){
 8000280:	b580      	push	{r7, lr}
 8000282:	b088      	sub	sp, #32
 8000284:	af00      	add	r7, sp, #0

	SPI_Handle_t SPI1handle;

	SPI1handle.pSPIx = SPI1;
 8000286:	4b0c      	ldr	r3, [pc, #48]	; (80002b8 <SPI1_Inits+0x38>)
 8000288:	603b      	str	r3, [r7, #0]
	SPI1handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800028a:	2301      	movs	r3, #1
 800028c:	717b      	strb	r3, [r7, #5]
	SPI1handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800028e:	2301      	movs	r3, #1
 8000290:	713b      	strb	r3, [r7, #4]
	SPI1handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8; //generates sclk of 2MHz
 8000292:	2302      	movs	r3, #2
 8000294:	71bb      	strb	r3, [r7, #6]
	SPI1handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000296:	2300      	movs	r3, #0
 8000298:	71fb      	strb	r3, [r7, #7]
	SPI1handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 800029a:	2300      	movs	r3, #0
 800029c:	723b      	strb	r3, [r7, #8]
	SPI1handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 800029e:	2300      	movs	r3, #0
 80002a0:	727b      	strb	r3, [r7, #9]
	SPI1handle.SPIConfig.SPI_SSM = SPI_SSM_DI; // Hardware slave management enabled enabled for NSS pin
 80002a2:	2300      	movs	r3, #0
 80002a4:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI1handle);
 80002a6:	463b      	mov	r3, r7
 80002a8:	4618      	mov	r0, r3
 80002aa:	f000 fb4d 	bl	8000948 <SPI_Init>
}
 80002ae:	bf00      	nop
 80002b0:	3720      	adds	r7, #32
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	40013000 	.word	0x40013000

080002bc <main>:

int main(void){
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0

	uint8_t data = 0x50;
 80002c2:	2350      	movs	r3, #80	; 0x50
 80002c4:	73fb      	strb	r3, [r7, #15]
	GPIO_Handle_t GpioBut;

	/* BUTTON config */
	GpioBut.pGPIOx = GPIOB;
 80002c6:	4b26      	ldr	r3, [pc, #152]	; (8000360 <main+0xa4>)
 80002c8:	603b      	str	r3, [r7, #0]
	GpioBut.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 80002ca:	230c      	movs	r3, #12
 80002cc:	713b      	strb	r3, [r7, #4]
	GpioBut.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 80002ce:	2300      	movs	r3, #0
 80002d0:	717b      	strb	r3, [r7, #5]
	GpioBut.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_LOW;
 80002d2:	2300      	movs	r3, #0
 80002d4:	71bb      	strb	r3, [r7, #6]
	GpioBut.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002d6:	2300      	movs	r3, #0
 80002d8:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOB, ENABLE);
 80002da:	2101      	movs	r1, #1
 80002dc:	4820      	ldr	r0, [pc, #128]	; (8000360 <main+0xa4>)
 80002de:	f000 f86f 	bl	80003c0 <GPIO_PeriClockControl>

	GPIO_Init(&GpioBut);
 80002e2:	463b      	mov	r3, r7
 80002e4:	4618      	mov	r0, r3
 80002e6:	f000 f90b 	bl	8000500 <GPIO_Init>

	/* Enabling SPI1 peripheral */
	SPI_PeriClockControl(SPI1, ENABLE);
 80002ea:	2101      	movs	r1, #1
 80002ec:	481d      	ldr	r0, [pc, #116]	; (8000364 <main+0xa8>)
 80002ee:	f000 fabb 	bl	8000868 <SPI_PeriClockControl>

	// This function is used to initialize the GPIO pins to behave as SPI1 pins
	SPI1_GPIOInits();
 80002f2:	f7ff ff99 	bl	8000228 <SPI1_GPIOInits>

	// This function is used to initialize the SPI1 peripheral parameters
	SPI1_Inits();
 80002f6:	f7ff ffc3 	bl	8000280 <SPI1_Inits>

	/* SPI2 IRQ configurations */

	SPI_IRQInterruptConfig(IRQ_NO_SPI1, ENABLE);
 80002fa:	2101      	movs	r1, #1
 80002fc:	2023      	movs	r0, #35	; 0x23
 80002fe:	f000 fbb3 	bl	8000a68 <SPI_IRQInterruptConfig>
	* Making SSOE 1 does NSS output enable.
	* The NSS pin is automatically managed by the hardware.
	* i.e when SPE=1 , NSS will be pulled to low
	* and NSS pin will be high when SPE=0
	*/
	SPI_SSOEConfig(SPI1, ENABLE);
 8000302:	2101      	movs	r1, #1
 8000304:	4817      	ldr	r0, [pc, #92]	; (8000364 <main+0xa8>)
 8000306:	f000 fc9e 	bl	8000c46 <SPI_SSOEConfig>

	//wait till button is pressed
	while(GPIO_ReadFromInputPin(GPIOB,GPIO_PIN_NO_12));
 800030a:	bf00      	nop
 800030c:	210c      	movs	r1, #12
 800030e:	4814      	ldr	r0, [pc, #80]	; (8000360 <main+0xa4>)
 8000310:	f000 fa94 	bl	800083c <GPIO_ReadFromInputPin>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d1f8      	bne.n	800030c <main+0x50>

	//to avoid button de-bouncing related issues 200ms of delay
	delay();
 800031a:	f7ff ff5b 	bl	80001d4 <delay>

	// Enable the SPI1 peripheral after have done all register configurations
	SPI_PeripheralControl(SPI1, ENABLE);
 800031e:	2101      	movs	r1, #1
 8000320:	4810      	ldr	r0, [pc, #64]	; (8000364 <main+0xa8>)
 8000322:	f000 fc74 	bl	8000c0e <SPI_PeripheralControl>

	//first send length information
	//uint8_t dataLen = strlen(user_data);
	//SPI_SendData(SPI1, &dataLen, 1);
	while(SPI_SendDataIT(&SPI1Handle, &data, 1) != SPI_READY);
 8000326:	bf00      	nop
 8000328:	f107 030f 	add.w	r3, r7, #15
 800032c:	2201      	movs	r2, #1
 800032e:	4619      	mov	r1, r3
 8000330:	480d      	ldr	r0, [pc, #52]	; (8000368 <main+0xac>)
 8000332:	f000 fb74 	bl	8000a1e <SPI_SendDataIT>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d1f5      	bne.n	8000328 <main+0x6c>
	// Send data
	//while(SPI_SendDataIT(&SPI1Handle, (uint8_t*)user_data, strlen(user_data)) != SPI_READY);
	//SPI_SendData(SPI1, (uint8_t*)user_data, strlen(user_data));

	//lets confirm SPI is not busy
	while(SPI_GetFlagStatus(SPI1, SPI_BUSY_FLAG));
 800033c:	bf00      	nop
 800033e:	2180      	movs	r1, #128	; 0x80
 8000340:	4808      	ldr	r0, [pc, #32]	; (8000364 <main+0xa8>)
 8000342:	f000 fb58 	bl	80009f6 <SPI_GetFlagStatus>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d1f8      	bne.n	800033e <main+0x82>

	// Disable the SPI1 peripheral
	SPI_PeripheralControl(SPI1, DISABLE);
 800034c:	2100      	movs	r1, #0
 800034e:	4805      	ldr	r0, [pc, #20]	; (8000364 <main+0xa8>)
 8000350:	f000 fc5d 	bl	8000c0e <SPI_PeripheralControl>
 8000354:	2300      	movs	r3, #0

}
 8000356:	4618      	mov	r0, r3
 8000358:	3710      	adds	r7, #16
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}
 800035e:	bf00      	nop
 8000360:	40020400 	.word	0x40020400
 8000364:	40013000 	.word	0x40013000
 8000368:	2000001c 	.word	0x2000001c

0800036c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800036c:	480d      	ldr	r0, [pc, #52]	; (80003a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800036e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000370:	480d      	ldr	r0, [pc, #52]	; (80003a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000372:	490e      	ldr	r1, [pc, #56]	; (80003ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8000374:	4a0e      	ldr	r2, [pc, #56]	; (80003b0 <LoopForever+0xe>)
  movs r3, #0
 8000376:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000378:	e002      	b.n	8000380 <LoopCopyDataInit>

0800037a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800037a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800037c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800037e:	3304      	adds	r3, #4

08000380 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000380:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000382:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000384:	d3f9      	bcc.n	800037a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000386:	4a0b      	ldr	r2, [pc, #44]	; (80003b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000388:	4c0b      	ldr	r4, [pc, #44]	; (80003b8 <LoopForever+0x16>)
  movs r3, #0
 800038a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800038c:	e001      	b.n	8000392 <LoopFillZerobss>

0800038e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800038e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000390:	3204      	adds	r2, #4

08000392 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000392:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000394:	d3fb      	bcc.n	800038e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000396:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 800039a:	f000 fd41 	bl	8000e20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800039e:	f7ff ff8d 	bl	80002bc <main>

080003a2 <LoopForever>:

LoopForever:
    b LoopForever
 80003a2:	e7fe      	b.n	80003a2 <LoopForever>
  ldr   r0, =_estack
 80003a4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80003a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003ac:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003b0:	08000e88 	.word	0x08000e88
  ldr r2, =_sbss
 80003b4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003b8:	2000003c 	.word	0x2000003c

080003bc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003bc:	e7fe      	b.n	80003bc <ADC_IRQHandler>
	...

080003c0 <GPIO_PeriClockControl>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi){
 80003c0:	b480      	push	{r7}
 80003c2:	b083      	sub	sp, #12
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	460b      	mov	r3, r1
 80003ca:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 80003cc:	78fb      	ldrb	r3, [r7, #3]
 80003ce:	2b01      	cmp	r3, #1
 80003d0:	d141      	bne.n	8000456 <GPIO_PeriClockControl+0x96>
		if(pGPIOx == GPIOA){
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	4a43      	ldr	r2, [pc, #268]	; (80004e4 <GPIO_PeriClockControl+0x124>)
 80003d6:	4293      	cmp	r3, r2
 80003d8:	d106      	bne.n	80003e8 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 80003da:	4b43      	ldr	r3, [pc, #268]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 80003dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003de:	4a42      	ldr	r2, [pc, #264]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 80003e0:	f043 0301 	orr.w	r3, r3, #1
 80003e4:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOE_PCLK_DI();
		} else if(pGPIOx == GPIOH){
			GPIOH_PCLK_DI();
		}
	}
}
 80003e6:	e077      	b.n	80004d8 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOB){
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	4a40      	ldr	r2, [pc, #256]	; (80004ec <GPIO_PeriClockControl+0x12c>)
 80003ec:	4293      	cmp	r3, r2
 80003ee:	d106      	bne.n	80003fe <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003f0:	4b3d      	ldr	r3, [pc, #244]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 80003f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f4:	4a3c      	ldr	r2, [pc, #240]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 80003f6:	f043 0302 	orr.w	r3, r3, #2
 80003fa:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003fc:	e06c      	b.n	80004d8 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOC){
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	4a3b      	ldr	r2, [pc, #236]	; (80004f0 <GPIO_PeriClockControl+0x130>)
 8000402:	4293      	cmp	r3, r2
 8000404:	d106      	bne.n	8000414 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000406:	4b38      	ldr	r3, [pc, #224]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 8000408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800040a:	4a37      	ldr	r2, [pc, #220]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 800040c:	f043 0304 	orr.w	r3, r3, #4
 8000410:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000412:	e061      	b.n	80004d8 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOD){
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	4a37      	ldr	r2, [pc, #220]	; (80004f4 <GPIO_PeriClockControl+0x134>)
 8000418:	4293      	cmp	r3, r2
 800041a:	d106      	bne.n	800042a <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 800041c:	4b32      	ldr	r3, [pc, #200]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 800041e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000420:	4a31      	ldr	r2, [pc, #196]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 8000422:	f043 0308 	orr.w	r3, r3, #8
 8000426:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000428:	e056      	b.n	80004d8 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOE){
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	4a32      	ldr	r2, [pc, #200]	; (80004f8 <GPIO_PeriClockControl+0x138>)
 800042e:	4293      	cmp	r3, r2
 8000430:	d106      	bne.n	8000440 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000432:	4b2d      	ldr	r3, [pc, #180]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 8000434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000436:	4a2c      	ldr	r2, [pc, #176]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 8000438:	f043 0310 	orr.w	r3, r3, #16
 800043c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800043e:	e04b      	b.n	80004d8 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOH){
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	4a2e      	ldr	r2, [pc, #184]	; (80004fc <GPIO_PeriClockControl+0x13c>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d147      	bne.n	80004d8 <GPIO_PeriClockControl+0x118>
			GPIOH_PCLK_EN();
 8000448:	4b27      	ldr	r3, [pc, #156]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 800044a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800044c:	4a26      	ldr	r2, [pc, #152]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 800044e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000452:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000454:	e040      	b.n	80004d8 <GPIO_PeriClockControl+0x118>
		if(pGPIOx == GPIOA){
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	4a22      	ldr	r2, [pc, #136]	; (80004e4 <GPIO_PeriClockControl+0x124>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d106      	bne.n	800046c <GPIO_PeriClockControl+0xac>
			GPIOA_PCLK_DI();
 800045e:	4b22      	ldr	r3, [pc, #136]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 8000460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000462:	4a21      	ldr	r2, [pc, #132]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 8000464:	f023 0301 	bic.w	r3, r3, #1
 8000468:	6313      	str	r3, [r2, #48]	; 0x30
}
 800046a:	e035      	b.n	80004d8 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOB){
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	4a1f      	ldr	r2, [pc, #124]	; (80004ec <GPIO_PeriClockControl+0x12c>)
 8000470:	4293      	cmp	r3, r2
 8000472:	d106      	bne.n	8000482 <GPIO_PeriClockControl+0xc2>
			GPIOB_PCLK_DI();
 8000474:	4b1c      	ldr	r3, [pc, #112]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 8000476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000478:	4a1b      	ldr	r2, [pc, #108]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 800047a:	f023 0302 	bic.w	r3, r3, #2
 800047e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000480:	e02a      	b.n	80004d8 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOC){
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	4a1a      	ldr	r2, [pc, #104]	; (80004f0 <GPIO_PeriClockControl+0x130>)
 8000486:	4293      	cmp	r3, r2
 8000488:	d106      	bne.n	8000498 <GPIO_PeriClockControl+0xd8>
			GPIOC_PCLK_DI();
 800048a:	4b17      	ldr	r3, [pc, #92]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 800048c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800048e:	4a16      	ldr	r2, [pc, #88]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 8000490:	f023 0304 	bic.w	r3, r3, #4
 8000494:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000496:	e01f      	b.n	80004d8 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOD){
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	4a16      	ldr	r2, [pc, #88]	; (80004f4 <GPIO_PeriClockControl+0x134>)
 800049c:	4293      	cmp	r3, r2
 800049e:	d106      	bne.n	80004ae <GPIO_PeriClockControl+0xee>
			GPIOD_PCLK_DI();
 80004a0:	4b11      	ldr	r3, [pc, #68]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 80004a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004a4:	4a10      	ldr	r2, [pc, #64]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 80004a6:	f023 0308 	bic.w	r3, r3, #8
 80004aa:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004ac:	e014      	b.n	80004d8 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOE){
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	4a11      	ldr	r2, [pc, #68]	; (80004f8 <GPIO_PeriClockControl+0x138>)
 80004b2:	4293      	cmp	r3, r2
 80004b4:	d106      	bne.n	80004c4 <GPIO_PeriClockControl+0x104>
			GPIOE_PCLK_DI();
 80004b6:	4b0c      	ldr	r3, [pc, #48]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 80004b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ba:	4a0b      	ldr	r2, [pc, #44]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 80004bc:	f023 0310 	bic.w	r3, r3, #16
 80004c0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004c2:	e009      	b.n	80004d8 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOH){
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	4a0d      	ldr	r2, [pc, #52]	; (80004fc <GPIO_PeriClockControl+0x13c>)
 80004c8:	4293      	cmp	r3, r2
 80004ca:	d105      	bne.n	80004d8 <GPIO_PeriClockControl+0x118>
			GPIOH_PCLK_DI();
 80004cc:	4b06      	ldr	r3, [pc, #24]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 80004ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004d0:	4a05      	ldr	r2, [pc, #20]	; (80004e8 <GPIO_PeriClockControl+0x128>)
 80004d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80004d6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004d8:	bf00      	nop
 80004da:	370c      	adds	r7, #12
 80004dc:	46bd      	mov	sp, r7
 80004de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e2:	4770      	bx	lr
 80004e4:	40020000 	.word	0x40020000
 80004e8:	40023800 	.word	0x40023800
 80004ec:	40020400 	.word	0x40020400
 80004f0:	40020800 	.word	0x40020800
 80004f4:	40020c00 	.word	0x40020c00
 80004f8:	40021000 	.word	0x40021000
 80004fc:	40021c00 	.word	0x40021c00

08000500 <GPIO_Init>:
 *
 * @return            -	none
 *
 * @Note              - none
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 8000500:	b480      	push	{r7}
 8000502:	b087      	sub	sp, #28
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]

	uint32_t temp = 0;	// temp register
 8000508:	2300      	movs	r3, #0
 800050a:	617b      	str	r3, [r7, #20]

	//1 . configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	795b      	ldrb	r3, [r3, #5]
 8000510:	2b03      	cmp	r3, #3
 8000512:	d822      	bhi.n	800055a <GPIO_Init+0x5a>
		// The non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	795b      	ldrb	r3, [r3, #5]
 8000518:	461a      	mov	r2, r3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	791b      	ldrb	r3, [r3, #4]
 800051e:	005b      	lsls	r3, r3, #1
 8000520:	fa02 f303 	lsl.w	r3, r2, r3
 8000524:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	681a      	ldr	r2, [r3, #0]
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	791b      	ldrb	r3, [r3, #4]
 8000530:	005b      	lsls	r3, r3, #1
 8000532:	2103      	movs	r1, #3
 8000534:	fa01 f303 	lsl.w	r3, r1, r3
 8000538:	43db      	mvns	r3, r3
 800053a:	4619      	mov	r1, r3
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	400a      	ands	r2, r1
 8000542:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	6819      	ldr	r1, [r3, #0]
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	697a      	ldr	r2, [r7, #20]
 8000550:	430a      	orrs	r2, r1
 8000552:	601a      	str	r2, [r3, #0]
		temp = 0;
 8000554:	2300      	movs	r3, #0
 8000556:	617b      	str	r3, [r7, #20]
 8000558:	e0ca      	b.n	80006f0 <GPIO_Init+0x1f0>
	} else{
		// Interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	795b      	ldrb	r3, [r3, #5]
 800055e:	2b04      	cmp	r3, #4
 8000560:	d117      	bne.n	8000592 <GPIO_Init+0x92>
			//1. configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000562:	4b43      	ldr	r3, [pc, #268]	; (8000670 <GPIO_Init+0x170>)
 8000564:	68db      	ldr	r3, [r3, #12]
 8000566:	687a      	ldr	r2, [r7, #4]
 8000568:	7912      	ldrb	r2, [r2, #4]
 800056a:	4611      	mov	r1, r2
 800056c:	2201      	movs	r2, #1
 800056e:	408a      	lsls	r2, r1
 8000570:	4611      	mov	r1, r2
 8000572:	4a3f      	ldr	r2, [pc, #252]	; (8000670 <GPIO_Init+0x170>)
 8000574:	430b      	orrs	r3, r1
 8000576:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000578:	4b3d      	ldr	r3, [pc, #244]	; (8000670 <GPIO_Init+0x170>)
 800057a:	689b      	ldr	r3, [r3, #8]
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	7912      	ldrb	r2, [r2, #4]
 8000580:	4611      	mov	r1, r2
 8000582:	2201      	movs	r2, #1
 8000584:	408a      	lsls	r2, r1
 8000586:	43d2      	mvns	r2, r2
 8000588:	4611      	mov	r1, r2
 800058a:	4a39      	ldr	r2, [pc, #228]	; (8000670 <GPIO_Init+0x170>)
 800058c:	400b      	ands	r3, r1
 800058e:	6093      	str	r3, [r2, #8]
 8000590:	e035      	b.n	80005fe <GPIO_Init+0xfe>

		} else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT){
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	795b      	ldrb	r3, [r3, #5]
 8000596:	2b05      	cmp	r3, #5
 8000598:	d117      	bne.n	80005ca <GPIO_Init+0xca>
			//1 . configure the RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800059a:	4b35      	ldr	r3, [pc, #212]	; (8000670 <GPIO_Init+0x170>)
 800059c:	689b      	ldr	r3, [r3, #8]
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	7912      	ldrb	r2, [r2, #4]
 80005a2:	4611      	mov	r1, r2
 80005a4:	2201      	movs	r2, #1
 80005a6:	408a      	lsls	r2, r1
 80005a8:	4611      	mov	r1, r2
 80005aa:	4a31      	ldr	r2, [pc, #196]	; (8000670 <GPIO_Init+0x170>)
 80005ac:	430b      	orrs	r3, r1
 80005ae:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005b0:	4b2f      	ldr	r3, [pc, #188]	; (8000670 <GPIO_Init+0x170>)
 80005b2:	68db      	ldr	r3, [r3, #12]
 80005b4:	687a      	ldr	r2, [r7, #4]
 80005b6:	7912      	ldrb	r2, [r2, #4]
 80005b8:	4611      	mov	r1, r2
 80005ba:	2201      	movs	r2, #1
 80005bc:	408a      	lsls	r2, r1
 80005be:	43d2      	mvns	r2, r2
 80005c0:	4611      	mov	r1, r2
 80005c2:	4a2b      	ldr	r2, [pc, #172]	; (8000670 <GPIO_Init+0x170>)
 80005c4:	400b      	ands	r3, r1
 80005c6:	60d3      	str	r3, [r2, #12]
 80005c8:	e019      	b.n	80005fe <GPIO_Init+0xfe>

		} else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT){
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	795b      	ldrb	r3, [r3, #5]
 80005ce:	2b06      	cmp	r3, #6
 80005d0:	d115      	bne.n	80005fe <GPIO_Init+0xfe>
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005d2:	4b27      	ldr	r3, [pc, #156]	; (8000670 <GPIO_Init+0x170>)
 80005d4:	689b      	ldr	r3, [r3, #8]
 80005d6:	687a      	ldr	r2, [r7, #4]
 80005d8:	7912      	ldrb	r2, [r2, #4]
 80005da:	4611      	mov	r1, r2
 80005dc:	2201      	movs	r2, #1
 80005de:	408a      	lsls	r2, r1
 80005e0:	4611      	mov	r1, r2
 80005e2:	4a23      	ldr	r2, [pc, #140]	; (8000670 <GPIO_Init+0x170>)
 80005e4:	430b      	orrs	r3, r1
 80005e6:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005e8:	4b21      	ldr	r3, [pc, #132]	; (8000670 <GPIO_Init+0x170>)
 80005ea:	68db      	ldr	r3, [r3, #12]
 80005ec:	687a      	ldr	r2, [r7, #4]
 80005ee:	7912      	ldrb	r2, [r2, #4]
 80005f0:	4611      	mov	r1, r2
 80005f2:	2201      	movs	r2, #1
 80005f4:	408a      	lsls	r2, r1
 80005f6:	4611      	mov	r1, r2
 80005f8:	4a1d      	ldr	r2, [pc, #116]	; (8000670 <GPIO_Init+0x170>)
 80005fa:	430b      	orrs	r3, r1
 80005fc:	60d3      	str	r3, [r2, #12]

		}

		//2. Configure the GPIO port selection in SYSCFG_EXTICR

		SYSCFG_PCLK_EN();	// Enable the SYSCFG clock
 80005fe:	4b1d      	ldr	r3, [pc, #116]	; (8000674 <GPIO_Init+0x174>)
 8000600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000602:	4a1c      	ldr	r2, [pc, #112]	; (8000674 <GPIO_Init+0x174>)
 8000604:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000608:	6453      	str	r3, [r2, #68]	; 0x44

		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;		// EXTICR[x], where x = 0...4
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	791b      	ldrb	r3, [r3, #4]
 800060e:	089b      	lsrs	r3, r3, #2
 8000610:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;		// range = {0,4,8,12}
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	791b      	ldrb	r3, [r3, #4]
 8000616:	f003 0303 	and.w	r3, r3, #3
 800061a:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a15      	ldr	r2, [pc, #84]	; (8000678 <GPIO_Init+0x178>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d034      	beq.n	8000690 <GPIO_Init+0x190>
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a14      	ldr	r2, [pc, #80]	; (800067c <GPIO_Init+0x17c>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d01d      	beq.n	800066c <GPIO_Init+0x16c>
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a12      	ldr	r2, [pc, #72]	; (8000680 <GPIO_Init+0x180>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d016      	beq.n	8000668 <GPIO_Init+0x168>
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a11      	ldr	r2, [pc, #68]	; (8000684 <GPIO_Init+0x184>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d00f      	beq.n	8000664 <GPIO_Init+0x164>
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a0f      	ldr	r2, [pc, #60]	; (8000688 <GPIO_Init+0x188>)
 800064a:	4293      	cmp	r3, r2
 800064c:	d008      	beq.n	8000660 <GPIO_Init+0x160>
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4a0e      	ldr	r2, [pc, #56]	; (800068c <GPIO_Init+0x18c>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d101      	bne.n	800065c <GPIO_Init+0x15c>
 8000658:	2307      	movs	r3, #7
 800065a:	e01a      	b.n	8000692 <GPIO_Init+0x192>
 800065c:	2300      	movs	r3, #0
 800065e:	e018      	b.n	8000692 <GPIO_Init+0x192>
 8000660:	2304      	movs	r3, #4
 8000662:	e016      	b.n	8000692 <GPIO_Init+0x192>
 8000664:	2303      	movs	r3, #3
 8000666:	e014      	b.n	8000692 <GPIO_Init+0x192>
 8000668:	2302      	movs	r3, #2
 800066a:	e012      	b.n	8000692 <GPIO_Init+0x192>
 800066c:	2301      	movs	r3, #1
 800066e:	e010      	b.n	8000692 <GPIO_Init+0x192>
 8000670:	40013c00 	.word	0x40013c00
 8000674:	40023800 	.word	0x40023800
 8000678:	40020000 	.word	0x40020000
 800067c:	40020400 	.word	0x40020400
 8000680:	40020800 	.word	0x40020800
 8000684:	40020c00 	.word	0x40020c00
 8000688:	40021000 	.word	0x40021000
 800068c:	40021c00 	.word	0x40021c00
 8000690:	2300      	movs	r3, #0
 8000692:	747b      	strb	r3, [r7, #17]

		SYSCFG->EXTICR[temp1] &= ~(0xF << (temp2 * 4));		 // Clear the current value
 8000694:	4a67      	ldr	r2, [pc, #412]	; (8000834 <GPIO_Init+0x334>)
 8000696:	7cfb      	ldrb	r3, [r7, #19]
 8000698:	3302      	adds	r3, #2
 800069a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800069e:	7cbb      	ldrb	r3, [r7, #18]
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	210f      	movs	r1, #15
 80006a4:	fa01 f303 	lsl.w	r3, r1, r3
 80006a8:	43db      	mvns	r3, r3
 80006aa:	4618      	mov	r0, r3
 80006ac:	4961      	ldr	r1, [pc, #388]	; (8000834 <GPIO_Init+0x334>)
 80006ae:	7cfb      	ldrb	r3, [r7, #19]
 80006b0:	4002      	ands	r2, r0
 80006b2:	3302      	adds	r3, #2
 80006b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		SYSCFG->EXTICR[temp1] |= portcode << (temp2 * 4);	 // Set current value
 80006b8:	4a5e      	ldr	r2, [pc, #376]	; (8000834 <GPIO_Init+0x334>)
 80006ba:	7cfb      	ldrb	r3, [r7, #19]
 80006bc:	3302      	adds	r3, #2
 80006be:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006c2:	7c79      	ldrb	r1, [r7, #17]
 80006c4:	7cbb      	ldrb	r3, [r7, #18]
 80006c6:	009b      	lsls	r3, r3, #2
 80006c8:	fa01 f303 	lsl.w	r3, r1, r3
 80006cc:	4618      	mov	r0, r3
 80006ce:	4959      	ldr	r1, [pc, #356]	; (8000834 <GPIO_Init+0x334>)
 80006d0:	7cfb      	ldrb	r3, [r7, #19]
 80006d2:	4302      	orrs	r2, r0
 80006d4:	3302      	adds	r3, #2
 80006d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		//3 . Enable the EXTI interrupt delivery to the processor using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 80006da:	4b57      	ldr	r3, [pc, #348]	; (8000838 <GPIO_Init+0x338>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	687a      	ldr	r2, [r7, #4]
 80006e0:	7912      	ldrb	r2, [r2, #4]
 80006e2:	4611      	mov	r1, r2
 80006e4:	2201      	movs	r2, #1
 80006e6:	408a      	lsls	r2, r1
 80006e8:	4611      	mov	r1, r2
 80006ea:	4a53      	ldr	r2, [pc, #332]	; (8000838 <GPIO_Init+0x338>)
 80006ec:	430b      	orrs	r3, r1
 80006ee:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	617b      	str	r3, [r7, #20]

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	799b      	ldrb	r3, [r3, #6]
 80006f8:	461a      	mov	r2, r3
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	791b      	ldrb	r3, [r3, #4]
 80006fe:	005b      	lsls	r3, r3, #1
 8000700:	fa02 f303 	lsl.w	r3, r2, r3
 8000704:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	689a      	ldr	r2, [r3, #8]
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	791b      	ldrb	r3, [r3, #4]
 8000710:	005b      	lsls	r3, r3, #1
 8000712:	2103      	movs	r1, #3
 8000714:	fa01 f303 	lsl.w	r3, r1, r3
 8000718:	43db      	mvns	r3, r3
 800071a:	4619      	mov	r1, r3
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	400a      	ands	r2, r1
 8000722:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp; //setting
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	6899      	ldr	r1, [r3, #8]
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	697a      	ldr	r2, [r7, #20]
 8000730:	430a      	orrs	r2, r1
 8000732:	609a      	str	r2, [r3, #8]

	temp = 0;
 8000734:	2300      	movs	r3, #0
 8000736:	617b      	str	r3, [r7, #20]

	//3. configure the pull-up/pull-down settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	79db      	ldrb	r3, [r3, #7]
 800073c:	461a      	mov	r2, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	791b      	ldrb	r3, [r3, #4]
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	fa02 f303 	lsl.w	r3, r2, r3
 8000748:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	68da      	ldr	r2, [r3, #12]
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	791b      	ldrb	r3, [r3, #4]
 8000754:	005b      	lsls	r3, r3, #1
 8000756:	2103      	movs	r1, #3
 8000758:	fa01 f303 	lsl.w	r3, r1, r3
 800075c:	43db      	mvns	r3, r3
 800075e:	4619      	mov	r1, r3
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	400a      	ands	r2, r1
 8000766:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp; //setting
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	68d9      	ldr	r1, [r3, #12]
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	697a      	ldr	r2, [r7, #20]
 8000774:	430a      	orrs	r2, r1
 8000776:	60da      	str	r2, [r3, #12]

	temp = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	617b      	str	r3, [r7, #20]

	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	7a1b      	ldrb	r3, [r3, #8]
 8000780:	461a      	mov	r2, r3
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	791b      	ldrb	r3, [r3, #4]
 8000786:	fa02 f303 	lsl.w	r3, r2, r3
 800078a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	685a      	ldr	r2, [r3, #4]
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	791b      	ldrb	r3, [r3, #4]
 8000796:	4619      	mov	r1, r3
 8000798:	2301      	movs	r3, #1
 800079a:	408b      	lsls	r3, r1
 800079c:	43db      	mvns	r3, r3
 800079e:	4619      	mov	r1, r3
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	400a      	ands	r2, r1
 80007a6:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp; //setting
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	6859      	ldr	r1, [r3, #4]
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	697a      	ldr	r2, [r7, #20]
 80007b4:	430a      	orrs	r2, r1
 80007b6:	605a      	str	r2, [r3, #4]

	temp = 0;
 80007b8:	2300      	movs	r3, #0
 80007ba:	617b      	str	r3, [r7, #20]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	795b      	ldrb	r3, [r3, #5]
 80007c0:	2b02      	cmp	r3, #2
 80007c2:	d131      	bne.n	8000828 <GPIO_Init+0x328>
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	791b      	ldrb	r3, [r3, #4]
 80007c8:	08db      	lsrs	r3, r3, #3
 80007ca:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	791b      	ldrb	r3, [r3, #4]
 80007d0:	f003 0307 	and.w	r3, r3, #7
 80007d4:	73fb      	strb	r3, [r7, #15]

		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2)); //clearing
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	7c3a      	ldrb	r2, [r7, #16]
 80007dc:	3208      	adds	r2, #8
 80007de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007e2:	7bfb      	ldrb	r3, [r7, #15]
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	220f      	movs	r2, #15
 80007e8:	fa02 f303 	lsl.w	r3, r2, r3
 80007ec:	43db      	mvns	r3, r3
 80007ee:	4618      	mov	r0, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	7c3a      	ldrb	r2, [r7, #16]
 80007f6:	4001      	ands	r1, r0
 80007f8:	3208      	adds	r2, #8
 80007fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	7c3a      	ldrb	r2, [r7, #16]
 8000804:	3208      	adds	r2, #8
 8000806:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	7a5b      	ldrb	r3, [r3, #9]
 800080e:	461a      	mov	r2, r3
 8000810:	7bfb      	ldrb	r3, [r7, #15]
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	fa02 f303 	lsl.w	r3, r2, r3
 8000818:	4618      	mov	r0, r3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	7c3a      	ldrb	r2, [r7, #16]
 8000820:	4301      	orrs	r1, r0
 8000822:	3208      	adds	r2, #8
 8000824:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}
}
 8000828:	bf00      	nop
 800082a:	371c      	adds	r7, #28
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr
 8000834:	40013800 	.word	0x40013800
 8000838:	40013c00 	.word	0x40013c00

0800083c <GPIO_ReadFromInputPin>:
 *
 * @return            - 0 or 1
 *
 * @Note              - none
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber){
 800083c:	b480      	push	{r7}
 800083e:	b085      	sub	sp, #20
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
 8000844:	460b      	mov	r3, r1
 8000846:	70fb      	strb	r3, [r7, #3]

	uint8_t value;

	value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x00000001) ;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	691a      	ldr	r2, [r3, #16]
 800084c:	78fb      	ldrb	r3, [r7, #3]
 800084e:	fa22 f303 	lsr.w	r3, r2, r3
 8000852:	b2db      	uxtb	r3, r3
 8000854:	f003 0301 	and.w	r3, r3, #1
 8000858:	73fb      	strb	r3, [r7, #15]

	return value;
 800085a:	7bfb      	ldrb	r3, [r7, #15]

}
 800085c:	4618      	mov	r0, r3
 800085e:	3714      	adds	r7, #20
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr

08000868 <SPI_PeriClockControl>:
 *
 * @return            - none
 *
 * @Note              - none
 **************************************************************************************************/
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi){
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
 8000870:	460b      	mov	r3, r1
 8000872:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 8000874:	78fb      	ldrb	r3, [r7, #3]
 8000876:	2b01      	cmp	r3, #1
 8000878:	d12b      	bne.n	80008d2 <SPI_PeriClockControl+0x6a>
		if(pSPIx == SPI1){
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	4a2d      	ldr	r2, [pc, #180]	; (8000934 <SPI_PeriClockControl+0xcc>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d106      	bne.n	8000890 <SPI_PeriClockControl+0x28>
			SPI1_PCLK_EN();
 8000882:	4b2d      	ldr	r3, [pc, #180]	; (8000938 <SPI_PeriClockControl+0xd0>)
 8000884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000886:	4a2c      	ldr	r2, [pc, #176]	; (8000938 <SPI_PeriClockControl+0xd0>)
 8000888:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800088c:	6453      	str	r3, [r2, #68]	; 0x44
			SPI3_PCLK_DI();
		} else if(pSPIx == SPI4){
			SPI4_PCLK_DI();
		}
	}
}
 800088e:	e04b      	b.n	8000928 <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI2){
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	4a2a      	ldr	r2, [pc, #168]	; (800093c <SPI_PeriClockControl+0xd4>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d106      	bne.n	80008a6 <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 8000898:	4b27      	ldr	r3, [pc, #156]	; (8000938 <SPI_PeriClockControl+0xd0>)
 800089a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089c:	4a26      	ldr	r2, [pc, #152]	; (8000938 <SPI_PeriClockControl+0xd0>)
 800089e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008a2:	6413      	str	r3, [r2, #64]	; 0x40
}
 80008a4:	e040      	b.n	8000928 <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI3){
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4a25      	ldr	r2, [pc, #148]	; (8000940 <SPI_PeriClockControl+0xd8>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d106      	bne.n	80008bc <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 80008ae:	4b22      	ldr	r3, [pc, #136]	; (8000938 <SPI_PeriClockControl+0xd0>)
 80008b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b2:	4a21      	ldr	r2, [pc, #132]	; (8000938 <SPI_PeriClockControl+0xd0>)
 80008b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80008b8:	6413      	str	r3, [r2, #64]	; 0x40
}
 80008ba:	e035      	b.n	8000928 <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI4){
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	4a21      	ldr	r2, [pc, #132]	; (8000944 <SPI_PeriClockControl+0xdc>)
 80008c0:	4293      	cmp	r3, r2
 80008c2:	d131      	bne.n	8000928 <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_EN();
 80008c4:	4b1c      	ldr	r3, [pc, #112]	; (8000938 <SPI_PeriClockControl+0xd0>)
 80008c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c8:	4a1b      	ldr	r2, [pc, #108]	; (8000938 <SPI_PeriClockControl+0xd0>)
 80008ca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80008ce:	6453      	str	r3, [r2, #68]	; 0x44
}
 80008d0:	e02a      	b.n	8000928 <SPI_PeriClockControl+0xc0>
		if(pSPIx == SPI1){
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	4a17      	ldr	r2, [pc, #92]	; (8000934 <SPI_PeriClockControl+0xcc>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d106      	bne.n	80008e8 <SPI_PeriClockControl+0x80>
			SPI1_PCLK_DI();
 80008da:	4b17      	ldr	r3, [pc, #92]	; (8000938 <SPI_PeriClockControl+0xd0>)
 80008dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008de:	4a16      	ldr	r2, [pc, #88]	; (8000938 <SPI_PeriClockControl+0xd0>)
 80008e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80008e4:	6453      	str	r3, [r2, #68]	; 0x44
}
 80008e6:	e01f      	b.n	8000928 <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI2){
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	4a14      	ldr	r2, [pc, #80]	; (800093c <SPI_PeriClockControl+0xd4>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d106      	bne.n	80008fe <SPI_PeriClockControl+0x96>
			SPI2_PCLK_DI();
 80008f0:	4b11      	ldr	r3, [pc, #68]	; (8000938 <SPI_PeriClockControl+0xd0>)
 80008f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f4:	4a10      	ldr	r2, [pc, #64]	; (8000938 <SPI_PeriClockControl+0xd0>)
 80008f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80008fa:	6413      	str	r3, [r2, #64]	; 0x40
}
 80008fc:	e014      	b.n	8000928 <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI3){
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4a0f      	ldr	r2, [pc, #60]	; (8000940 <SPI_PeriClockControl+0xd8>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d106      	bne.n	8000914 <SPI_PeriClockControl+0xac>
			SPI3_PCLK_DI();
 8000906:	4b0c      	ldr	r3, [pc, #48]	; (8000938 <SPI_PeriClockControl+0xd0>)
 8000908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090a:	4a0b      	ldr	r2, [pc, #44]	; (8000938 <SPI_PeriClockControl+0xd0>)
 800090c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000910:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000912:	e009      	b.n	8000928 <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI4){
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	4a0b      	ldr	r2, [pc, #44]	; (8000944 <SPI_PeriClockControl+0xdc>)
 8000918:	4293      	cmp	r3, r2
 800091a:	d105      	bne.n	8000928 <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_DI();
 800091c:	4b06      	ldr	r3, [pc, #24]	; (8000938 <SPI_PeriClockControl+0xd0>)
 800091e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000920:	4a05      	ldr	r2, [pc, #20]	; (8000938 <SPI_PeriClockControl+0xd0>)
 8000922:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000926:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000928:	bf00      	nop
 800092a:	370c      	adds	r7, #12
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	40013000 	.word	0x40013000
 8000938:	40023800 	.word	0x40023800
 800093c:	40003800 	.word	0x40003800
 8000940:	40003c00 	.word	0x40003c00
 8000944:	40013400 	.word	0x40013400

08000948 <SPI_Init>:
 * @return			- None
 *
 * @Note			- None
 *
 *****************************************************************************************/
void SPI_Init(SPI_Handle_t *pSPIHandle){
 8000948:	b480      	push	{r7}
 800094a:	b085      	sub	sp, #20
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]

	//first lets configure the SPI_CR1 register

	uint32_t tempreg = 0;
 8000950:	2300      	movs	r3, #0
 8000952:	60fb      	str	r3, [r7, #12]

	//1. Configure the device mode
	tempreg |= (pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR);
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	791b      	ldrb	r3, [r3, #4]
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	461a      	mov	r2, r3
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	4313      	orrs	r3, r2
 8000960:	60fb      	str	r3, [r7, #12]

	//2. Configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD){
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	795b      	ldrb	r3, [r3, #5]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d104      	bne.n	8000974 <SPI_Init+0x2c>
		//bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000970:	60fb      	str	r3, [r7, #12]
 8000972:	e014      	b.n	800099e <SPI_Init+0x56>

	} else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD){
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	795b      	ldrb	r3, [r3, #5]
 8000978:	2b02      	cmp	r3, #2
 800097a:	d104      	bne.n	8000986 <SPI_Init+0x3e>
		//bidi mode should be set
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000982:	60fb      	str	r3, [r7, #12]
 8000984:	e00b      	b.n	800099e <SPI_Init+0x56>

	} else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY){
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	795b      	ldrb	r3, [r3, #5]
 800098a:	2b03      	cmp	r3, #3
 800098c:	d107      	bne.n	800099e <SPI_Init+0x56>
		//BIDI mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000994:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= (1 << SPI_CR1_RXONLY);
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800099c:	60fb      	str	r3, [r7, #12]
	}

	// 3. Configure the spi serial clock speed (baud rate)
	tempreg |= pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	799b      	ldrb	r3, [r3, #6]
 80009a2:	00db      	lsls	r3, r3, #3
 80009a4:	461a      	mov	r2, r3
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	60fb      	str	r3, [r7, #12]

	//4.  Configure the DFF
	tempreg |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	79db      	ldrb	r3, [r3, #7]
 80009b0:	02db      	lsls	r3, r3, #11
 80009b2:	461a      	mov	r2, r3
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	4313      	orrs	r3, r2
 80009b8:	60fb      	str	r3, [r7, #12]

	//5. configure the CPOL
	tempreg |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	7a1b      	ldrb	r3, [r3, #8]
 80009be:	005b      	lsls	r3, r3, #1
 80009c0:	461a      	mov	r2, r3
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	4313      	orrs	r3, r2
 80009c6:	60fb      	str	r3, [r7, #12]

	//6 . configure the CPHA
	tempreg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	7a5b      	ldrb	r3, [r3, #9]
 80009cc:	461a      	mov	r2, r3
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	4313      	orrs	r3, r2
 80009d2:	60fb      	str	r3, [r7, #12]

	//7 . configure the SSM
	tempreg |= pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	7a9b      	ldrb	r3, [r3, #10]
 80009d8:	025b      	lsls	r3, r3, #9
 80009da:	461a      	mov	r2, r3
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	4313      	orrs	r3, r2
 80009e0:	60fb      	str	r3, [r7, #12]

	// Writing to register CR1
	pSPIHandle->pSPIx->CR1 = tempreg;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	68fa      	ldr	r2, [r7, #12]
 80009e8:	601a      	str	r2, [r3, #0]

}
 80009ea:	bf00      	nop
 80009ec:	3714      	adds	r7, #20
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr

080009f6 <SPI_GetFlagStatus>:
 * @return		- Flag status (True/False)
 *
 * @Note		- None
 *
 *****************************************************************************************/
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx , uint32_t FlagName){
 80009f6:	b480      	push	{r7}
 80009f8:	b083      	sub	sp, #12
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
 80009fe:	6039      	str	r1, [r7, #0]

	if(pSPIx->SR & FlagName){
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	689a      	ldr	r2, [r3, #8]
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	4013      	ands	r3, r2
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <SPI_GetFlagStatus+0x1a>
		return FLAG_SET;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	e000      	b.n	8000a12 <SPI_GetFlagStatus+0x1c>
	}

	return FLAG_RESET;
 8000a10:	2300      	movs	r3, #0
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr

08000a1e <SPI_SendDataIT>:
 * @return		- Tx State
 *
 * @Note		- None
 *
 *****************************************************************/
uint8_t SPI_SendDataIT(SPI_Handle_t *pSPIHandle, uint8_t *pTxBuffer, uint32_t Length){
 8000a1e:	b480      	push	{r7}
 8000a20:	b087      	sub	sp, #28
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	60f8      	str	r0, [r7, #12]
 8000a26:	60b9      	str	r1, [r7, #8]
 8000a28:	607a      	str	r2, [r7, #4]

	uint8_t state = pSPIHandle->TxState;
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	7f1b      	ldrb	r3, [r3, #28]
 8000a2e:	75fb      	strb	r3, [r7, #23]

	if(state != SPI_BUSY_IN_TX){
 8000a30:	7dfb      	ldrb	r3, [r7, #23]
 8000a32:	2b02      	cmp	r3, #2
 8000a34:	d010      	beq.n	8000a58 <SPI_SendDataIT+0x3a>

		/*1. Save Tx buffer address and length information in global variables */
		pSPIHandle->pTxBuffer = pTxBuffer;
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	68ba      	ldr	r2, [r7, #8]
 8000a3a:	60da      	str	r2, [r3, #12]
		pSPIHandle->TxLen = Length;
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	687a      	ldr	r2, [r7, #4]
 8000a40:	615a      	str	r2, [r3, #20]

		/*2. Mark SPI state as busy so that no other code can take over SPI peripheral until transmission is over */
		pSPIHandle->TxState = SPI_BUSY_IN_TX;
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	2202      	movs	r2, #2
 8000a46:	771a      	strb	r2, [r3, #28]

		/*3. Enable TXEIE control bit to get interrupt whenever TXE flag is set in SR */
		pSPIHandle->pSPIx->CR2 |= (1 << SPI_CR2_TXEIE);
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	685a      	ldr	r2, [r3, #4]
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000a56:	605a      	str	r2, [r3, #4]

	}
	/* DBG->Data transmission*/
	return state;
 8000a58:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	371c      	adds	r7, #28
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
	...

08000a68 <SPI_IRQInterruptConfig>:
 * @return		- None
 *
 * @Note		- None
 *
 *****************************************************************/
void SPI_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi){
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	460a      	mov	r2, r1
 8000a72:	71fb      	strb	r3, [r7, #7]
 8000a74:	4613      	mov	r3, r2
 8000a76:	71bb      	strb	r3, [r7, #6]

	if(EnorDi == ENABLE){
 8000a78:	79bb      	ldrb	r3, [r7, #6]
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	d133      	bne.n	8000ae6 <SPI_IRQInterruptConfig+0x7e>

		if(IRQNumber <= 31){							/* IRQ numbers(range): 0, ... , 31 */
 8000a7e:	79fb      	ldrb	r3, [r7, #7]
 8000a80:	2b1f      	cmp	r3, #31
 8000a82:	d80a      	bhi.n	8000a9a <SPI_IRQInterruptConfig+0x32>
			//program ISER0 register
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000a84:	4b35      	ldr	r3, [pc, #212]	; (8000b5c <SPI_IRQInterruptConfig+0xf4>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	79fa      	ldrb	r2, [r7, #7]
 8000a8a:	2101      	movs	r1, #1
 8000a8c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a90:	4611      	mov	r1, r2
 8000a92:	4a32      	ldr	r2, [pc, #200]	; (8000b5c <SPI_IRQInterruptConfig+0xf4>)
 8000a94:	430b      	orrs	r3, r1
 8000a96:	6013      	str	r3, [r2, #0]
		} else if(IRQNumber >= 64 && IRQNumber < 96){	/* IRQ numbers(range): 64, ... , 95 */
			//program ICER2 register
			*NVIC_ICER2 |= (1 << IRQNumber % 64);
		}
	}
}
 8000a98:	e059      	b.n	8000b4e <SPI_IRQInterruptConfig+0xe6>
		} else if(IRQNumber > 31 && IRQNumber < 64){	/* IRQ numbers(range): 32, ... , 63 */
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	2b1f      	cmp	r3, #31
 8000a9e:	d90f      	bls.n	8000ac0 <SPI_IRQInterruptConfig+0x58>
 8000aa0:	79fb      	ldrb	r3, [r7, #7]
 8000aa2:	2b3f      	cmp	r3, #63	; 0x3f
 8000aa4:	d80c      	bhi.n	8000ac0 <SPI_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << IRQNumber % 32);
 8000aa6:	4b2e      	ldr	r3, [pc, #184]	; (8000b60 <SPI_IRQInterruptConfig+0xf8>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	79fa      	ldrb	r2, [r7, #7]
 8000aac:	f002 021f 	and.w	r2, r2, #31
 8000ab0:	2101      	movs	r1, #1
 8000ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ab6:	4611      	mov	r1, r2
 8000ab8:	4a29      	ldr	r2, [pc, #164]	; (8000b60 <SPI_IRQInterruptConfig+0xf8>)
 8000aba:	430b      	orrs	r3, r1
 8000abc:	6013      	str	r3, [r2, #0]
 8000abe:	e046      	b.n	8000b4e <SPI_IRQInterruptConfig+0xe6>
		} else if(IRQNumber >= 64 && IRQNumber < 96){	/* IRQ numbers(range): 64, ... , 95 */
 8000ac0:	79fb      	ldrb	r3, [r7, #7]
 8000ac2:	2b3f      	cmp	r3, #63	; 0x3f
 8000ac4:	d943      	bls.n	8000b4e <SPI_IRQInterruptConfig+0xe6>
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	2b5f      	cmp	r3, #95	; 0x5f
 8000aca:	d840      	bhi.n	8000b4e <SPI_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << IRQNumber % 64);
 8000acc:	4b25      	ldr	r3, [pc, #148]	; (8000b64 <SPI_IRQInterruptConfig+0xfc>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	79fa      	ldrb	r2, [r7, #7]
 8000ad2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000ad6:	2101      	movs	r1, #1
 8000ad8:	fa01 f202 	lsl.w	r2, r1, r2
 8000adc:	4611      	mov	r1, r2
 8000ade:	4a21      	ldr	r2, [pc, #132]	; (8000b64 <SPI_IRQInterruptConfig+0xfc>)
 8000ae0:	430b      	orrs	r3, r1
 8000ae2:	6013      	str	r3, [r2, #0]
}
 8000ae4:	e033      	b.n	8000b4e <SPI_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31){							/* IRQ numbers(range): 0, ... , 31 */
 8000ae6:	79fb      	ldrb	r3, [r7, #7]
 8000ae8:	2b1f      	cmp	r3, #31
 8000aea:	d80a      	bhi.n	8000b02 <SPI_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 8000aec:	4b1e      	ldr	r3, [pc, #120]	; (8000b68 <SPI_IRQInterruptConfig+0x100>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	79fa      	ldrb	r2, [r7, #7]
 8000af2:	2101      	movs	r1, #1
 8000af4:	fa01 f202 	lsl.w	r2, r1, r2
 8000af8:	4611      	mov	r1, r2
 8000afa:	4a1b      	ldr	r2, [pc, #108]	; (8000b68 <SPI_IRQInterruptConfig+0x100>)
 8000afc:	430b      	orrs	r3, r1
 8000afe:	6013      	str	r3, [r2, #0]
}
 8000b00:	e025      	b.n	8000b4e <SPI_IRQInterruptConfig+0xe6>
		} else if(IRQNumber > 31 && IRQNumber < 64){	/* IRQ numbers(range): 32, ... , 63 */
 8000b02:	79fb      	ldrb	r3, [r7, #7]
 8000b04:	2b1f      	cmp	r3, #31
 8000b06:	d90f      	bls.n	8000b28 <SPI_IRQInterruptConfig+0xc0>
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	2b3f      	cmp	r3, #63	; 0x3f
 8000b0c:	d80c      	bhi.n	8000b28 <SPI_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << IRQNumber % 32);
 8000b0e:	4b17      	ldr	r3, [pc, #92]	; (8000b6c <SPI_IRQInterruptConfig+0x104>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	79fa      	ldrb	r2, [r7, #7]
 8000b14:	f002 021f 	and.w	r2, r2, #31
 8000b18:	2101      	movs	r1, #1
 8000b1a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b1e:	4611      	mov	r1, r2
 8000b20:	4a12      	ldr	r2, [pc, #72]	; (8000b6c <SPI_IRQInterruptConfig+0x104>)
 8000b22:	430b      	orrs	r3, r1
 8000b24:	6013      	str	r3, [r2, #0]
 8000b26:	e012      	b.n	8000b4e <SPI_IRQInterruptConfig+0xe6>
		} else if(IRQNumber >= 64 && IRQNumber < 96){	/* IRQ numbers(range): 64, ... , 95 */
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	2b3f      	cmp	r3, #63	; 0x3f
 8000b2c:	d90f      	bls.n	8000b4e <SPI_IRQInterruptConfig+0xe6>
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	2b5f      	cmp	r3, #95	; 0x5f
 8000b32:	d80c      	bhi.n	8000b4e <SPI_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= (1 << IRQNumber % 64);
 8000b34:	4b0e      	ldr	r3, [pc, #56]	; (8000b70 <SPI_IRQInterruptConfig+0x108>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	79fa      	ldrb	r2, [r7, #7]
 8000b3a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000b3e:	2101      	movs	r1, #1
 8000b40:	fa01 f202 	lsl.w	r2, r1, r2
 8000b44:	4611      	mov	r1, r2
 8000b46:	4a0a      	ldr	r2, [pc, #40]	; (8000b70 <SPI_IRQInterruptConfig+0x108>)
 8000b48:	430b      	orrs	r3, r1
 8000b4a:	6013      	str	r3, [r2, #0]
}
 8000b4c:	e7ff      	b.n	8000b4e <SPI_IRQInterruptConfig+0xe6>
 8000b4e:	bf00      	nop
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	e000e100 	.word	0xe000e100
 8000b60:	e000e104 	.word	0xe000e104
 8000b64:	e000e108 	.word	0xe000e108
 8000b68:	e000e180 	.word	0xe000e180
 8000b6c:	e000e184 	.word	0xe000e184
 8000b70:	e000e188 	.word	0xe000e188

08000b74 <SPI_IRQHandling>:
 * @return		- None
 *
 * @Note		- None
 *
 *****************************************************************/
void SPI_IRQHandling(SPI_Handle_t *pHandle){
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]

	uint8_t temp1;
	uint8_t temp2;

	/* Check for TXE */
	temp1 = pHandle->pSPIx->SR & (1 << SPI_SR_TXE);
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	689b      	ldr	r3, [r3, #8]
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	f003 0302 	and.w	r3, r3, #2
 8000b88:	73fb      	strb	r3, [r7, #15]
	temp2 = pHandle->pSPIx->CR2 & (1 << SPI_CR2_TXEIE);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000b96:	73bb      	strb	r3, [r7, #14]

	if(temp1 && temp2){
 8000b98:	7bfb      	ldrb	r3, [r7, #15]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d005      	beq.n	8000baa <SPI_IRQHandling+0x36>
 8000b9e:	7bbb      	ldrb	r3, [r7, #14]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d002      	beq.n	8000baa <SPI_IRQHandling+0x36>
		/* Handle TXE */
		spi_txe_interrupt_handle(pHandle);
 8000ba4:	6878      	ldr	r0, [r7, #4]
 8000ba6:	f000 f8a0 	bl	8000cea <spi_txe_interrupt_handle>
	}

	/* Check for RXNE */
	temp1 = pHandle->pSPIx->SR & (1 << SPI_SR_RXNE);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	689b      	ldr	r3, [r3, #8]
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	73fb      	strb	r3, [r7, #15]
	temp2 = pHandle->pSPIx->CR2 & (1 << SPI_CR2_RXNEIE);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bc4:	73bb      	strb	r3, [r7, #14]

	if(temp1 && temp2){
 8000bc6:	7bfb      	ldrb	r3, [r7, #15]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d005      	beq.n	8000bd8 <SPI_IRQHandling+0x64>
 8000bcc:	7bbb      	ldrb	r3, [r7, #14]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d002      	beq.n	8000bd8 <SPI_IRQHandling+0x64>
		/* Handle RXNE */
		spi_rxne_interrupt_handle(pHandle);
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f000 f8c9 	bl	8000d6a <spi_rxne_interrupt_handle>
	}

	/* Check for OVR flag */
	temp1 = pHandle->pSPIx->SR & (1 << SPI_SR_OVR);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	b2db      	uxtb	r3, r3
 8000be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000be4:	73fb      	strb	r3, [r7, #15]
	temp2 = pHandle->pSPIx->CR2 & (1 << SPI_CR2_ERRIE);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	f003 0320 	and.w	r3, r3, #32
 8000bf2:	73bb      	strb	r3, [r7, #14]

	if(temp1 && temp2){
 8000bf4:	7bfb      	ldrb	r3, [r7, #15]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d005      	beq.n	8000c06 <SPI_IRQHandling+0x92>
 8000bfa:	7bbb      	ldrb	r3, [r7, #14]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d002      	beq.n	8000c06 <SPI_IRQHandling+0x92>
		/* Handle OVR Error */
		spi_ovr_err_interrupt_handle(pHandle);
 8000c00:	6878      	ldr	r0, [r7, #4]
 8000c02:	f000 f8f4 	bl	8000dee <spi_ovr_err_interrupt_handle>
	}
}
 8000c06:	bf00      	nop
 8000c08:	3710      	adds	r7, #16
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <SPI_PeripheralControl>:
 * @return		- None
 *
 * @Note		- None
 *
 *****************************************************************/
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi){
 8000c0e:	b480      	push	{r7}
 8000c10:	b083      	sub	sp, #12
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
 8000c16:	460b      	mov	r3, r1
 8000c18:	70fb      	strb	r3, [r7, #3]

	if(EnOrDi == ENABLE){
 8000c1a:	78fb      	ldrb	r3, [r7, #3]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d106      	bne.n	8000c2e <SPI_PeripheralControl+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	601a      	str	r2, [r3, #0]

	} else{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);

	}
}
 8000c2c:	e005      	b.n	8000c3a <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	601a      	str	r2, [r3, #0]
}
 8000c3a:	bf00      	nop
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr

08000c46 <SPI_SSOEConfig>:
 * @return		- None
 *
 * @Note		- None
 *
 *****************************************************************/
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi){
 8000c46:	b480      	push	{r7}
 8000c48:	b083      	sub	sp, #12
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
 8000c4e:	460b      	mov	r3, r1
 8000c50:	70fb      	strb	r3, [r7, #3]

	if(EnOrDi == ENABLE){
 8000c52:	78fb      	ldrb	r3, [r7, #3]
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d106      	bne.n	8000c66 <SPI_SSOEConfig+0x20>
		pSPIx->CR2 |=  (1 << SPI_CR2_SSOE);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	f043 0204 	orr.w	r2, r3, #4
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	605a      	str	r2, [r3, #4]
	} else{
		pSPIx->CR2 &=  ~(1 << SPI_CR2_SSOE);
	}
}
 8000c64:	e005      	b.n	8000c72 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &=  ~(1 << SPI_CR2_SSOE);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f023 0204 	bic.w	r2, r3, #4
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	605a      	str	r2, [r3, #4]
}
 8000c72:	bf00      	nop
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr

08000c7e <SPI_CloseTransmission>:
 * @return		- None
 *
 * @Note		- None
 *
 *****************************************************************/
void SPI_CloseTransmission(SPI_Handle_t *pSPIHandle){
 8000c7e:	b480      	push	{r7}
 8000c80:	b083      	sub	sp, #12
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	6078      	str	r0, [r7, #4]

	pSPIHandle->pSPIx->CR2 &= ~(1 << SPI_CR2_TXEIE);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	685a      	ldr	r2, [r3, #4]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000c94:	605a      	str	r2, [r3, #4]
	pSPIHandle->pTxBuffer = NULL;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2200      	movs	r2, #0
 8000c9a:	60da      	str	r2, [r3, #12]
	pSPIHandle->TxLen = 0;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	615a      	str	r2, [r3, #20]
	pSPIHandle->TxState = SPI_READY;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	771a      	strb	r2, [r3, #28]
}
 8000ca8:	bf00      	nop
 8000caa:	370c      	adds	r7, #12
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr

08000cb4 <SPI_CloseReception>:
 * @return		- None
 *
 * @Note		- None
 *
 *****************************************************************/
void SPI_CloseReception(SPI_Handle_t *pSPIHandle){
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]

	pSPIHandle->pSPIx->CR2 &= ~(1 << SPI_CR2_RXNEIE);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	685a      	ldr	r2, [r3, #4]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000cca:	605a      	str	r2, [r3, #4]
	pSPIHandle->pRxBuffer = NULL;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2200      	movs	r2, #0
 8000cd0:	611a      	str	r2, [r3, #16]
	pSPIHandle->RxLen = 0;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	619a      	str	r2, [r3, #24]
	pSPIHandle->RxState = SPI_READY;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2200      	movs	r2, #0
 8000cdc:	775a      	strb	r2, [r3, #29]
}
 8000cde:	bf00      	nop
 8000ce0:	370c      	adds	r7, #12
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr

08000cea <spi_txe_interrupt_handle>:
 * @return		- None
 *
 * @Note		- None
 *
 *****************************************************************/
static void spi_txe_interrupt_handle(SPI_Handle_t *pSPIHandle){
 8000cea:	b580      	push	{r7, lr}
 8000cec:	b082      	sub	sp, #8
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	6078      	str	r0, [r7, #4]

	if(pSPIHandle->pSPIx->CR1 & (1 << SPI_CR1_DFF)){
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d015      	beq.n	8000d2c <spi_txe_interrupt_handle+0x42>

		/* Load data into data register */
		/* 16 bit */
		pSPIHandle->pSPIx->DR = *((uint16_t*)pSPIHandle->pTxBuffer);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	881a      	ldrh	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	60da      	str	r2, [r3, #12]
		pSPIHandle->TxLen--;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	695b      	ldr	r3, [r3, #20]
 8000d10:	1e5a      	subs	r2, r3, #1
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	615a      	str	r2, [r3, #20]
		pSPIHandle->TxLen--;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	695b      	ldr	r3, [r3, #20]
 8000d1a:	1e5a      	subs	r2, r3, #1
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	615a      	str	r2, [r3, #20]
		(uint16_t*)pSPIHandle->pTxBuffer++;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	68db      	ldr	r3, [r3, #12]
 8000d24:	1c5a      	adds	r2, r3, #1
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	60da      	str	r2, [r3, #12]
 8000d2a:	e00f      	b.n	8000d4c <spi_txe_interrupt_handle+0x62>
	} else{
		/* 8 bit */
		pSPIHandle->pSPIx->DR = *pSPIHandle->pTxBuffer;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	781a      	ldrb	r2, [r3, #0]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	60da      	str	r2, [r3, #12]
		pSPIHandle->TxLen--;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	695b      	ldr	r3, [r3, #20]
 8000d3c:	1e5a      	subs	r2, r3, #1
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	615a      	str	r2, [r3, #20]
		pSPIHandle->pTxBuffer++;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	68db      	ldr	r3, [r3, #12]
 8000d46:	1c5a      	adds	r2, r3, #1
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	60da      	str	r2, [r3, #12]
	}

	if(!pSPIHandle->TxLen){
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	695b      	ldr	r3, [r3, #20]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d106      	bne.n	8000d62 <spi_txe_interrupt_handle+0x78>
		/* Tx is zero. Close SPI communication and inform application about it.
		 * Prevents interrupts from setting up of TXE flag. */
		SPI_CloseTransmission(pSPIHandle);
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff ff92 	bl	8000c7e <SPI_CloseTransmission>
		SPI_ApplicationEventCallback(pSPIHandle, SPI_EVENT_TX_CMPLT);
 8000d5a:	2101      	movs	r1, #1
 8000d5c:	6878      	ldr	r0, [r7, #4]
 8000d5e:	f7ff fa57 	bl	8000210 <SPI_ApplicationEventCallback>
	}
}
 8000d62:	bf00      	nop
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <spi_rxne_interrupt_handle>:
 * @return		- None
 *
 * @Note		- None
 *
 *****************************************************************/
static void spi_rxne_interrupt_handle(SPI_Handle_t *pSPIHandle){
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	b082      	sub	sp, #8
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	6078      	str	r0, [r7, #4]

	if(pSPIHandle->pSPIx->CR1 & (1 << SPI_CR1_DFF)){
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d016      	beq.n	8000dae <spi_rxne_interrupt_handle+0x44>
		/* Load data from data register into buffer */
		/* 16 bit */
		*((uint16_t*)pSPIHandle->pRxBuffer) = pSPIHandle->pSPIx->DR;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	68da      	ldr	r2, [r3, #12]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	691b      	ldr	r3, [r3, #16]
 8000d8a:	b292      	uxth	r2, r2
 8000d8c:	801a      	strh	r2, [r3, #0]
		pSPIHandle->RxLen--;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	699b      	ldr	r3, [r3, #24]
 8000d92:	1e5a      	subs	r2, r3, #1
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	619a      	str	r2, [r3, #24]
		pSPIHandle->RxLen--;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	699b      	ldr	r3, [r3, #24]
 8000d9c:	1e5a      	subs	r2, r3, #1
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	619a      	str	r2, [r3, #24]
		(uint16_t*)pSPIHandle->pRxBuffer++;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	691b      	ldr	r3, [r3, #16]
 8000da6:	1c5a      	adds	r2, r3, #1
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	611a      	str	r2, [r3, #16]
 8000dac:	e010      	b.n	8000dd0 <spi_rxne_interrupt_handle+0x66>
	} else{
		/* 8 bit */
		*pSPIHandle->pRxBuffer = pSPIHandle->pSPIx->DR;//DBG->Check brackets
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	68da      	ldr	r2, [r3, #12]
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	691b      	ldr	r3, [r3, #16]
 8000db8:	b2d2      	uxtb	r2, r2
 8000dba:	701a      	strb	r2, [r3, #0]
		pSPIHandle->RxLen--;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	699b      	ldr	r3, [r3, #24]
 8000dc0:	1e5a      	subs	r2, r3, #1
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	619a      	str	r2, [r3, #24]
		pSPIHandle->pRxBuffer++;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	691b      	ldr	r3, [r3, #16]
 8000dca:	1c5a      	adds	r2, r3, #1
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	611a      	str	r2, [r3, #16]
	}

	if(!pSPIHandle->RxLen){
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	699b      	ldr	r3, [r3, #24]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d106      	bne.n	8000de6 <spi_rxne_interrupt_handle+0x7c>
		/* Rx is zero. Close SPI communication and inform application about it.
		 * Prevents interrupts from setting up of RXNE flag. */
		SPI_CloseReception(pSPIHandle);
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f7ff ff6b 	bl	8000cb4 <SPI_CloseReception>
		SPI_ApplicationEventCallback(pSPIHandle, SPI_EVENT_RX_CMPLT);
 8000dde:	2102      	movs	r1, #2
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f7ff fa15 	bl	8000210 <SPI_ApplicationEventCallback>
	}
}
 8000de6:	bf00      	nop
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <spi_ovr_err_interrupt_handle>:
 * @return		- None
 *
 * @Note		- None
 *
 *****************************************************************/
static void spi_ovr_err_interrupt_handle(SPI_Handle_t *pSPIHandle){
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b084      	sub	sp, #16
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	6078      	str	r0, [r7, #4]
	uint8_t temp;

	/* Clear OVR flag */
	if(pSPIHandle->TxState != SPI_BUSY_IN_TX){
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	7f1b      	ldrb	r3, [r3, #28]
 8000dfa:	2b02      	cmp	r3, #2
 8000dfc:	d007      	beq.n	8000e0e <spi_ovr_err_interrupt_handle+0x20>
		temp = pSPIHandle->pSPIx->DR;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	73fb      	strb	r3, [r7, #15]
		temp = pSPIHandle->pSPIx->SR;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	689b      	ldr	r3, [r3, #8]
 8000e0c:	73fb      	strb	r3, [r7, #15]
	}

	(void)temp;

	/* Inform application */
	SPI_ApplicationEventCallback(pSPIHandle, SPI_EVENT_OVR_ERR);
 8000e0e:	2103      	movs	r1, #3
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f7ff f9fd 	bl	8000210 <SPI_ApplicationEventCallback>
}
 8000e16:	bf00      	nop
 8000e18:	3710      	adds	r7, #16
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
	...

08000e20 <__libc_init_array>:
 8000e20:	b570      	push	{r4, r5, r6, lr}
 8000e22:	4e0d      	ldr	r6, [pc, #52]	; (8000e58 <__libc_init_array+0x38>)
 8000e24:	4c0d      	ldr	r4, [pc, #52]	; (8000e5c <__libc_init_array+0x3c>)
 8000e26:	1ba4      	subs	r4, r4, r6
 8000e28:	10a4      	asrs	r4, r4, #2
 8000e2a:	2500      	movs	r5, #0
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	d109      	bne.n	8000e44 <__libc_init_array+0x24>
 8000e30:	4e0b      	ldr	r6, [pc, #44]	; (8000e60 <__libc_init_array+0x40>)
 8000e32:	4c0c      	ldr	r4, [pc, #48]	; (8000e64 <__libc_init_array+0x44>)
 8000e34:	f000 f818 	bl	8000e68 <_init>
 8000e38:	1ba4      	subs	r4, r4, r6
 8000e3a:	10a4      	asrs	r4, r4, #2
 8000e3c:	2500      	movs	r5, #0
 8000e3e:	42a5      	cmp	r5, r4
 8000e40:	d105      	bne.n	8000e4e <__libc_init_array+0x2e>
 8000e42:	bd70      	pop	{r4, r5, r6, pc}
 8000e44:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e48:	4798      	blx	r3
 8000e4a:	3501      	adds	r5, #1
 8000e4c:	e7ee      	b.n	8000e2c <__libc_init_array+0xc>
 8000e4e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e52:	4798      	blx	r3
 8000e54:	3501      	adds	r5, #1
 8000e56:	e7f2      	b.n	8000e3e <__libc_init_array+0x1e>
 8000e58:	08000e80 	.word	0x08000e80
 8000e5c:	08000e80 	.word	0x08000e80
 8000e60:	08000e80 	.word	0x08000e80
 8000e64:	08000e84 	.word	0x08000e84

08000e68 <_init>:
 8000e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e6a:	bf00      	nop
 8000e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e6e:	bc08      	pop	{r3}
 8000e70:	469e      	mov	lr, r3
 8000e72:	4770      	bx	lr

08000e74 <_fini>:
 8000e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e76:	bf00      	nop
 8000e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e7a:	bc08      	pop	{r3}
 8000e7c:	469e      	mov	lr, r3
 8000e7e:	4770      	bx	lr
