<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64RegisterInfo.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64RegisterInfo.cpp.html'>AArch64RegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64RegisterInfo.cpp - AArch64 Register Information -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the AArch64 implementation of the TargetRegisterInfo</i></td></tr>
<tr><th id="10">10</th><td><i>// class.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64RegisterInfo.h.html">"AArch64RegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64FrameLowering.h.html">"AArch64FrameLowering.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64MachineFunctionInfo.h.html">"AArch64MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/DiagnosticInfo.h.html">"llvm/IR/DiagnosticInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="35">35</th><td><u>#include <span class='error' title="&apos;AArch64GenRegisterInfo.inc&apos; file not found">"AArch64GenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19AArch64RegisterInfoC1ERKNS_6TripleE" title='llvm::AArch64RegisterInfo::AArch64RegisterInfo' data-ref="_ZN4llvm19AArch64RegisterInfoC1ERKNS_6TripleE">AArch64RegisterInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col1 decl" id="1TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1TT">TT</dfn>)</td></tr>
<tr><th id="38">38</th><td>    : AArch64GenRegisterInfo(AArch64::LR), <a class="member" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo::TT" title='llvm::AArch64RegisterInfo::TT' data-ref="llvm::AArch64RegisterInfo::TT">TT</a>(<a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT">TT</a>) {</td></tr>
<tr><th id="39">39</th><td>  AArch64_MC::initLLVMToCVRegMapping(<b>this</b>);</td></tr>
<tr><th id="40">40</th><td>}</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><em>const</em> MCPhysReg *</td></tr>
<tr><th id="43">43</th><td>AArch64RegisterInfo::getCalleeSavedRegs(<em>const</em> MachineFunction *MF) <em>const</em> {</td></tr>
<tr><th id="44">44</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF &amp;&amp; &quot;Invalid MachineFunction pointer.&quot;) ? void (0) : __assert_fail (&quot;MF &amp;&amp; \&quot;Invalid MachineFunction pointer.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp&quot;, 44, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MF &amp;&amp; <q>"Invalid MachineFunction pointer."</q>);</td></tr>
<tr><th id="45">45</th><td>  <b>if</b> (MF-&gt;getSubtarget&lt;AArch64Subtarget&gt;().isTargetWindows())</td></tr>
<tr><th id="46">46</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_Win_AArch64_AAPCS_SaveList&apos;">CSR_Win_AArch64_AAPCS_SaveList</span>;</td></tr>
<tr><th id="47">47</th><td>  <b>if</b> (MF-&gt;getFunction().getCallingConv() == CallingConv::GHC)</td></tr>
<tr><th id="48">48</th><td>    <i>// GHC set of callee saved regs is empty as all those regs are</i></td></tr>
<tr><th id="49">49</th><td><i>    // used for passing STG regs around</i></td></tr>
<tr><th id="50">50</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_NoRegs_SaveList&apos;">CSR_AArch64_NoRegs_SaveList</span>;</td></tr>
<tr><th id="51">51</th><td>  <b>if</b> (MF-&gt;getFunction().getCallingConv() == CallingConv::AnyReg)</td></tr>
<tr><th id="52">52</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_AllRegs_SaveList&apos;">CSR_AArch64_AllRegs_SaveList</span>;</td></tr>
<tr><th id="53">53</th><td>  <b>if</b> (MF-&gt;getFunction().getCallingConv() == CallingConv::AArch64_VectorCall)</td></tr>
<tr><th id="54">54</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_AAVPCS_SaveList&apos;">CSR_AArch64_AAVPCS_SaveList</span>;</td></tr>
<tr><th id="55">55</th><td>  <b>if</b> (MF-&gt;getFunction().getCallingConv() == CallingConv::CXX_FAST_TLS)</td></tr>
<tr><th id="56">56</th><td>    <b>return</b> MF-&gt;getInfo&lt;AArch64FunctionInfo&gt;()-&gt;isSplitCSR() ?</td></tr>
<tr><th id="57">57</th><td>           <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_CXX_TLS_Darwin_PE_SaveList&apos;">CSR_AArch64_CXX_TLS_Darwin_PE_SaveList</span> :</td></tr>
<tr><th id="58">58</th><td>           <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_CXX_TLS_Darwin_SaveList&apos;">CSR_AArch64_CXX_TLS_Darwin_SaveList</span>;</td></tr>
<tr><th id="59">59</th><td>  <b>if</b> (MF-&gt;getSubtarget&lt;AArch64Subtarget&gt;().getTargetLowering()</td></tr>
<tr><th id="60">60</th><td>          -&gt;supportSwiftError() &amp;&amp;</td></tr>
<tr><th id="61">61</th><td>      MF-&gt;getFunction().getAttributes().hasAttrSomewhere(</td></tr>
<tr><th id="62">62</th><td>          Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>))</td></tr>
<tr><th id="63">63</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_AAPCS_SwiftError_SaveList&apos;">CSR_AArch64_AAPCS_SwiftError_SaveList</span>;</td></tr>
<tr><th id="64">64</th><td>  <b>if</b> (MF-&gt;getFunction().getCallingConv() == CallingConv::PreserveMost)</td></tr>
<tr><th id="65">65</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_RT_MostRegs_SaveList&apos;">CSR_AArch64_RT_MostRegs_SaveList</span>;</td></tr>
<tr><th id="66">66</th><td>  <b>else</b></td></tr>
<tr><th id="67">67</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_AAPCS_SaveList&apos;">CSR_AArch64_AAPCS_SaveList</span>;</td></tr>
<tr><th id="68">68</th><td>}</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><em>const</em> MCPhysReg *AArch64RegisterInfo::getCalleeSavedRegsViaCopy(</td></tr>
<tr><th id="71">71</th><td>    <em>const</em> MachineFunction *MF) <em>const</em> {</td></tr>
<tr><th id="72">72</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF &amp;&amp; &quot;Invalid MachineFunction pointer.&quot;) ? void (0) : __assert_fail (&quot;MF &amp;&amp; \&quot;Invalid MachineFunction pointer.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp&quot;, 72, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MF &amp;&amp; <q>"Invalid MachineFunction pointer."</q>);</td></tr>
<tr><th id="73">73</th><td>  <b>if</b> (MF-&gt;getFunction().getCallingConv() == CallingConv::CXX_FAST_TLS &amp;&amp;</td></tr>
<tr><th id="74">74</th><td>      MF-&gt;getInfo&lt;AArch64FunctionInfo&gt;()-&gt;isSplitCSR())</td></tr>
<tr><th id="75">75</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_CXX_TLS_Darwin_ViaCopy_SaveList&apos;">CSR_AArch64_CXX_TLS_Darwin_ViaCopy_SaveList</span>;</td></tr>
<tr><th id="76">76</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="77">77</th><td>}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>void</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo27UpdateCustomCalleeSavedRegsERNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::UpdateCustomCalleeSavedRegs' data-ref="_ZNK4llvm19AArch64RegisterInfo27UpdateCustomCalleeSavedRegsERNS_15MachineFunctionE">UpdateCustomCalleeSavedRegs</dfn>(</td></tr>
<tr><th id="80">80</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="81">81</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col3 decl" id="3CSRs" title='CSRs' data-type='const MCPhysReg *' data-ref="3CSRs">CSRs</dfn> = getCalleeSavedRegs(&amp;MF);</td></tr>
<tr><th id="82">82</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>, <var>32</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="4UpdatedCSRs" title='UpdatedCSRs' data-type='SmallVector&lt;MCPhysReg, 32&gt;' data-ref="4UpdatedCSRs">UpdatedCSRs</dfn>;</td></tr>
<tr><th id="83">83</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col5 decl" id="5I" title='I' data-type='const MCPhysReg *' data-ref="5I">I</dfn> = <a class="local col3 ref" href="#3CSRs" title='CSRs' data-ref="3CSRs">CSRs</a>; *<a class="local col5 ref" href="#5I" title='I' data-ref="5I">I</a>; ++<a class="local col5 ref" href="#5I" title='I' data-ref="5I">I</a>)</td></tr>
<tr><th id="84">84</th><td>    <a class="local col4 ref" href="#4UpdatedCSRs" title='UpdatedCSRs' data-ref="4UpdatedCSRs">UpdatedCSRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(*<a class="local col5 ref" href="#5I" title='I' data-ref="5I">I</a>);</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col6 decl" id="6i" title='i' data-type='size_t' data-ref="6i">i</dfn> = <var>0</var>; i &lt; AArch64::<span class='error' title="no member named &apos;GPR64commonRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64commonRegClass</span>.getNumRegs(); ++<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>) {</td></tr>
<tr><th id="87">87</th><td>    <b>if</b> (<a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget23isXRegCustomCalleeSavedEm" title='llvm::AArch64Subtarget::isXRegCustomCalleeSaved' data-ref="_ZNK4llvm16AArch64Subtarget23isXRegCustomCalleeSavedEm">isXRegCustomCalleeSaved</a>(<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>)) {</td></tr>
<tr><th id="88">88</th><td>      UpdatedCSRs.push_back(AArch64::<span class='error' title="no member named &apos;GPR64commonRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64commonRegClass</span>.getRegister(i));</td></tr>
<tr><th id="89">89</th><td>    }</td></tr>
<tr><th id="90">90</th><td>  }</td></tr>
<tr><th id="91">91</th><td>  <i>// Register lists are zero-terminated.</i></td></tr>
<tr><th id="92">92</th><td>  <a class="local col4 ref" href="#4UpdatedCSRs" title='UpdatedCSRs' data-ref="4UpdatedCSRs">UpdatedCSRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<var>0</var>);</td></tr>
<tr><th id="93">93</th><td>  <a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo18setCalleeSavedRegsENS_8ArrayRefItEE" title='llvm::MachineRegisterInfo::setCalleeSavedRegs' data-ref="_ZN4llvm19MachineRegisterInfo18setCalleeSavedRegsENS_8ArrayRefItEE">setCalleeSavedRegs</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#4UpdatedCSRs" title='UpdatedCSRs' data-ref="4UpdatedCSRs">UpdatedCSRs</a>);</td></tr>
<tr><th id="94">94</th><td>}</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="97">97</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::AArch64RegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm19AArch64RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="7RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="7RC">RC</dfn>,</td></tr>
<tr><th id="98">98</th><td>                                       <em>unsigned</em> <dfn class="local col8 decl" id="8Idx" title='Idx' data-type='unsigned int' data-ref="8Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="99">99</th><td>  <i>// edge case for GPR/FPR register classes</i></td></tr>
<tr><th id="100">100</th><td>  <b>if</b> (RC == &amp;AArch64::<span class='error' title="no member named &apos;GPR32allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32allRegClass</span> &amp;&amp; Idx == AArch64::<span class='error' title="no member named &apos;hsub&apos; in namespace &apos;llvm::AArch64&apos;">hsub</span>)</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="102">102</th><td>  <b>else</b> <b>if</b> (RC == &amp;AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span> &amp;&amp; Idx == AArch64::<span class='error' title="no member named &apos;hsub&apos; in namespace &apos;llvm::AArch64&apos;">hsub</span>)</td></tr>
<tr><th id="103">103</th><td>    <b>return</b> &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i>// Forward to TableGen's default version.</i></td></tr>
<tr><th id="106">106</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;AArch64GenRegisterInfo&apos;; did you mean &apos;AArch64RegisterInfo&apos;?"><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64GenRegisterInfo</a></span>::<a class="member" href="#_ZNK4llvm19AArch64RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::AArch64RegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm19AArch64RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col7 ref" href="#7RC" title='RC' data-ref="7RC">RC</a>, <a class="local col8 ref" href="#8Idx" title='Idx' data-ref="8Idx">Idx</a>);</td></tr>
<tr><th id="107">107</th><td>}</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="110">110</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;getCallPreservedMask&apos; does not match any declaration in &apos;llvm::AArch64RegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="9MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="9MF">MF</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                          <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col0 decl" id="10CC" title='CC' data-type='CallingConv::ID' data-ref="10CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <dfn class="local col1 decl" id="11SCS" title='SCS' data-type='bool' data-ref="11SCS">SCS</dfn> = MF.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;ShadowCallStack&apos; in &apos;llvm::Attribute&apos;">ShadowCallStack</span>);</td></tr>
<tr><th id="113">113</th><td>  <b>if</b> (CC == CallingConv::GHC)</td></tr>
<tr><th id="114">114</th><td>    <i>// This is academic because all GHC calls are (supposed to be) tail calls</i></td></tr>
<tr><th id="115">115</th><td>    <b>return</b> SCS ? CSR_AArch64_NoRegs_SCS_RegMask : <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_NoRegs_RegMask&apos;">CSR_AArch64_NoRegs_RegMask</span>;</td></tr>
<tr><th id="116">116</th><td>  <b>if</b> (CC == CallingConv::AnyReg)</td></tr>
<tr><th id="117">117</th><td>    <b>return</b> SCS ? CSR_AArch64_AllRegs_SCS_RegMask : <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_AllRegs_RegMask&apos;">CSR_AArch64_AllRegs_RegMask</span>;</td></tr>
<tr><th id="118">118</th><td>  <b>if</b> (CC == CallingConv::CXX_FAST_TLS)</td></tr>
<tr><th id="119">119</th><td>    <b>return</b> SCS ? CSR_AArch64_CXX_TLS_Darwin_SCS_RegMask</td></tr>
<tr><th id="120">120</th><td>               : <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_CXX_TLS_Darwin_RegMask&apos;">CSR_AArch64_CXX_TLS_Darwin_RegMask</span>;</td></tr>
<tr><th id="121">121</th><td>  <b>if</b> (CC == CallingConv::AArch64_VectorCall)</td></tr>
<tr><th id="122">122</th><td>    <b>return</b> SCS ? CSR_AArch64_AAVPCS_SCS_RegMask : <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_AAVPCS_RegMask&apos;">CSR_AArch64_AAVPCS_RegMask</span>;</td></tr>
<tr><th id="123">123</th><td>  <b>if</b> (MF.getSubtarget&lt;AArch64Subtarget&gt;().getTargetLowering()</td></tr>
<tr><th id="124">124</th><td>          -&gt;supportSwiftError() &amp;&amp;</td></tr>
<tr><th id="125">125</th><td>      MF.getFunction().getAttributes().hasAttrSomewhere(Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>))</td></tr>
<tr><th id="126">126</th><td>    <b>return</b> SCS ? CSR_AArch64_AAPCS_SwiftError_SCS_RegMask</td></tr>
<tr><th id="127">127</th><td>               : <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_AAPCS_SwiftError_RegMask&apos;">CSR_AArch64_AAPCS_SwiftError_RegMask</span>;</td></tr>
<tr><th id="128">128</th><td>  <b>if</b> (CC == CallingConv::PreserveMost)</td></tr>
<tr><th id="129">129</th><td>    <b>return</b> SCS ? CSR_AArch64_RT_MostRegs_SCS_RegMask</td></tr>
<tr><th id="130">130</th><td>               : <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_RT_MostRegs_RegMask&apos;">CSR_AArch64_RT_MostRegs_RegMask</span>;</td></tr>
<tr><th id="131">131</th><td>  <b>else</b></td></tr>
<tr><th id="132">132</th><td>    <b>return</b> SCS ? CSR_AArch64_AAPCS_SCS_RegMask : <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_AAPCS_RegMask&apos;">CSR_AArch64_AAPCS_RegMask</span>;</td></tr>
<tr><th id="133">133</th><td>}</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><em>const</em> uint32_t *AArch64RegisterInfo::getTLSCallPreservedMask() <em>const</em> {</td></tr>
<tr><th id="136">136</th><td>  <b>if</b> (TT.isOSDarwin())</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_TLS_Darwin_RegMask&apos;">CSR_AArch64_TLS_Darwin_RegMask</span>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TT.isOSBinFormatELF() &amp;&amp; &quot;Invalid target&quot;) ? void (0) : __assert_fail (&quot;TT.isOSBinFormatELF() &amp;&amp; \&quot;Invalid target\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp&quot;, 139, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(TT.isOSBinFormatELF() &amp;&amp; <q>"Invalid target"</q>);</td></tr>
<tr><th id="140">140</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_TLS_ELF_RegMask&apos;">CSR_AArch64_TLS_ELF_RegMask</span>;</td></tr>
<tr><th id="141">141</th><td>}</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><em>void</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;UpdateCustomCallPreservedMask&apos; does not match any declaration in &apos;llvm::AArch64RegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo29UpdateCustomCallPreservedMaskERNS_15MachineFunctionEPPKj" title='llvm::AArch64RegisterInfo::UpdateCustomCallPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo29UpdateCustomCallPreservedMaskERNS_15MachineFunctionEPPKj">UpdateCustomCallPreservedMask</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="12MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="12MF">MF</dfn>,</td></tr>
<tr><th id="144">144</th><td>                                                 <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> **<dfn class="local col3 decl" id="13Mask" title='Mask' data-type='const uint32_t **' data-ref="13Mask">Mask</dfn>) <em>const</em> {</td></tr>
<tr><th id="145">145</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col4 decl" id="14UpdatedMask" title='UpdatedMask' data-type='uint32_t *' data-ref="14UpdatedMask">UpdatedMask</dfn> = <a class="local col2 ref" href="#12MF" title='MF' data-ref="12MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15allocateRegMaskEv" title='llvm::MachineFunction::allocateRegMask' data-ref="_ZN4llvm15MachineFunction15allocateRegMaskEv">allocateRegMask</a>();</td></tr>
<tr><th id="146">146</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="15RegMaskSize" title='RegMaskSize' data-type='unsigned int' data-ref="15RegMaskSize">RegMaskSize</dfn> = MachineOperand::getRegMaskSize(<span class='error' title="use of undeclared identifier &apos;getNumRegs&apos;">getNumRegs</span>());</td></tr>
<tr><th id="147">147</th><td>  <a class="ref" href="../../../../../include/string.h.html#memcpy" title='memcpy' data-ref="memcpy">memcpy</a>(<a class="local col4 ref" href="#14UpdatedMask" title='UpdatedMask' data-ref="14UpdatedMask">UpdatedMask</a>, *<a class="local col3 ref" href="#13Mask" title='Mask' data-ref="13Mask">Mask</a>, <b>sizeof</b>(<a class="local col4 ref" href="#14UpdatedMask" title='UpdatedMask' data-ref="14UpdatedMask">UpdatedMask</a>[<var>0</var>]) * <a class="local col5 ref" href="#15RegMaskSize" title='RegMaskSize' data-ref="15RegMaskSize">RegMaskSize</a>);</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col6 decl" id="16i" title='i' data-type='size_t' data-ref="16i">i</dfn> = <var>0</var>; i &lt; AArch64::<span class='error' title="no member named &apos;GPR64commonRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64commonRegClass</span>.getNumRegs(); ++<a class="local col6 ref" href="#16i" title='i' data-ref="16i">i</a>) {</td></tr>
<tr><th id="150">150</th><td>    <b>if</b> (<a class="local col2 ref" href="#12MF" title='MF' data-ref="12MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget23isXRegCustomCalleeSavedEm" title='llvm::AArch64Subtarget::isXRegCustomCalleeSaved' data-ref="_ZNK4llvm16AArch64Subtarget23isXRegCustomCalleeSavedEm">isXRegCustomCalleeSaved</a>(<a class="local col6 ref" href="#16i" title='i' data-ref="16i">i</a>)) {</td></tr>
<tr><th id="151">151</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col7 decl" id="17SubReg" title='SubReg' data-type='llvm::MCSubRegIterator' data-ref="17SubReg">SubReg</dfn>(AArch64::<span class='error' title="no member named &apos;GPR64commonRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64commonRegClass</span>.getRegister(i),</td></tr>
<tr><th id="152">152</th><td>                                   <b>this</b>, <b>true</b>);</td></tr>
<tr><th id="153">153</th><td>           SubReg.isValid(); ++SubReg) {</td></tr>
<tr><th id="154">154</th><td>        <i>// See TargetRegisterInfo::getCallPreservedMask for how to interpret the</i></td></tr>
<tr><th id="155">155</th><td><i>        // register mask.</i></td></tr>
<tr><th id="156">156</th><td>        UpdatedMask[*SubReg / <var>32</var>] |= <var>1u</var> &lt;&lt; (*SubReg % <var>32</var>);</td></tr>
<tr><th id="157">157</th><td>      }</td></tr>
<tr><th id="158">158</th><td>    }</td></tr>
<tr><th id="159">159</th><td>  }</td></tr>
<tr><th id="160">160</th><td>  *<a class="local col3 ref" href="#13Mask" title='Mask' data-ref="13Mask">Mask</a> = <a class="local col4 ref" href="#14UpdatedMask" title='UpdatedMask' data-ref="14UpdatedMask">UpdatedMask</a>;</td></tr>
<tr><th id="161">161</th><td>}</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><em>const</em> uint32_t *AArch64RegisterInfo::getNoPreservedMask() <em>const</em> {</td></tr>
<tr><th id="164">164</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_NoRegs_RegMask&apos;">CSR_AArch64_NoRegs_RegMask</span>;</td></tr>
<tr><th id="165">165</th><td>}</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="168">168</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;getThisReturnPreservedMask&apos; does not match any declaration in &apos;llvm::AArch64RegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::getThisReturnPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEj">getThisReturnPreservedMask</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="18MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="18MF">MF</dfn>,</td></tr>
<tr><th id="169">169</th><td>                                                <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col9 decl" id="19CC" title='CC' data-type='CallingConv::ID' data-ref="19CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="170">170</th><td>  <i>// This should return a register mask that is the same as that returned by</i></td></tr>
<tr><th id="171">171</th><td><i>  // getCallPreservedMask but that additionally preserves the register used for</i></td></tr>
<tr><th id="172">172</th><td><i>  // the first i64 argument (which must also be the register used to return a</i></td></tr>
<tr><th id="173">173</th><td><i>  // single i64 return value)</i></td></tr>
<tr><th id="174">174</th><td><i>  //</i></td></tr>
<tr><th id="175">175</th><td><i>  // In case that the calling convention does not use the same register for</i></td></tr>
<tr><th id="176">176</th><td><i>  // both, the function should return NULL (does not currently apply)</i></td></tr>
<tr><th id="177">177</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CC != CallingConv::GHC &amp;&amp; &quot;should not be GHC calling convention.&quot;) ? void (0) : __assert_fail (&quot;CC != CallingConv::GHC &amp;&amp; \&quot;should not be GHC calling convention.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp&quot;, 177, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#19CC" title='CC' data-ref="19CC">CC</a> != CallingConv::<a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC">GHC</a> &amp;&amp; <q>"should not be GHC calling convention."</q>);</td></tr>
<tr><th id="178">178</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_AAPCS_ThisReturn_RegMask&apos;">CSR_AArch64_AAPCS_ThisReturn_RegMask</span>;</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><em>const</em> uint32_t *AArch64RegisterInfo::getWindowsStackProbePreservedMask() <em>const</em> {</td></tr>
<tr><th id="182">182</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_AArch64_StackProbe_Windows_RegMask&apos;">CSR_AArch64_StackProbe_Windows_RegMask</span>;</td></tr>
<tr><th id="183">183</th><td>}</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>BitVector</td></tr>
<tr><th id="186">186</th><td>AArch64RegisterInfo::getReservedRegs(<em>const</em> MachineFunction &amp;MF) <em>const</em> {</td></tr>
<tr><th id="187">187</th><td>  <em>const</em> AArch64FrameLowering *TFI = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <i>// FIXME: avoid re-calculating this every time.</i></td></tr>
<tr><th id="190">190</th><td>  BitVector Reserved(<span class='error' title="use of undeclared identifier &apos;getNumRegs&apos;">getNumRegs</span>());</td></tr>
<tr><th id="191">191</th><td>  markSuperRegs(Reserved, AArch64::<span class='error' title="no member named &apos;WSP&apos; in namespace &apos;llvm::AArch64&apos;">WSP</span>);</td></tr>
<tr><th id="192">192</th><td>  markSuperRegs(Reserved, AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>);</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <b>if</b> (TFI-&gt;hasFP(MF) || TT.isOSDarwin())</td></tr>
<tr><th id="195">195</th><td>    markSuperRegs(Reserved, AArch64::<span class='error' title="no member named &apos;W29&apos; in namespace &apos;llvm::AArch64&apos;">W29</span>);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <b>for</b> (size_t i = <var>0</var>; i &lt; AArch64::<span class='error' title="no member named &apos;GPR32commonRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32commonRegClass</span>.getNumRegs(); ++i) {</td></tr>
<tr><th id="198">198</th><td>    <b>if</b> (MF.getSubtarget&lt;AArch64Subtarget&gt;().isXRegisterReserved(i))</td></tr>
<tr><th id="199">199</th><td>      markSuperRegs(Reserved, AArch64::<span class='error' title="no member named &apos;GPR32commonRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32commonRegClass</span>.getRegister(i));</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <b>if</b> (hasBasePointer(MF))</td></tr>
<tr><th id="203">203</th><td>    markSuperRegs(Reserved, AArch64::<span class='error' title="no member named &apos;W19&apos; in namespace &apos;llvm::AArch64&apos;">W19</span>);</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <i>// SLH uses register W16/X16 as the taint register.</i></td></tr>
<tr><th id="206">206</th><td>  <b>if</b> (MF.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;SpeculativeLoadHardening&apos; in &apos;llvm::Attribute&apos;">SpeculativeLoadHardening</span>))</td></tr>
<tr><th id="207">207</th><td>    markSuperRegs(Reserved, AArch64::<span class='error' title="no member named &apos;W16&apos; in namespace &apos;llvm::AArch64&apos;">W16</span>);</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkAllSuperRegsMarked(Reserved)) ? void (0) : __assert_fail (&quot;checkAllSuperRegsMarked(Reserved)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp&quot;, 209, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<span class='error' title="use of undeclared identifier &apos;checkAllSuperRegsMarked&apos;">checkAllSuperRegsMarked</span>(Reserved));</td></tr>
<tr><th id="210">210</th><td>  <b>return</b> Reserved;</td></tr>
<tr><th id="211">211</th><td>}</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::isReservedReg' data-ref="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionEj">isReservedReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="20MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="20MF">MF</dfn>,</td></tr>
<tr><th id="214">214</th><td>                                      <em>unsigned</em> <dfn class="local col1 decl" id="21Reg" title='Reg' data-type='unsigned int' data-ref="21Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="215">215</th><td>  <b>return</b> getReservedRegs(MF)[Reg];</td></tr>
<tr><th id="216">216</th><td>}</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo19isAnyArgRegReservedERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::isAnyArgRegReserved' data-ref="_ZNK4llvm19AArch64RegisterInfo19isAnyArgRegReservedERKNS_15MachineFunctionE">isAnyArgRegReserved</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="22MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="22MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="219">219</th><td>  <b>return</b> std::any_of(std::begin(*AArch64::<span class='error' title="no member named &apos;GPR64argRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64argRegClass</span>.MC),</td></tr>
<tr><th id="220">220</th><td>                     std::end(*AArch64::<span class='error' title="no member named &apos;GPR64argRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64argRegClass</span>.MC),</td></tr>
<tr><th id="221">221</th><td>                     [<b>this</b>, &amp;MF](MCPhysReg r){<b>return</b> isReservedReg(MF, r);});</td></tr>
<tr><th id="222">222</th><td>}</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><em>void</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo27emitReservedArgRegCallErrorERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::emitReservedArgRegCallError' data-ref="_ZNK4llvm19AArch64RegisterInfo27emitReservedArgRegCallErrorERKNS_15MachineFunctionE">emitReservedArgRegCallError</dfn>(</td></tr>
<tr><th id="225">225</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="23MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="23MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="226">226</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col4 decl" id="24F" title='F' data-type='const llvm::Function &amp;' data-ref="24F">F</dfn> = <a class="local col3 ref" href="#23MF" title='MF' data-ref="23MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="227">227</th><td>  <a class="local col4 ref" href="#24F" title='F' data-ref="24F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>().<a class="ref" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a><a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">{</a><a class="local col4 ref" href="#24F" title='F' data-ref="24F">F</a>, <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"AArch64 doesn't support"</q></td></tr>
<tr><th id="228">228</th><td>    <q>" function calls if any of the argument registers is reserved."</q>});</td></tr>
<tr><th id="229">229</th><td>}</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo16isAsmClobberableERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::isAsmClobberable' data-ref="_ZNK4llvm19AArch64RegisterInfo16isAsmClobberableERKNS_15MachineFunctionEj">isAsmClobberable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="25MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="25MF">MF</dfn>,</td></tr>
<tr><th id="232">232</th><td>                                          <em>unsigned</em> <dfn class="local col6 decl" id="26PhysReg" title='PhysReg' data-type='unsigned int' data-ref="26PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="233">233</th><td>  <b>return</b> !<a class="member" href="#_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::isReservedReg' data-ref="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionEj">isReservedReg</a>(<a class="local col5 ref" href="#25MF" title='MF' data-ref="25MF">MF</a>, <a class="local col6 ref" href="#26PhysReg" title='PhysReg' data-ref="26PhysReg">PhysReg</a>);</td></tr>
<tr><th id="234">234</th><td>}</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo17isConstantPhysRegEj" title='llvm::AArch64RegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19AArch64RegisterInfo17isConstantPhysRegEj">isConstantPhysReg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="27PhysReg" title='PhysReg' data-type='unsigned int' data-ref="27PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="237">237</th><td>  <b>return</b> PhysReg == AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span> || PhysReg == AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>;</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="241">241</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm19AArch64RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="28MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="28MF">MF</dfn>,</td></tr>
<tr><th id="242">242</th><td>                                      <em>unsigned</em> <dfn class="local col9 decl" id="29Kind" title='Kind' data-type='unsigned int' data-ref="29Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="243">243</th><td>  <b>return</b> &amp;AArch64::<span class='error' title="no member named &apos;GPR64spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64spRegClass</span>;</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="247">247</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::AArch64RegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm19AArch64RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="30RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="30RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="248">248</th><td>  <b>if</b> (RC == &amp;AArch64::<span class='error' title="no member named &apos;CCRRegClass&apos; in namespace &apos;llvm::AArch64&apos;">CCRRegClass</span>)</td></tr>
<tr><th id="249">249</th><td>    <b>return</b> &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>; <i>// Only MSR &amp; MRS copy NZCV.</i></td></tr>
<tr><th id="250">250</th><td>  <b>return</b> <a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC">RC</a>;</td></tr>
<tr><th id="251">251</th><td>}</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><em>unsigned</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo15getBaseRegisterEv" title='llvm::AArch64RegisterInfo::getBaseRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo15getBaseRegisterEv">getBaseRegister</dfn>() <em>const</em> { <b>return</b> AArch64::<span class='error' title="no member named &apos;X19&apos; in namespace &apos;llvm::AArch64&apos;">X19</span>; }</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19AArch64RegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="31MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="31MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="256">256</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="32MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="32MFI">MFI</dfn> = <a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <i>// In the presence of variable sized objects or funclets, if the fixed stack</i></td></tr>
<tr><th id="259">259</th><td><i>  // size is large enough that referencing from the FP won't result in things</i></td></tr>
<tr><th id="260">260</th><td><i>  // being in range relatively often, we can use a base pointer to allow access</i></td></tr>
<tr><th id="261">261</th><td><i>  // from the other direction like the SP normally works.</i></td></tr>
<tr><th id="262">262</th><td><i>  //</i></td></tr>
<tr><th id="263">263</th><td><i>  // Furthermore, if both variable sized objects are present, and the</i></td></tr>
<tr><th id="264">264</th><td><i>  // stack needs to be dynamically re-aligned, the base pointer is the only</i></td></tr>
<tr><th id="265">265</th><td><i>  // reliable way to reference the locals.</i></td></tr>
<tr><th id="266">266</th><td>  <b>if</b> (<a class="local col2 ref" href="#32MFI" title='MFI' data-ref="32MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() || <a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13hasEHFuncletsEv" title='llvm::MachineFunction::hasEHFunclets' data-ref="_ZNK4llvm15MachineFunction13hasEHFuncletsEv">hasEHFunclets</a>()) {</td></tr>
<tr><th id="267">267</th><td>    <b>if</b> (<span class='error' title="use of undeclared identifier &apos;needsStackRealignment&apos;">needsStackRealignment</span>(MF))</td></tr>
<tr><th id="268">268</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="269">269</th><td>    <i>// Conservatively estimate whether the negative offset from the frame</i></td></tr>
<tr><th id="270">270</th><td><i>    // pointer will be sufficient to reach. If a function has a smallish</i></td></tr>
<tr><th id="271">271</th><td><i>    // frame, it's less likely to have lots of spills and callee saved</i></td></tr>
<tr><th id="272">272</th><td><i>    // space, so it's all more likely to be within range of the frame pointer.</i></td></tr>
<tr><th id="273">273</th><td><i>    // If it's wrong, we'll materialize the constant and still get to the</i></td></tr>
<tr><th id="274">274</th><td><i>    // object; it's just suboptimal. Negative offsets use the unscaled</i></td></tr>
<tr><th id="275">275</th><td><i>    // load/store instructions, which have a 9-bit signed immediate.</i></td></tr>
<tr><th id="276">276</th><td>    <b>return</b> <a class="local col2 ref" href="#32MFI" title='MFI' data-ref="32MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv" title='llvm::MachineFrameInfo::getLocalFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv">getLocalFrameSize</a>() &gt;= <var>256</var>;</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="280">280</th><td>}</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><em>unsigned</em></td></tr>
<tr><th id="283">283</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="33MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="33MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="284">284</th><td>  <em>const</em> <a class="type" href="AArch64FrameLowering.h.html#llvm::AArch64FrameLowering" title='llvm::AArch64FrameLowering' data-ref="llvm::AArch64FrameLowering">AArch64FrameLowering</a> *<dfn class="local col4 decl" id="34TFI" title='TFI' data-type='const llvm::AArch64FrameLowering *' data-ref="34TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="285">285</th><td>  <b>return</b> TFI-&gt;hasFP(MF) ? AArch64::<span class='error' title="no member named &apos;FP&apos; in namespace &apos;llvm::AArch64&apos;">FP</span> : AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>;</td></tr>
<tr><th id="286">286</th><td>}</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm19AArch64RegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(</td></tr>
<tr><th id="289">289</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="35MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="35MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="290">290</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::requiresVirtualBaseRegisters' data-ref="_ZNK4llvm19AArch64RegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE">requiresVirtualBaseRegisters</dfn>(</td></tr>
<tr><th id="294">294</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="36MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="36MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="295">295</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="296">296</th><td>}</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><em>bool</em></td></tr>
<tr><th id="299">299</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::useFPForScavengingIndex' data-ref="_ZNK4llvm19AArch64RegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE">useFPForScavengingIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="37MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="37MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="300">300</th><td>  <i>// This function indicates whether the emergency spillslot should be placed</i></td></tr>
<tr><th id="301">301</th><td><i>  // close to the beginning of the stackframe (closer to FP) or the end</i></td></tr>
<tr><th id="302">302</th><td><i>  // (closer to SP).</i></td></tr>
<tr><th id="303">303</th><td><i>  //</i></td></tr>
<tr><th id="304">304</th><td><i>  // The beginning works most reliably if we have a frame pointer.</i></td></tr>
<tr><th id="305">305</th><td>  <em>const</em> <a class="type" href="AArch64FrameLowering.h.html#llvm::AArch64FrameLowering" title='llvm::AArch64FrameLowering' data-ref="llvm::AArch64FrameLowering">AArch64FrameLowering</a> &amp;<dfn class="local col8 decl" id="38TFI" title='TFI' data-type='const llvm::AArch64FrameLowering &amp;' data-ref="38TFI">TFI</dfn> = *<span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="306">306</th><td>  <b>return</b> <a class="local col8 ref" href="#38TFI" title='TFI' data-ref="38TFI">TFI</a>.<a class="virtual ref" href="AArch64FrameLowering.h.html#_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::AArch64FrameLowering::hasFP' data-ref="_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col7 ref" href="#37MF" title='MF' data-ref="37MF">MF</a>);</td></tr>
<tr><th id="307">307</th><td>}</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm19AArch64RegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(</td></tr>
<tr><th id="310">310</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="39MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="39MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="311">311</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="312">312</th><td>}</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><em>bool</em></td></tr>
<tr><th id="315">315</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::cannotEliminateFrame' data-ref="_ZNK4llvm19AArch64RegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE">cannotEliminateFrame</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="40MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="40MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="316">316</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="41MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="41MFI">MFI</dfn> = <a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="317">317</th><td>  <b>if</b> (<a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE" title='llvm::TargetOptions::DisableFramePointerElim' data-ref="_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE">DisableFramePointerElim</a>(<a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>) &amp;&amp; <a class="local col1 ref" href="#41MFI" title='MFI' data-ref="41MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12adjustsStackEv" title='llvm::MachineFrameInfo::adjustsStack' data-ref="_ZNK4llvm16MachineFrameInfo12adjustsStackEv">adjustsStack</a>())</td></tr>
<tr><th id="318">318</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="319">319</th><td>  <b>return</b> <a class="local col1 ref" href="#41MFI" title='MFI' data-ref="41MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() || <a class="local col1 ref" href="#41MFI" title='MFI' data-ref="41MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19isFrameAddressTakenEv" title='llvm::MachineFrameInfo::isFrameAddressTaken' data-ref="_ZNK4llvm16MachineFrameInfo19isFrameAddressTakenEv">isFrameAddressTaken</a>();</td></tr>
<tr><th id="320">320</th><td>}</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i class="doc">/// needsFrameBaseReg - Returns true if the instruction's frame index</i></td></tr>
<tr><th id="323">323</th><td><i class="doc">/// reference would be better served by a base register other than FP</i></td></tr>
<tr><th id="324">324</th><td><i class="doc">/// or SP. Used by LocalStackFrameAllocation to determine which frame index</i></td></tr>
<tr><th id="325">325</th><td><i class="doc">/// references it should create new base registers for.</i></td></tr>
<tr><th id="326">326</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;needsFrameBaseReg&apos; does not match any declaration in &apos;llvm::AArch64RegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" title='llvm::AArch64RegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm19AArch64RegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl">needsFrameBaseReg</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr *' data-ref="42MI">MI</dfn>,</td></tr>
<tr><th id="327">327</th><td>                                            <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="43Offset" title='Offset' data-type='int64_t' data-ref="43Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="328">328</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="44i" title='i' data-type='unsigned int' data-ref="44i">i</dfn> = <var>0</var>; !<a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>(); ++<a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a>)</td></tr>
<tr><th id="329">329</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i &lt; MI-&gt;getNumOperands() &amp;&amp; &quot;Instr doesn&apos;t have FrameIndex operand!&quot;) ? void (0) : __assert_fail (&quot;i &lt; MI-&gt;getNumOperands() &amp;&amp; \&quot;Instr doesn&apos;t have FrameIndex operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp&quot;, 330, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a> &lt; <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="330">330</th><td>           <q>"Instr doesn't have FrameIndex operand!"</q>);</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i>// It's the load/store FI references that cause issues, as it can be difficult</i></td></tr>
<tr><th id="333">333</th><td><i>  // to materialize the offset if it won't fit in the literal field. Estimate</i></td></tr>
<tr><th id="334">334</th><td><i>  // based on the size of the local frame and some conservative assumptions</i></td></tr>
<tr><th id="335">335</th><td><i>  // about the rest of the stack frame (note, this is pre-regalloc, so</i></td></tr>
<tr><th id="336">336</th><td><i>  // we don't know everything for certain yet) whether this offset is likely</i></td></tr>
<tr><th id="337">337</th><td><i>  // to be out of range of the immediate. Return true if so.</i></td></tr>
<tr><th id="338">338</th><td><i></i></td></tr>
<tr><th id="339">339</th><td><i>  // We only generate virtual base registers for loads and stores, so</i></td></tr>
<tr><th id="340">340</th><td><i>  // return false for everything else.</i></td></tr>
<tr><th id="341">341</th><td>  <b>if</b> (!<a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="342">342</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <i>// Without a virtual base register, if the function has variable sized</i></td></tr>
<tr><th id="345">345</th><td><i>  // objects, all fixed-size local references will be via the frame pointer,</i></td></tr>
<tr><th id="346">346</th><td><i>  // Approximate the offset and see if it's legal for the instruction.</i></td></tr>
<tr><th id="347">347</th><td><i>  // Note that the incoming offset is based on the SP value at function entry,</i></td></tr>
<tr><th id="348">348</th><td><i>  // so it'll be negative.</i></td></tr>
<tr><th id="349">349</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="45MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="45MF">MF</dfn> = *<a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="350">350</th><td>  <em>const</em> <a class="type" href="AArch64FrameLowering.h.html#llvm::AArch64FrameLowering" title='llvm::AArch64FrameLowering' data-ref="llvm::AArch64FrameLowering">AArch64FrameLowering</a> *<dfn class="local col6 decl" id="46TFI" title='TFI' data-type='const llvm::AArch64FrameLowering *' data-ref="46TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="351">351</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="47MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="47MFI">MFI</dfn> = <a class="local col5 ref" href="#45MF" title='MF' data-ref="45MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <i>// Estimate an offset from the frame pointer.</i></td></tr>
<tr><th id="354">354</th><td><i>  // Conservatively assume all GPR callee-saved registers get pushed.</i></td></tr>
<tr><th id="355">355</th><td><i>  // FP, LR, X19-X28, D8-D15. 64-bits each.</i></td></tr>
<tr><th id="356">356</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="48FPOffset" title='FPOffset' data-type='int64_t' data-ref="48FPOffset">FPOffset</dfn> = <a class="local col3 ref" href="#43Offset" title='Offset' data-ref="43Offset">Offset</a> - <var>16</var> * <var>20</var>;</td></tr>
<tr><th id="357">357</th><td>  <i>// Estimate an offset from the stack pointer.</i></td></tr>
<tr><th id="358">358</th><td><i>  // The incoming offset is relating to the SP at the start of the function,</i></td></tr>
<tr><th id="359">359</th><td><i>  // but when we access the local it'll be relative to the SP after local</i></td></tr>
<tr><th id="360">360</th><td><i>  // allocation, so adjust our SP-relative offset by that allocation size.</i></td></tr>
<tr><th id="361">361</th><td>  <a class="local col3 ref" href="#43Offset" title='Offset' data-ref="43Offset">Offset</a> += <a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv" title='llvm::MachineFrameInfo::getLocalFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv">getLocalFrameSize</a>();</td></tr>
<tr><th id="362">362</th><td>  <i>// Assume that we'll have at least some spill slots allocated.</i></td></tr>
<tr><th id="363">363</th><td><i>  // FIXME: This is a total SWAG number. We should run some statistics</i></td></tr>
<tr><th id="364">364</th><td><i>  //        and pick a real one.</i></td></tr>
<tr><th id="365">365</th><td>  <a class="local col3 ref" href="#43Offset" title='Offset' data-ref="43Offset">Offset</a> += <var>128</var>; <i>// 128 bytes of spill slots</i></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <i>// If there is a frame pointer, try using it.</i></td></tr>
<tr><th id="368">368</th><td><i>  // The FP is only available if there is no dynamic realignment. We</i></td></tr>
<tr><th id="369">369</th><td><i>  // don't know for sure yet whether we'll need that, so we guess based</i></td></tr>
<tr><th id="370">370</th><td><i>  // on whether there are any local variables that would trigger it.</i></td></tr>
<tr><th id="371">371</th><td>  <b>if</b> (TFI-&gt;hasFP(MF) &amp;&amp; isFrameOffsetLegal(MI, AArch64::<span class='error' title="no member named &apos;FP&apos; in namespace &apos;llvm::AArch64&apos;">FP</span>, FPOffset))</td></tr>
<tr><th id="372">372</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <i>// If we can reference via the stack pointer or base pointer, try that.</i></td></tr>
<tr><th id="375">375</th><td><i>  // FIXME: This (and the code that resolves the references) can be improved</i></td></tr>
<tr><th id="376">376</th><td><i>  //        to only disallow SP relative references in the live range of</i></td></tr>
<tr><th id="377">377</th><td><i>  //        the VLA(s). In practice, it's unclear how much difference that</i></td></tr>
<tr><th id="378">378</th><td><i>  //        would make, but it may be worth doing.</i></td></tr>
<tr><th id="379">379</th><td>  <b>if</b> (isFrameOffsetLegal(MI, AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>, Offset))</td></tr>
<tr><th id="380">380</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <i>// The offset likely isn't legal; we want to allocate a virtual base register.</i></td></tr>
<tr><th id="383">383</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="384">384</th><td>}</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;isFrameOffsetLegal&apos; does not match any declaration in &apos;llvm::AArch64RegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl" title='llvm::AArch64RegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl">isFrameOffsetLegal</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="49MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="49MI">MI</dfn>,</td></tr>
<tr><th id="387">387</th><td>                                             <em>unsigned</em> <dfn class="local col0 decl" id="50BaseReg" title='BaseReg' data-type='unsigned int' data-ref="50BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="388">388</th><td>                                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="51Offset" title='Offset' data-type='int64_t' data-ref="51Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="389">389</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Offset &lt;= 2147483647 &amp;&amp; &quot;Offset too big to fit in int.&quot;) ? void (0) : __assert_fail (&quot;Offset &lt;= INT_MAX &amp;&amp; \&quot;Offset too big to fit in int.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp&quot;, 389, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#51Offset" title='Offset' data-ref="51Offset">Offset</a> &lt;= <span class="macro" title="2147483647" data-ref="_M/INT_MAX">INT_MAX</span> &amp;&amp; <q>"Offset too big to fit in int."</q>);</td></tr>
<tr><th id="390">390</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI &amp;&amp; &quot;Unable to get the legal offset for nil instruction.&quot;) ? void (0) : __assert_fail (&quot;MI &amp;&amp; \&quot;Unable to get the legal offset for nil instruction.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp&quot;, 390, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a> &amp;&amp; <q>"Unable to get the legal offset for nil instruction."</q>);</td></tr>
<tr><th id="391">391</th><td>  <em>int</em> <dfn class="local col2 decl" id="52SaveOffset" title='SaveOffset' data-type='int' data-ref="52SaveOffset">SaveOffset</dfn> = <a class="local col1 ref" href="#51Offset" title='Offset' data-ref="51Offset">Offset</a>;</td></tr>
<tr><th id="392">392</th><td>  <b>return</b> <a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERiPbPjPi" title='llvm::isAArch64FrameOffsetLegal' data-ref="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERiPbPjPi">isAArch64FrameOffsetLegal</a>(*<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#52SaveOffset" title='SaveOffset' data-ref="52SaveOffset">SaveOffset</a></span>) &amp; <a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetIsLegal" title='llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetIsLegal' data-ref="llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetIsLegal">AArch64FrameOffsetIsLegal</a>;</td></tr>
<tr><th id="393">393</th><td>}</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><i class="doc">/// Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx</i></td></tr>
<tr><th id="396">396</th><td><i class="doc">/// at the beginning of the basic block.</i></td></tr>
<tr><th id="397">397</th><td><em>void</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;materializeFrameBaseRegister&apos; does not match any declaration in &apos;llvm::AArch64RegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil" title='llvm::AArch64RegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil">materializeFrameBaseRegister</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="53MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="53MBB">MBB</dfn>,</td></tr>
<tr><th id="398">398</th><td>                                                       <em>unsigned</em> <dfn class="local col4 decl" id="54BaseReg" title='BaseReg' data-type='unsigned int' data-ref="54BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="399">399</th><td>                                                       <em>int</em> <dfn class="local col5 decl" id="55FrameIdx" title='FrameIdx' data-type='int' data-ref="55FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="400">400</th><td>                                                       <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="56Offset" title='Offset' data-type='int64_t' data-ref="56Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="401">401</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="57Ins" title='Ins' data-type='MachineBasicBlock::iterator' data-ref="57Ins">Ins</dfn> = <a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="402">402</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col8 decl" id="58DL" title='DL' data-type='llvm::DebugLoc' data-ref="58DL">DL</dfn>; <i>// Defaults to "unknown"</i></td></tr>
<tr><th id="403">403</th><td>  <b>if</b> (<a class="local col7 ref" href="#57Ins" title='Ins' data-ref="57Ins">Ins</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="404">404</th><td>    <a class="local col8 ref" href="#58DL" title='DL' data-ref="58DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col7 ref" href="#57Ins" title='Ins' data-ref="57Ins">Ins</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="405">405</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="59MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="59MF">MF</dfn> = *<a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="406">406</th><td>  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col0 decl" id="60TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="60TII">TII</dfn> =</td></tr>
<tr><th id="407">407</th><td>      <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" title='llvm::AArch64Subtarget::getInstrInfo' data-ref="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="408">408</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="61MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="61MCID">MCID</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>);</td></tr>
<tr><th id="409">409</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="62MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="62MRI">MRI</dfn> = <a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="410">410</th><td>  MRI.constrainRegClass(BaseReg, TII-&gt;<span class='error' title="no member named &apos;getRegClass&apos; in &apos;llvm::AArch64InstrInfo&apos;">getRegClass</span>(MCID, <var>0</var>, <b>this</b>, MF));</td></tr>
<tr><th id="411">411</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="63Shifter" title='Shifter' data-type='unsigned int' data-ref="63Shifter">Shifter</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSL" title='llvm::AArch64_AM::ShiftExtendType::LSL' data-ref="llvm::AArch64_AM::ShiftExtendType::LSL">LSL</a>, <var>0</var>);</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#57Ins" title='Ins' data-ref="57Ins">Ins</a>, <a class="local col8 ref" href="#58DL" title='DL' data-ref="58DL">DL</a>, <a class="local col1 ref" href="#61MCID" title='MCID' data-ref="61MCID">MCID</a>, <a class="local col4 ref" href="#54BaseReg" title='BaseReg' data-ref="54BaseReg">BaseReg</a>)</td></tr>
<tr><th id="414">414</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col5 ref" href="#55FrameIdx" title='FrameIdx' data-ref="55FrameIdx">FrameIdx</a>)</td></tr>
<tr><th id="415">415</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#56Offset" title='Offset' data-ref="56Offset">Offset</a>)</td></tr>
<tr><th id="416">416</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#63Shifter" title='Shifter' data-ref="63Shifter">Shifter</a>);</td></tr>
<tr><th id="417">417</th><td>}</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><em>void</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;resolveFrameIndex&apos; does not match any declaration in &apos;llvm::AArch64RegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl" title='llvm::AArch64RegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm19AArch64RegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl">resolveFrameIndex</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="64MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="65BaseReg" title='BaseReg' data-type='unsigned int' data-ref="65BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="420">420</th><td>                                            <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="66Offset" title='Offset' data-type='int64_t' data-ref="66Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="421">421</th><td>  <em>int</em> <dfn class="local col7 decl" id="67Off" title='Off' data-type='int' data-ref="67Off">Off</dfn> = <a class="local col6 ref" href="#66Offset" title='Offset' data-ref="66Offset">Offset</a>; <i>// ARM doesn't need the general 64-bit offsets</i></td></tr>
<tr><th id="422">422</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68i" title='i' data-type='unsigned int' data-ref="68i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <b>while</b> (!<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#68i" title='i' data-ref="68i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="425">425</th><td>    ++<a class="local col8 ref" href="#68i" title='i' data-ref="68i">i</a>;</td></tr>
<tr><th id="426">426</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i &lt; MI.getNumOperands() &amp;&amp; &quot;Instr doesn&apos;t have FrameIndex operand!&quot;) ? void (0) : __assert_fail (&quot;i &lt; MI.getNumOperands() &amp;&amp; \&quot;Instr doesn&apos;t have FrameIndex operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp&quot;, 426, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#68i" title='i' data-ref="68i">i</a> &lt; <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"Instr doesn't have FrameIndex operand!"</q>);</td></tr>
<tr><th id="427">427</th><td>  }</td></tr>
<tr><th id="428">428</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="69MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="69MF">MF</dfn> = <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="429">429</th><td>  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col0 decl" id="70TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="70TII">TII</dfn> =</td></tr>
<tr><th id="430">430</th><td>      <a class="local col9 ref" href="#69MF" title='MF' data-ref="69MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" title='llvm::AArch64Subtarget::getInstrInfo' data-ref="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="431">431</th><td>  <em>bool</em> <dfn class="local col1 decl" id="71Done" title='Done' data-type='bool' data-ref="71Done">Done</dfn> = <a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRiPKNS_16AArch64InstrInfoE" title='llvm::rewriteAArch64FrameIndex' data-ref="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRiPKNS_16AArch64InstrInfoE">rewriteAArch64FrameIndex</a>(<span class='refarg'><a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a></span>, <a class="local col8 ref" href="#68i" title='i' data-ref="68i">i</a>, <a class="local col5 ref" href="#65BaseReg" title='BaseReg' data-ref="65BaseReg">BaseReg</a>, <span class='refarg'><a class="local col7 ref" href="#67Off" title='Off' data-ref="67Off">Off</a></span>, <a class="local col0 ref" href="#70TII" title='TII' data-ref="70TII">TII</a>);</td></tr>
<tr><th id="432">432</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Done &amp;&amp; &quot;Unable to resolve frame index!&quot;) ? void (0) : __assert_fail (&quot;Done &amp;&amp; \&quot;Unable to resolve frame index!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp&quot;, 432, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#71Done" title='Done' data-ref="71Done">Done</a> &amp;&amp; <q>"Unable to resolve frame index!"</q>);</td></tr>
<tr><th id="433">433</th><td>  (<em>void</em>)<a class="local col1 ref" href="#71Done" title='Done' data-ref="71Done">Done</a>;</td></tr>
<tr><th id="434">434</th><td>}</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><em>void</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;eliminateFrameIndex&apos; does not match any declaration in &apos;llvm::AArch64RegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::AArch64RegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm19AArch64RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="72II" title='II' data-type='MachineBasicBlock::iterator' data-ref="72II">II</dfn>,</td></tr>
<tr><th id="437">437</th><td>                                              <em>int</em> <dfn class="local col3 decl" id="73SPAdj" title='SPAdj' data-type='int' data-ref="73SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="74FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="74FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="438">438</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col5 decl" id="75RS" title='RS' data-type='llvm::RegScavenger *' data-ref="75RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="439">439</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SPAdj == 0 &amp;&amp; &quot;Unexpected&quot;) ? void (0) : __assert_fail (&quot;SPAdj == 0 &amp;&amp; \&quot;Unexpected\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp&quot;, 439, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#73SPAdj" title='SPAdj' data-ref="73SPAdj">SPAdj</a> == <var>0</var> &amp;&amp; <q>"Unexpected"</q>);</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="76MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="76MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72II" title='II' data-ref="72II">II</a>;</td></tr>
<tr><th id="442">442</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="77MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="77MBB">MBB</dfn> = *<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="443">443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="78MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="78MF">MF</dfn> = *<a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="444">444</th><td>  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col9 decl" id="79TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="79TII">TII</dfn> =</td></tr>
<tr><th id="445">445</th><td>      <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" title='llvm::AArch64Subtarget::getInstrInfo' data-ref="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="446">446</th><td>  <em>const</em> <a class="type" href="AArch64FrameLowering.h.html#llvm::AArch64FrameLowering" title='llvm::AArch64FrameLowering' data-ref="llvm::AArch64FrameLowering">AArch64FrameLowering</a> *<dfn class="local col0 decl" id="80TFI" title='TFI' data-type='const llvm::AArch64FrameLowering *' data-ref="80TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <em>int</em> <dfn class="local col1 decl" id="81FrameIndex" title='FrameIndex' data-type='int' data-ref="81FrameIndex">FrameIndex</dfn> = <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FIOperandNum" title='FIOperandNum' data-ref="74FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="449">449</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="82FrameReg" title='FrameReg' data-type='unsigned int' data-ref="82FrameReg">FrameReg</dfn>;</td></tr>
<tr><th id="450">450</th><td>  <em>int</em> <dfn class="local col3 decl" id="83Offset" title='Offset' data-type='int' data-ref="83Offset">Offset</dfn>;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <i>// Special handling of dbg_value, stackmap and patchpoint instructions.</i></td></tr>
<tr><th id="453">453</th><td>  <b>if</b> (<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>() || <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#112" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP">STACKMAP</a> ||</td></tr>
<tr><th id="454">454</th><td>      <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a>) {</td></tr>
<tr><th id="455">455</th><td>    <a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset">Offset</a> = <a class="local col0 ref" href="#80TFI" title='TFI' data-ref="80TFI">TFI</a>-&gt;<a class="ref" href="AArch64FrameLowering.h.html#_ZNK4llvm20AArch64FrameLowering26resolveFrameIndexReferenceERKNS_15MachineFunctionEiRjb" title='llvm::AArch64FrameLowering::resolveFrameIndexReference' data-ref="_ZNK4llvm20AArch64FrameLowering26resolveFrameIndexReferenceERKNS_15MachineFunctionEiRjb">resolveFrameIndexReference</a>(<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>, <a class="local col1 ref" href="#81FrameIndex" title='FrameIndex' data-ref="81FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col2 ref" href="#82FrameReg" title='FrameReg' data-ref="82FrameReg">FrameReg</a></span>,</td></tr>
<tr><th id="456">456</th><td>                                             <i>/*PreferFP=*/</i><b>true</b>);</td></tr>
<tr><th id="457">457</th><td>    <a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset">Offset</a> += <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FIOperandNum" title='FIOperandNum' data-ref="74FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="458">458</th><td>    <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FIOperandNum" title='FIOperandNum' data-ref="74FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col2 ref" href="#82FrameReg" title='FrameReg' data-ref="82FrameReg">FrameReg</a>, <b>false</b> <i>/*isDef*/</i>);</td></tr>
<tr><th id="459">459</th><td>    <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FIOperandNum" title='FIOperandNum' data-ref="74FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset">Offset</a>);</td></tr>
<tr><th id="460">460</th><td>    <b>return</b>;</td></tr>
<tr><th id="461">461</th><td>  }</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <b>if</b> (<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#139" title='llvm::TargetOpcode::LOCAL_ESCAPE' data-ref="llvm::TargetOpcode::LOCAL_ESCAPE">LOCAL_ESCAPE</a>) {</td></tr>
<tr><th id="464">464</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="84FI" title='FI' data-type='llvm::MachineOperand &amp;' data-ref="84FI">FI</dfn> = <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FIOperandNum" title='FIOperandNum' data-ref="74FIOperandNum">FIOperandNum</a>);</td></tr>
<tr><th id="465">465</th><td>    <a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset">Offset</a> = <a class="local col0 ref" href="#80TFI" title='TFI' data-ref="80TFI">TFI</a>-&gt;<a class="virtual ref" href="AArch64FrameLowering.h.html#_ZNK4llvm20AArch64FrameLowering30getNonLocalFrameIndexReferenceERKNS_15MachineFunctionEi" title='llvm::AArch64FrameLowering::getNonLocalFrameIndexReference' data-ref="_ZNK4llvm20AArch64FrameLowering30getNonLocalFrameIndexReferenceERKNS_15MachineFunctionEi">getNonLocalFrameIndexReference</a>(<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>, <a class="local col1 ref" href="#81FrameIndex" title='FrameIndex' data-ref="81FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="466">466</th><td>    <a class="local col4 ref" href="#84FI" title='FI' data-ref="84FI">FI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset">Offset</a>);</td></tr>
<tr><th id="467">467</th><td>    <b>return</b>;</td></tr>
<tr><th id="468">468</th><td>  }</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <i>// Modify MI as necessary to handle as much of 'Offset' as possible</i></td></tr>
<tr><th id="471">471</th><td>  <a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset">Offset</a> = <a class="local col0 ref" href="#80TFI" title='TFI' data-ref="80TFI">TFI</a>-&gt;<a class="virtual ref" href="AArch64FrameLowering.h.html#_ZNK4llvm20AArch64FrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj" title='llvm::AArch64FrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm20AArch64FrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj">getFrameIndexReference</a>(<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>, <a class="local col1 ref" href="#81FrameIndex" title='FrameIndex' data-ref="81FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col2 ref" href="#82FrameReg" title='FrameReg' data-ref="82FrameReg">FrameReg</a></span>);</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <b>if</b> (<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRiPKNS_16AArch64InstrInfoE" title='llvm::rewriteAArch64FrameIndex' data-ref="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRiPKNS_16AArch64InstrInfoE">rewriteAArch64FrameIndex</a>(<span class='refarg'><a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a></span>, <a class="local col4 ref" href="#74FIOperandNum" title='FIOperandNum' data-ref="74FIOperandNum">FIOperandNum</a>, <a class="local col2 ref" href="#82FrameReg" title='FrameReg' data-ref="82FrameReg">FrameReg</a>, <span class='refarg'><a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset">Offset</a></span>, <a class="local col9 ref" href="#79TII" title='TII' data-ref="79TII">TII</a>))</td></tr>
<tr><th id="474">474</th><td>    <b>return</b>;</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!RS || !RS-&gt;isScavengingFrameIndex(FrameIndex)) &amp;&amp; &quot;Emergency spill slot is out of reach&quot;) ? void (0) : __assert_fail (&quot;(!RS || !RS-&gt;isScavengingFrameIndex(FrameIndex)) &amp;&amp; \&quot;Emergency spill slot is out of reach\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp&quot;, 477, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col5 ref" href="#75RS" title='RS' data-ref="75RS">RS</a> || !<a class="local col5 ref" href="#75RS" title='RS' data-ref="75RS">RS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZNK4llvm12RegScavenger22isScavengingFrameIndexEi" title='llvm::RegScavenger::isScavengingFrameIndex' data-ref="_ZNK4llvm12RegScavenger22isScavengingFrameIndexEi">isScavengingFrameIndex</a>(<a class="local col1 ref" href="#81FrameIndex" title='FrameIndex' data-ref="81FrameIndex">FrameIndex</a>)) &amp;&amp;</td></tr>
<tr><th id="477">477</th><td>         <q>"Emergency spill slot is out of reach"</q>);</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <i>// If we get here, the immediate doesn't fit into the instruction.  We folded</i></td></tr>
<tr><th id="480">480</th><td><i>  // as much as possible above.  Handle the rest, providing a register that is</i></td></tr>
<tr><th id="481">481</th><td><i>  // SP+LargeImm.</i></td></tr>
<tr><th id="482">482</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="85ScratchReg" title='ScratchReg' data-type='unsigned int' data-ref="85ScratchReg">ScratchReg</dfn> =</td></tr>
<tr><th id="483">483</th><td>      MF.getRegInfo().createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="484">484</th><td>  <span class='error' title="no matching function for call to &apos;emitFrameOffset&apos;">emitFrameOffset</span>(MBB, II, MI.getDebugLoc(), ScratchReg, FrameReg, Offset, TII);</td></tr>
<tr><th id="485">485</th><td>  <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FIOperandNum" title='FIOperandNum' data-ref="74FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col5 ref" href="#85ScratchReg" title='ScratchReg' data-ref="85ScratchReg">ScratchReg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="486">486</th><td>}</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><em>unsigned</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm19AArch64RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="86RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="86RC">RC</dfn>,</td></tr>
<tr><th id="489">489</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="87MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="87MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="490">490</th><td>  <em>const</em> <a class="type" href="AArch64FrameLowering.h.html#llvm::AArch64FrameLowering" title='llvm::AArch64FrameLowering' data-ref="llvm::AArch64FrameLowering">AArch64FrameLowering</a> *<dfn class="local col8 decl" id="88TFI" title='TFI' data-type='const llvm::AArch64FrameLowering *' data-ref="88TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <b>switch</b> (<a class="local col6 ref" href="#86RC" title='RC' data-ref="86RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="493">493</th><td>  <b>default</b>:</td></tr>
<tr><th id="494">494</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="495">495</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR32RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClassID</span>:</td></tr>
<tr><th id="496">496</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR32spRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR32spRegClassID</span>:</td></tr>
<tr><th id="497">497</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR32allRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR32allRegClassID</span>:</td></tr>
<tr><th id="498">498</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR64spRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64spRegClassID</span>:</td></tr>
<tr><th id="499">499</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR64allRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClassID</span>:</td></tr>
<tr><th id="500">500</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR64RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClassID</span>:</td></tr>
<tr><th id="501">501</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR32commonRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR32commonRegClassID</span>:</td></tr>
<tr><th id="502">502</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR64commonRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64commonRegClassID</span>:</td></tr>
<tr><th id="503">503</th><td>    <b>return</b> <var>32</var> - <var>1</var>                                   <i>// XZR/SP</i></td></tr>
<tr><th id="504">504</th><td>              - (TFI-&gt;hasFP(MF) || TT.isOSDarwin()) <i>// FP</i></td></tr>
<tr><th id="505">505</th><td>              - MF.getSubtarget&lt;AArch64Subtarget&gt;().getNumXRegisterReserved()</td></tr>
<tr><th id="506">506</th><td>              - hasBasePointer(MF);  <i>// X19</i></td></tr>
<tr><th id="507">507</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FPR8RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">FPR8RegClassID</span>:</td></tr>
<tr><th id="508">508</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FPR16RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">FPR16RegClassID</span>:</td></tr>
<tr><th id="509">509</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FPR32RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClassID</span>:</td></tr>
<tr><th id="510">510</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FPR64RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClassID</span>:</td></tr>
<tr><th id="511">511</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FPR128RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClassID</span>:</td></tr>
<tr><th id="512">512</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;DDRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">DDRegClassID</span>:</td></tr>
<tr><th id="515">515</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;DDDRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">DDDRegClassID</span>:</td></tr>
<tr><th id="516">516</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;DDDDRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">DDDDRegClassID</span>:</td></tr>
<tr><th id="517">517</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;QQRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">QQRegClassID</span>:</td></tr>
<tr><th id="518">518</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;QQQRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">QQQRegClassID</span>:</td></tr>
<tr><th id="519">519</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;QQQQRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">QQQQRegClassID</span>:</td></tr>
<tr><th id="520">520</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FPR128_loRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">FPR128_loRegClassID</span>:</td></tr>
<tr><th id="523">523</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="524">524</th><td>  }</td></tr>
<tr><th id="525">525</th><td>}</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><em>unsigned</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo23getLocalAddressRegisterERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getLocalAddressRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo23getLocalAddressRegisterERKNS_15MachineFunctionE">getLocalAddressRegister</dfn>(</td></tr>
<tr><th id="528">528</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="89MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="89MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="529">529</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="90MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="90MFI">MFI</dfn> = <a class="local col9 ref" href="#89MF" title='MF' data-ref="89MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="530">530</th><td>  <b>if</b> (!<a class="local col9 ref" href="#89MF" title='MF' data-ref="89MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13hasEHFuncletsEv" title='llvm::MachineFunction::hasEHFunclets' data-ref="_ZNK4llvm15MachineFunction13hasEHFuncletsEv">hasEHFunclets</a>() &amp;&amp; !<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>())</td></tr>
<tr><th id="531">531</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>;</td></tr>
<tr><th id="532">532</th><td>  <b>else</b> <b>if</b> (<span class='error' title="use of undeclared identifier &apos;needsStackRealignment&apos;">needsStackRealignment</span>(MF))</td></tr>
<tr><th id="533">533</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm19AArch64RegisterInfo15getBaseRegisterEv" title='llvm::AArch64RegisterInfo::getBaseRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo15getBaseRegisterEv">getBaseRegister</a>();</td></tr>
<tr><th id="534">534</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col9 ref" href="#89MF" title='MF' data-ref="89MF">MF</a>);</td></tr>
<tr><th id="535">535</th><td>}</td></tr>
<tr><th id="536">536</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
