<stg><name>top_kernel_Pipeline_phase2_accum_row</name>


<trans_list>

<trans id="1360" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %empty_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %empty_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %empty_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %empty_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %empty_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %empty_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %empty_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %empty_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %empty_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %empty_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %empty_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %empty_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %empty_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %empty_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %empty_35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %empty_36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %empty_37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %empty_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %empty_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %empty_40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %empty_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %empty_42 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %empty_43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %empty_44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %empty_45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %empty_46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %empty_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %empty_48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %empty_49 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %empty_50 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %empty_51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %empty_52 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %empty_53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %empty_54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %empty_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %empty_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %empty_57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %empty_58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %empty_59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %empty_60 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %empty_61 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %empty_62 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %empty_63 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %empty_64 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %empty_65 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:49 %empty_66 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:50 %empty_67 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %empty_68 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:52 %empty_69 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:53 %empty_70 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:54 %empty_71 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:55 %empty_72 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:56 %empty_73 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:57 %empty_74 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:58 %empty_75 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:59 %empty_76 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:60 %empty_77 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:61 %empty_78 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:62 %empty_79 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:63 %empty_80 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:64 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:65 %store_ln53 = store i9 0, i9 %i_1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:66 %store_ln0 = store i24 0, i24 %empty_80

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:67 %store_ln0 = store i24 0, i24 %empty_79

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:68 %store_ln0 = store i24 0, i24 %empty_78

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:69 %store_ln0 = store i24 0, i24 %empty_77

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:70 %store_ln0 = store i24 0, i24 %empty_76

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:71 %store_ln0 = store i24 0, i24 %empty_75

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:72 %store_ln0 = store i24 0, i24 %empty_74

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:73 %store_ln0 = store i24 0, i24 %empty_73

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:74 %store_ln0 = store i24 0, i24 %empty_72

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:75 %store_ln0 = store i24 0, i24 %empty_71

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:76 %store_ln0 = store i24 0, i24 %empty_70

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:77 %store_ln0 = store i24 0, i24 %empty_69

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:78 %store_ln0 = store i24 0, i24 %empty_68

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:79 %store_ln0 = store i24 0, i24 %empty_67

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:80 %store_ln0 = store i24 0, i24 %empty_66

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:81 %store_ln0 = store i24 0, i24 %empty_65

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:82 %store_ln0 = store i24 0, i24 %empty_64

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:83 %store_ln0 = store i24 0, i24 %empty_63

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:84 %store_ln0 = store i24 0, i24 %empty_62

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:85 %store_ln0 = store i24 0, i24 %empty_61

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:86 %store_ln0 = store i24 0, i24 %empty_60

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:87 %store_ln0 = store i24 0, i24 %empty_59

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:88 %store_ln0 = store i24 0, i24 %empty_58

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:89 %store_ln0 = store i24 0, i24 %empty_57

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:90 %store_ln0 = store i24 0, i24 %empty_56

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:91 %store_ln0 = store i24 0, i24 %empty_55

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:92 %store_ln0 = store i24 0, i24 %empty_54

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:93 %store_ln0 = store i24 0, i24 %empty_53

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:94 %store_ln0 = store i24 0, i24 %empty_52

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:95 %store_ln0 = store i24 0, i24 %empty_51

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:96 %store_ln0 = store i24 0, i24 %empty_50

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:97 %store_ln0 = store i24 0, i24 %empty_49

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:98 %store_ln0 = store i24 0, i24 %empty_48

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:99 %store_ln0 = store i24 0, i24 %empty_47

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:100 %store_ln0 = store i24 0, i24 %empty_46

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:101 %store_ln0 = store i24 0, i24 %empty_45

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:102 %store_ln0 = store i24 0, i24 %empty_44

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:103 %store_ln0 = store i24 0, i24 %empty_43

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:104 %store_ln0 = store i24 0, i24 %empty_42

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:105 %store_ln0 = store i24 0, i24 %empty_41

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:106 %store_ln0 = store i24 0, i24 %empty_40

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:107 %store_ln0 = store i24 0, i24 %empty_39

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:108 %store_ln0 = store i24 0, i24 %empty_38

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:109 %store_ln0 = store i24 0, i24 %empty_37

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:110 %store_ln0 = store i24 0, i24 %empty_36

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:111 %store_ln0 = store i24 0, i24 %empty_35

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:112 %store_ln0 = store i24 0, i24 %empty_34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:113 %store_ln0 = store i24 0, i24 %empty_33

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:114 %store_ln0 = store i24 0, i24 %empty_32

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:115 %store_ln0 = store i24 0, i24 %empty_31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:116 %store_ln0 = store i24 0, i24 %empty_30

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:117 %store_ln0 = store i24 0, i24 %empty_29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:118 %store_ln0 = store i24 0, i24 %empty_28

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:119 %store_ln0 = store i24 0, i24 %empty_27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:120 %store_ln0 = store i24 0, i24 %empty_26

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:121 %store_ln0 = store i24 0, i24 %empty_25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:122 %store_ln0 = store i24 0, i24 %empty_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:123 %store_ln0 = store i24 0, i24 %empty_23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:124 %store_ln0 = store i24 0, i24 %empty_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:125 %store_ln0 = store i24 0, i24 %empty_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:126 %store_ln0 = store i24 0, i24 %empty_20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:127 %store_ln0 = store i24 0, i24 %empty_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:128 %store_ln0 = store i24 0, i24 %empty_18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:129 %store_ln0 = store i24 0, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:130 %br_ln0 = br void %phase2_accum_col

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
phase2_accum_col:0 %i = load i9 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
phase2_accum_col:1 %icmp_ln53 = icmp_eq  i9 %i, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
phase2_accum_col:2 %add_ln53 = add i9 %i, i9 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
phase2_accum_col:3 %br_ln53 = br i1 %icmp_ln53, void %phase2_accum_col.split, void %phase2_write_row.exitStub

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="9">
<![CDATA[
phase2_accum_col.split:64 %trunc_ln53 = trunc i9 %i

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:65 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:66 %zext_ln60 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:67 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:68 %tmp_527 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 1

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:69 %zext_ln60_1 = zext i12 %tmp_527

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:70 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:113 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:114 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:129 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:130 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:145 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:146 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:165 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:177 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:189 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:201 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:213 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:225 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:237 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:249 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:932 %store_ln53 = store i9 %add_ln53, i9 %i_1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="1209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:0 %p_load191 = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load191"/></StgValue>
</operation>

<operation id="1210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:1 %p_load189 = load i24 %empty_18

]]></Node>
<StgValue><ssdm name="p_load189"/></StgValue>
</operation>

<operation id="1211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:2 %p_load187 = load i24 %empty_19

]]></Node>
<StgValue><ssdm name="p_load187"/></StgValue>
</operation>

<operation id="1212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:3 %p_load185 = load i24 %empty_20

]]></Node>
<StgValue><ssdm name="p_load185"/></StgValue>
</operation>

<operation id="1213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:4 %p_load183 = load i24 %empty_21

]]></Node>
<StgValue><ssdm name="p_load183"/></StgValue>
</operation>

<operation id="1214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:5 %p_load181 = load i24 %empty_22

]]></Node>
<StgValue><ssdm name="p_load181"/></StgValue>
</operation>

<operation id="1215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:6 %p_load179 = load i24 %empty_23

]]></Node>
<StgValue><ssdm name="p_load179"/></StgValue>
</operation>

<operation id="1216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:7 %p_load177 = load i24 %empty_24

]]></Node>
<StgValue><ssdm name="p_load177"/></StgValue>
</operation>

<operation id="1217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:8 %p_load175 = load i24 %empty_25

]]></Node>
<StgValue><ssdm name="p_load175"/></StgValue>
</operation>

<operation id="1218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:9 %p_load173 = load i24 %empty_26

]]></Node>
<StgValue><ssdm name="p_load173"/></StgValue>
</operation>

<operation id="1219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:10 %p_load171 = load i24 %empty_27

]]></Node>
<StgValue><ssdm name="p_load171"/></StgValue>
</operation>

<operation id="1220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:11 %p_load169 = load i24 %empty_28

]]></Node>
<StgValue><ssdm name="p_load169"/></StgValue>
</operation>

<operation id="1221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:12 %p_load167 = load i24 %empty_29

]]></Node>
<StgValue><ssdm name="p_load167"/></StgValue>
</operation>

<operation id="1222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:13 %p_load165 = load i24 %empty_30

]]></Node>
<StgValue><ssdm name="p_load165"/></StgValue>
</operation>

<operation id="1223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:14 %p_load163 = load i24 %empty_31

]]></Node>
<StgValue><ssdm name="p_load163"/></StgValue>
</operation>

<operation id="1224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:15 %p_load161 = load i24 %empty_32

]]></Node>
<StgValue><ssdm name="p_load161"/></StgValue>
</operation>

<operation id="1225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:16 %p_load159 = load i24 %empty_33

]]></Node>
<StgValue><ssdm name="p_load159"/></StgValue>
</operation>

<operation id="1226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:17 %p_load157 = load i24 %empty_34

]]></Node>
<StgValue><ssdm name="p_load157"/></StgValue>
</operation>

<operation id="1227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:18 %p_load155 = load i24 %empty_35

]]></Node>
<StgValue><ssdm name="p_load155"/></StgValue>
</operation>

<operation id="1228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:19 %p_load153 = load i24 %empty_36

]]></Node>
<StgValue><ssdm name="p_load153"/></StgValue>
</operation>

<operation id="1229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:20 %p_load151 = load i24 %empty_37

]]></Node>
<StgValue><ssdm name="p_load151"/></StgValue>
</operation>

<operation id="1230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:21 %p_load149 = load i24 %empty_38

]]></Node>
<StgValue><ssdm name="p_load149"/></StgValue>
</operation>

<operation id="1231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:22 %p_load147 = load i24 %empty_39

]]></Node>
<StgValue><ssdm name="p_load147"/></StgValue>
</operation>

<operation id="1232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:23 %p_load145 = load i24 %empty_40

]]></Node>
<StgValue><ssdm name="p_load145"/></StgValue>
</operation>

<operation id="1233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:24 %p_load143 = load i24 %empty_41

]]></Node>
<StgValue><ssdm name="p_load143"/></StgValue>
</operation>

<operation id="1234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:25 %p_load141 = load i24 %empty_42

]]></Node>
<StgValue><ssdm name="p_load141"/></StgValue>
</operation>

<operation id="1235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:26 %p_load139 = load i24 %empty_43

]]></Node>
<StgValue><ssdm name="p_load139"/></StgValue>
</operation>

<operation id="1236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:27 %p_load137 = load i24 %empty_44

]]></Node>
<StgValue><ssdm name="p_load137"/></StgValue>
</operation>

<operation id="1237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:28 %p_load135 = load i24 %empty_45

]]></Node>
<StgValue><ssdm name="p_load135"/></StgValue>
</operation>

<operation id="1238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:29 %p_load133 = load i24 %empty_46

]]></Node>
<StgValue><ssdm name="p_load133"/></StgValue>
</operation>

<operation id="1239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:30 %p_load131 = load i24 %empty_47

]]></Node>
<StgValue><ssdm name="p_load131"/></StgValue>
</operation>

<operation id="1240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:31 %p_load129 = load i24 %empty_48

]]></Node>
<StgValue><ssdm name="p_load129"/></StgValue>
</operation>

<operation id="1241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:32 %p_load127 = load i24 %empty_49

]]></Node>
<StgValue><ssdm name="p_load127"/></StgValue>
</operation>

<operation id="1242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:33 %p_load125 = load i24 %empty_50

]]></Node>
<StgValue><ssdm name="p_load125"/></StgValue>
</operation>

<operation id="1243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:34 %p_load123 = load i24 %empty_51

]]></Node>
<StgValue><ssdm name="p_load123"/></StgValue>
</operation>

<operation id="1244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:35 %p_load121 = load i24 %empty_52

]]></Node>
<StgValue><ssdm name="p_load121"/></StgValue>
</operation>

<operation id="1245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:36 %p_load119 = load i24 %empty_53

]]></Node>
<StgValue><ssdm name="p_load119"/></StgValue>
</operation>

<operation id="1246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:37 %p_load117 = load i24 %empty_54

]]></Node>
<StgValue><ssdm name="p_load117"/></StgValue>
</operation>

<operation id="1247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:38 %p_load115 = load i24 %empty_55

]]></Node>
<StgValue><ssdm name="p_load115"/></StgValue>
</operation>

<operation id="1248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:39 %p_load113 = load i24 %empty_56

]]></Node>
<StgValue><ssdm name="p_load113"/></StgValue>
</operation>

<operation id="1249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:40 %p_load111 = load i24 %empty_57

]]></Node>
<StgValue><ssdm name="p_load111"/></StgValue>
</operation>

<operation id="1250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:41 %p_load109 = load i24 %empty_58

]]></Node>
<StgValue><ssdm name="p_load109"/></StgValue>
</operation>

<operation id="1251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:42 %p_load107 = load i24 %empty_59

]]></Node>
<StgValue><ssdm name="p_load107"/></StgValue>
</operation>

<operation id="1252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:43 %p_load105 = load i24 %empty_60

]]></Node>
<StgValue><ssdm name="p_load105"/></StgValue>
</operation>

<operation id="1253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:44 %p_load103 = load i24 %empty_61

]]></Node>
<StgValue><ssdm name="p_load103"/></StgValue>
</operation>

<operation id="1254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:45 %p_load101 = load i24 %empty_62

]]></Node>
<StgValue><ssdm name="p_load101"/></StgValue>
</operation>

<operation id="1255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:46 %p_load99 = load i24 %empty_63

]]></Node>
<StgValue><ssdm name="p_load99"/></StgValue>
</operation>

<operation id="1256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:47 %p_load97 = load i24 %empty_64

]]></Node>
<StgValue><ssdm name="p_load97"/></StgValue>
</operation>

<operation id="1257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:48 %p_load95 = load i24 %empty_65

]]></Node>
<StgValue><ssdm name="p_load95"/></StgValue>
</operation>

<operation id="1258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:49 %p_load93 = load i24 %empty_66

]]></Node>
<StgValue><ssdm name="p_load93"/></StgValue>
</operation>

<operation id="1259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:50 %p_load91 = load i24 %empty_67

]]></Node>
<StgValue><ssdm name="p_load91"/></StgValue>
</operation>

<operation id="1260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:51 %p_load89 = load i24 %empty_68

]]></Node>
<StgValue><ssdm name="p_load89"/></StgValue>
</operation>

<operation id="1261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:52 %p_load87 = load i24 %empty_69

]]></Node>
<StgValue><ssdm name="p_load87"/></StgValue>
</operation>

<operation id="1262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:53 %p_load85 = load i24 %empty_70

]]></Node>
<StgValue><ssdm name="p_load85"/></StgValue>
</operation>

<operation id="1263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:54 %p_load83 = load i24 %empty_71

]]></Node>
<StgValue><ssdm name="p_load83"/></StgValue>
</operation>

<operation id="1264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:55 %p_load81 = load i24 %empty_72

]]></Node>
<StgValue><ssdm name="p_load81"/></StgValue>
</operation>

<operation id="1265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:56 %p_load79 = load i24 %empty_73

]]></Node>
<StgValue><ssdm name="p_load79"/></StgValue>
</operation>

<operation id="1266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:57 %p_load77 = load i24 %empty_74

]]></Node>
<StgValue><ssdm name="p_load77"/></StgValue>
</operation>

<operation id="1267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:58 %p_load75 = load i24 %empty_75

]]></Node>
<StgValue><ssdm name="p_load75"/></StgValue>
</operation>

<operation id="1268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:59 %p_load73 = load i24 %empty_76

]]></Node>
<StgValue><ssdm name="p_load73"/></StgValue>
</operation>

<operation id="1269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:60 %p_load71 = load i24 %empty_77

]]></Node>
<StgValue><ssdm name="p_load71"/></StgValue>
</operation>

<operation id="1270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:61 %p_load69 = load i24 %empty_78

]]></Node>
<StgValue><ssdm name="p_load69"/></StgValue>
</operation>

<operation id="1271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:62 %p_load67 = load i24 %empty_79

]]></Node>
<StgValue><ssdm name="p_load67"/></StgValue>
</operation>

<operation id="1272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_write_row.exitStub:63 %p_load65 = load i24 %empty_80

]]></Node>
<StgValue><ssdm name="p_load65"/></StgValue>
</operation>

<operation id="1273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:64 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load65

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:65 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out1, i24 %p_load67

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:66 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out2, i24 %p_load69

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:67 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out3, i24 %p_load71

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:68 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out4, i24 %p_load73

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:69 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out5, i24 %p_load75

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:70 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out6, i24 %p_load77

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:71 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out7, i24 %p_load79

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:72 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out8, i24 %p_load81

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:73 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out9, i24 %p_load83

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:74 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out10, i24 %p_load85

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:75 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out11, i24 %p_load87

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:76 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out12, i24 %p_load89

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:77 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out13, i24 %p_load91

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:78 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out14, i24 %p_load93

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:79 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out15, i24 %p_load95

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:80 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out16, i24 %p_load97

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:81 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out17, i24 %p_load99

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:82 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out18, i24 %p_load101

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:83 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out19, i24 %p_load103

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:84 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out20, i24 %p_load105

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:85 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out21, i24 %p_load107

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:86 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out22, i24 %p_load109

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:87 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out23, i24 %p_load111

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:88 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out24, i24 %p_load113

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:89 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out25, i24 %p_load115

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:90 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out26, i24 %p_load117

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:91 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out27, i24 %p_load119

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:92 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out28, i24 %p_load121

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:93 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out29, i24 %p_load123

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:94 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out30, i24 %p_load125

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:95 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out31, i24 %p_load127

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:96 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out32, i24 %p_load129

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:97 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out33, i24 %p_load131

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:98 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out34, i24 %p_load133

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:99 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out35, i24 %p_load135

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:100 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out36, i24 %p_load137

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:101 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out37, i24 %p_load139

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:102 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out38, i24 %p_load141

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:103 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out39, i24 %p_load143

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:104 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out40, i24 %p_load145

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:105 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out41, i24 %p_load147

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:106 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out42, i24 %p_load149

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:107 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out43, i24 %p_load151

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:108 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out44, i24 %p_load153

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:109 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out45, i24 %p_load155

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:110 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out46, i24 %p_load157

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:111 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out47, i24 %p_load159

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:112 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out48, i24 %p_load161

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:113 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out49, i24 %p_load163

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:114 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out50, i24 %p_load165

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:115 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out51, i24 %p_load167

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:116 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out52, i24 %p_load169

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:117 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out53, i24 %p_load171

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:118 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out54, i24 %p_load173

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:119 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out55, i24 %p_load175

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:120 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out56, i24 %p_load177

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:121 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out57, i24 %p_load179

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:122 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out58, i24 %p_load181

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:123 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out59, i24 %p_load183

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:124 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out60, i24 %p_load185

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:125 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out61, i24 %p_load187

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:126 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out62, i24 %p_load189

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_row.exitStub:127 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out63, i24 %p_load191

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0">
<![CDATA[
phase2_write_row.exitStub:128 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:0 %p_load190 = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load190"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:1 %p_load188 = load i24 %empty_18

]]></Node>
<StgValue><ssdm name="p_load188"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:2 %p_load186 = load i24 %empty_19

]]></Node>
<StgValue><ssdm name="p_load186"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:3 %p_load184 = load i24 %empty_20

]]></Node>
<StgValue><ssdm name="p_load184"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:4 %p_load182 = load i24 %empty_21

]]></Node>
<StgValue><ssdm name="p_load182"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:5 %p_load180 = load i24 %empty_22

]]></Node>
<StgValue><ssdm name="p_load180"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:6 %p_load178 = load i24 %empty_23

]]></Node>
<StgValue><ssdm name="p_load178"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:7 %p_load176 = load i24 %empty_24

]]></Node>
<StgValue><ssdm name="p_load176"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:71 %tmp_528 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 2

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:72 %zext_ln60_2 = zext i12 %tmp_528

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:73 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:74 %tmp_529 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 3

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:75 %zext_ln60_3 = zext i12 %tmp_529

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:76 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:115 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:116 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:131 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:132 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:147 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:148 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:164 %sext_ln60 = sext i24 %p_load190

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:165 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:166 %sext_ln60_1 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load

]]></Node>
<StgValue><ssdm name="sext_ln60_1"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:167 %add_ln60 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load, i24 %p_load190

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:168 %add_ln60_1 = add i25 %sext_ln60_1, i25 %sext_ln60

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:169 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:170 %tmp_525 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60, i32 23

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:171 %xor_ln60 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:172 %and_ln60 = and i1 %tmp_525, i1 %xor_ln60

]]></Node>
<StgValue><ssdm name="and_ln60"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:173 %xor_ln60_1 = xor i1 %tmp, i1 %tmp_525

]]></Node>
<StgValue><ssdm name="xor_ln60_1"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:174 %select_ln60 = select i1 %and_ln60, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:175 %select_ln60_1 = select i1 %xor_ln60_1, i24 %select_ln60, i24 %add_ln60

]]></Node>
<StgValue><ssdm name="select_ln60_1"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:176 %sext_ln60_2 = sext i24 %p_load188

]]></Node>
<StgValue><ssdm name="sext_ln60_2"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:177 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:178 %sext_ln60_3 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load

]]></Node>
<StgValue><ssdm name="sext_ln60_3"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:179 %add_ln60_2 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load, i24 %p_load188

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:180 %add_ln60_3 = add i25 %sext_ln60_3, i25 %sext_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:181 %tmp_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_3, i32 24

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:182 %tmp_542 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:183 %xor_ln60_2 = xor i1 %tmp_526, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_2"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:184 %and_ln60_1 = and i1 %tmp_542, i1 %xor_ln60_2

]]></Node>
<StgValue><ssdm name="and_ln60_1"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:185 %xor_ln60_3 = xor i1 %tmp_526, i1 %tmp_542

]]></Node>
<StgValue><ssdm name="xor_ln60_3"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:186 %select_ln60_2 = select i1 %and_ln60_1, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_2"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:187 %select_ln60_3 = select i1 %xor_ln60_3, i24 %select_ln60_2, i24 %add_ln60_2

]]></Node>
<StgValue><ssdm name="select_ln60_3"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:188 %sext_ln60_4 = sext i24 %p_load186

]]></Node>
<StgValue><ssdm name="sext_ln60_4"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:189 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:190 %sext_ln60_5 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load

]]></Node>
<StgValue><ssdm name="sext_ln60_5"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:191 %add_ln60_4 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load, i24 %p_load186

]]></Node>
<StgValue><ssdm name="add_ln60_4"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:192 %add_ln60_5 = add i25 %sext_ln60_5, i25 %sext_ln60_4

]]></Node>
<StgValue><ssdm name="add_ln60_5"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:193 %tmp_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_5, i32 24

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:194 %tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:195 %xor_ln60_4 = xor i1 %tmp_543, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_4"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:196 %and_ln60_2 = and i1 %tmp_544, i1 %xor_ln60_4

]]></Node>
<StgValue><ssdm name="and_ln60_2"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:197 %xor_ln60_5 = xor i1 %tmp_543, i1 %tmp_544

]]></Node>
<StgValue><ssdm name="xor_ln60_5"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:198 %select_ln60_4 = select i1 %and_ln60_2, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_4"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:199 %select_ln60_5 = select i1 %xor_ln60_5, i24 %select_ln60_4, i24 %add_ln60_4

]]></Node>
<StgValue><ssdm name="select_ln60_5"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:200 %sext_ln60_6 = sext i24 %p_load184

]]></Node>
<StgValue><ssdm name="sext_ln60_6"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:201 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:202 %sext_ln60_7 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load

]]></Node>
<StgValue><ssdm name="sext_ln60_7"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:203 %add_ln60_6 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load, i24 %p_load184

]]></Node>
<StgValue><ssdm name="add_ln60_6"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:204 %add_ln60_7 = add i25 %sext_ln60_7, i25 %sext_ln60_6

]]></Node>
<StgValue><ssdm name="add_ln60_7"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:205 %tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_7, i32 24

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:206 %tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_6, i32 23

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:207 %xor_ln60_6 = xor i1 %tmp_545, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_6"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:208 %and_ln60_3 = and i1 %tmp_546, i1 %xor_ln60_6

]]></Node>
<StgValue><ssdm name="and_ln60_3"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:209 %xor_ln60_7 = xor i1 %tmp_545, i1 %tmp_546

]]></Node>
<StgValue><ssdm name="xor_ln60_7"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:210 %select_ln60_6 = select i1 %and_ln60_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_6"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:211 %select_ln60_7 = select i1 %xor_ln60_7, i24 %select_ln60_6, i24 %add_ln60_6

]]></Node>
<StgValue><ssdm name="select_ln60_7"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:212 %sext_ln60_8 = sext i24 %p_load182

]]></Node>
<StgValue><ssdm name="sext_ln60_8"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:213 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:214 %sext_ln60_9 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1

]]></Node>
<StgValue><ssdm name="sext_ln60_9"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:215 %add_ln60_8 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1, i24 %p_load182

]]></Node>
<StgValue><ssdm name="add_ln60_8"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:216 %add_ln60_9 = add i25 %sext_ln60_9, i25 %sext_ln60_8

]]></Node>
<StgValue><ssdm name="add_ln60_9"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:217 %tmp_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:218 %tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:219 %xor_ln60_8 = xor i1 %tmp_547, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_8"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:220 %and_ln60_4 = and i1 %tmp_548, i1 %xor_ln60_8

]]></Node>
<StgValue><ssdm name="and_ln60_4"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:221 %xor_ln60_9 = xor i1 %tmp_547, i1 %tmp_548

]]></Node>
<StgValue><ssdm name="xor_ln60_9"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:222 %select_ln60_8 = select i1 %and_ln60_4, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_8"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:223 %select_ln60_9 = select i1 %xor_ln60_9, i24 %select_ln60_8, i24 %add_ln60_8

]]></Node>
<StgValue><ssdm name="select_ln60_9"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:224 %sext_ln60_10 = sext i24 %p_load180

]]></Node>
<StgValue><ssdm name="sext_ln60_10"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:225 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:226 %sext_ln60_11 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1

]]></Node>
<StgValue><ssdm name="sext_ln60_11"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:227 %add_ln60_10 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1, i24 %p_load180

]]></Node>
<StgValue><ssdm name="add_ln60_10"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:228 %add_ln60_11 = add i25 %sext_ln60_11, i25 %sext_ln60_10

]]></Node>
<StgValue><ssdm name="add_ln60_11"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:229 %tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_11, i32 24

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:230 %tmp_550 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_10, i32 23

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:231 %xor_ln60_10 = xor i1 %tmp_549, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_10"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:232 %and_ln60_5 = and i1 %tmp_550, i1 %xor_ln60_10

]]></Node>
<StgValue><ssdm name="and_ln60_5"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:233 %xor_ln60_11 = xor i1 %tmp_549, i1 %tmp_550

]]></Node>
<StgValue><ssdm name="xor_ln60_11"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:234 %select_ln60_10 = select i1 %and_ln60_5, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_10"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:235 %select_ln60_11 = select i1 %xor_ln60_11, i24 %select_ln60_10, i24 %add_ln60_10

]]></Node>
<StgValue><ssdm name="select_ln60_11"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:236 %sext_ln60_12 = sext i24 %p_load178

]]></Node>
<StgValue><ssdm name="sext_ln60_12"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:237 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:238 %sext_ln60_13 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln60_13"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:239 %add_ln60_12 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1, i24 %p_load178

]]></Node>
<StgValue><ssdm name="add_ln60_12"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:240 %add_ln60_13 = add i25 %sext_ln60_13, i25 %sext_ln60_12

]]></Node>
<StgValue><ssdm name="add_ln60_13"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:241 %tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_13, i32 24

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:242 %tmp_552 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_12, i32 23

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:243 %xor_ln60_12 = xor i1 %tmp_551, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_12"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:244 %and_ln60_6 = and i1 %tmp_552, i1 %xor_ln60_12

]]></Node>
<StgValue><ssdm name="and_ln60_6"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:245 %xor_ln60_13 = xor i1 %tmp_551, i1 %tmp_552

]]></Node>
<StgValue><ssdm name="xor_ln60_13"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:246 %select_ln60_12 = select i1 %and_ln60_6, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_12"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:247 %select_ln60_13 = select i1 %xor_ln60_13, i24 %select_ln60_12, i24 %add_ln60_12

]]></Node>
<StgValue><ssdm name="select_ln60_13"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:248 %sext_ln60_14 = sext i24 %p_load176

]]></Node>
<StgValue><ssdm name="sext_ln60_14"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:249 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:250 %sext_ln60_15 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1

]]></Node>
<StgValue><ssdm name="sext_ln60_15"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:251 %add_ln60_14 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1, i24 %p_load176

]]></Node>
<StgValue><ssdm name="add_ln60_14"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:252 %add_ln60_15 = add i25 %sext_ln60_15, i25 %sext_ln60_14

]]></Node>
<StgValue><ssdm name="add_ln60_15"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:253 %tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_15, i32 24

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:254 %tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_14, i32 23

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:255 %xor_ln60_14 = xor i1 %tmp_553, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_14"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:256 %and_ln60_7 = and i1 %tmp_554, i1 %xor_ln60_14

]]></Node>
<StgValue><ssdm name="and_ln60_7"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:257 %xor_ln60_15 = xor i1 %tmp_553, i1 %tmp_554

]]></Node>
<StgValue><ssdm name="xor_ln60_15"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:258 %select_ln60_14 = select i1 %and_ln60_7, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_14"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:259 %select_ln60_15 = select i1 %xor_ln60_15, i24 %select_ln60_14, i24 %add_ln60_14

]]></Node>
<StgValue><ssdm name="select_ln60_15"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:261 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:273 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:285 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:297 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:309 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:321 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:333 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:345 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:989 %store_ln60 = store i24 %select_ln60_15, i24 %empty_24

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:990 %store_ln60 = store i24 %select_ln60_13, i24 %empty_23

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:991 %store_ln60 = store i24 %select_ln60_11, i24 %empty_22

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:992 %store_ln60 = store i24 %select_ln60_9, i24 %empty_21

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:993 %store_ln60 = store i24 %select_ln60_7, i24 %empty_20

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:994 %store_ln60 = store i24 %select_ln60_5, i24 %empty_19

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:995 %store_ln60 = store i24 %select_ln60_3, i24 %empty_18

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:996 %store_ln60 = store i24 %select_ln60_1, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:8 %p_load174 = load i24 %empty_25

]]></Node>
<StgValue><ssdm name="p_load174"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:9 %p_load172 = load i24 %empty_26

]]></Node>
<StgValue><ssdm name="p_load172"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:10 %p_load170 = load i24 %empty_27

]]></Node>
<StgValue><ssdm name="p_load170"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:11 %p_load168 = load i24 %empty_28

]]></Node>
<StgValue><ssdm name="p_load168"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:12 %p_load166 = load i24 %empty_29

]]></Node>
<StgValue><ssdm name="p_load166"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:13 %p_load164 = load i24 %empty_30

]]></Node>
<StgValue><ssdm name="p_load164"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:14 %p_load162 = load i24 %empty_31

]]></Node>
<StgValue><ssdm name="p_load162"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:15 %p_load160 = load i24 %empty_32

]]></Node>
<StgValue><ssdm name="p_load160"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:77 %tmp_530 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 4

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:78 %zext_ln60_4 = zext i12 %tmp_530

]]></Node>
<StgValue><ssdm name="zext_ln60_4"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:79 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:80 %tmp_531 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 5

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:81 %zext_ln60_5 = zext i12 %tmp_531

]]></Node>
<StgValue><ssdm name="zext_ln60_5"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:82 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:117 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:118 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:133 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:134 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:149 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:150 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:260 %sext_ln60_16 = sext i24 %p_load174

]]></Node>
<StgValue><ssdm name="sext_ln60_16"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:261 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:262 %sext_ln60_17 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2

]]></Node>
<StgValue><ssdm name="sext_ln60_17"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:263 %add_ln60_16 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2, i24 %p_load174

]]></Node>
<StgValue><ssdm name="add_ln60_16"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:264 %add_ln60_17 = add i25 %sext_ln60_17, i25 %sext_ln60_16

]]></Node>
<StgValue><ssdm name="add_ln60_17"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:265 %tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_17, i32 24

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:266 %tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:267 %xor_ln60_16 = xor i1 %tmp_555, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_16"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:268 %and_ln60_8 = and i1 %tmp_556, i1 %xor_ln60_16

]]></Node>
<StgValue><ssdm name="and_ln60_8"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:269 %xor_ln60_17 = xor i1 %tmp_555, i1 %tmp_556

]]></Node>
<StgValue><ssdm name="xor_ln60_17"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:270 %select_ln60_16 = select i1 %and_ln60_8, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_16"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:271 %select_ln60_17 = select i1 %xor_ln60_17, i24 %select_ln60_16, i24 %add_ln60_16

]]></Node>
<StgValue><ssdm name="select_ln60_17"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:272 %sext_ln60_18 = sext i24 %p_load172

]]></Node>
<StgValue><ssdm name="sext_ln60_18"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:273 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:274 %sext_ln60_19 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2

]]></Node>
<StgValue><ssdm name="sext_ln60_19"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:275 %add_ln60_18 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2, i24 %p_load172

]]></Node>
<StgValue><ssdm name="add_ln60_18"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:276 %add_ln60_19 = add i25 %sext_ln60_19, i25 %sext_ln60_18

]]></Node>
<StgValue><ssdm name="add_ln60_19"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:277 %tmp_557 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_19, i32 24

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:278 %tmp_558 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_18, i32 23

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:279 %xor_ln60_18 = xor i1 %tmp_557, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_18"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:280 %and_ln60_9 = and i1 %tmp_558, i1 %xor_ln60_18

]]></Node>
<StgValue><ssdm name="and_ln60_9"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:281 %xor_ln60_19 = xor i1 %tmp_557, i1 %tmp_558

]]></Node>
<StgValue><ssdm name="xor_ln60_19"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:282 %select_ln60_18 = select i1 %and_ln60_9, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_18"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:283 %select_ln60_19 = select i1 %xor_ln60_19, i24 %select_ln60_18, i24 %add_ln60_18

]]></Node>
<StgValue><ssdm name="select_ln60_19"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:284 %sext_ln60_20 = sext i24 %p_load170

]]></Node>
<StgValue><ssdm name="sext_ln60_20"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:285 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:286 %sext_ln60_21 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2

]]></Node>
<StgValue><ssdm name="sext_ln60_21"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:287 %add_ln60_20 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2, i24 %p_load170

]]></Node>
<StgValue><ssdm name="add_ln60_20"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:288 %add_ln60_21 = add i25 %sext_ln60_21, i25 %sext_ln60_20

]]></Node>
<StgValue><ssdm name="add_ln60_21"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:289 %tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_21, i32 24

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:290 %tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_20, i32 23

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:291 %xor_ln60_20 = xor i1 %tmp_559, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_20"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:292 %and_ln60_10 = and i1 %tmp_560, i1 %xor_ln60_20

]]></Node>
<StgValue><ssdm name="and_ln60_10"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:293 %xor_ln60_21 = xor i1 %tmp_559, i1 %tmp_560

]]></Node>
<StgValue><ssdm name="xor_ln60_21"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:294 %select_ln60_20 = select i1 %and_ln60_10, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_20"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:295 %select_ln60_21 = select i1 %xor_ln60_21, i24 %select_ln60_20, i24 %add_ln60_20

]]></Node>
<StgValue><ssdm name="select_ln60_21"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:296 %sext_ln60_22 = sext i24 %p_load168

]]></Node>
<StgValue><ssdm name="sext_ln60_22"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:297 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:298 %sext_ln60_23 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2

]]></Node>
<StgValue><ssdm name="sext_ln60_23"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:299 %add_ln60_22 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2, i24 %p_load168

]]></Node>
<StgValue><ssdm name="add_ln60_22"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:300 %add_ln60_23 = add i25 %sext_ln60_23, i25 %sext_ln60_22

]]></Node>
<StgValue><ssdm name="add_ln60_23"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:301 %tmp_561 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_23, i32 24

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:302 %tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:303 %xor_ln60_22 = xor i1 %tmp_561, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_22"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:304 %and_ln60_11 = and i1 %tmp_562, i1 %xor_ln60_22

]]></Node>
<StgValue><ssdm name="and_ln60_11"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:305 %xor_ln60_23 = xor i1 %tmp_561, i1 %tmp_562

]]></Node>
<StgValue><ssdm name="xor_ln60_23"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:306 %select_ln60_22 = select i1 %and_ln60_11, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_22"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:307 %select_ln60_23 = select i1 %xor_ln60_23, i24 %select_ln60_22, i24 %add_ln60_22

]]></Node>
<StgValue><ssdm name="select_ln60_23"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:308 %sext_ln60_24 = sext i24 %p_load166

]]></Node>
<StgValue><ssdm name="sext_ln60_24"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:309 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:310 %sext_ln60_25 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3

]]></Node>
<StgValue><ssdm name="sext_ln60_25"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:311 %add_ln60_24 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3, i24 %p_load166

]]></Node>
<StgValue><ssdm name="add_ln60_24"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:312 %add_ln60_25 = add i25 %sext_ln60_25, i25 %sext_ln60_24

]]></Node>
<StgValue><ssdm name="add_ln60_25"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:313 %tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_25, i32 24

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:314 %tmp_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_24, i32 23

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:315 %xor_ln60_24 = xor i1 %tmp_563, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_24"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:316 %and_ln60_12 = and i1 %tmp_564, i1 %xor_ln60_24

]]></Node>
<StgValue><ssdm name="and_ln60_12"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:317 %xor_ln60_25 = xor i1 %tmp_563, i1 %tmp_564

]]></Node>
<StgValue><ssdm name="xor_ln60_25"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:318 %select_ln60_24 = select i1 %and_ln60_12, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_24"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:319 %select_ln60_25 = select i1 %xor_ln60_25, i24 %select_ln60_24, i24 %add_ln60_24

]]></Node>
<StgValue><ssdm name="select_ln60_25"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:320 %sext_ln60_26 = sext i24 %p_load164

]]></Node>
<StgValue><ssdm name="sext_ln60_26"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:321 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:322 %sext_ln60_27 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3

]]></Node>
<StgValue><ssdm name="sext_ln60_27"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:323 %add_ln60_26 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3, i24 %p_load164

]]></Node>
<StgValue><ssdm name="add_ln60_26"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:324 %add_ln60_27 = add i25 %sext_ln60_27, i25 %sext_ln60_26

]]></Node>
<StgValue><ssdm name="add_ln60_27"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:325 %tmp_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_27, i32 24

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:326 %tmp_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_26, i32 23

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:327 %xor_ln60_26 = xor i1 %tmp_565, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_26"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:328 %and_ln60_13 = and i1 %tmp_566, i1 %xor_ln60_26

]]></Node>
<StgValue><ssdm name="and_ln60_13"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:329 %xor_ln60_27 = xor i1 %tmp_565, i1 %tmp_566

]]></Node>
<StgValue><ssdm name="xor_ln60_27"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:330 %select_ln60_26 = select i1 %and_ln60_13, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_26"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:331 %select_ln60_27 = select i1 %xor_ln60_27, i24 %select_ln60_26, i24 %add_ln60_26

]]></Node>
<StgValue><ssdm name="select_ln60_27"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:332 %sext_ln60_28 = sext i24 %p_load162

]]></Node>
<StgValue><ssdm name="sext_ln60_28"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:333 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:334 %sext_ln60_29 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3

]]></Node>
<StgValue><ssdm name="sext_ln60_29"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:335 %add_ln60_28 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3, i24 %p_load162

]]></Node>
<StgValue><ssdm name="add_ln60_28"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:336 %add_ln60_29 = add i25 %sext_ln60_29, i25 %sext_ln60_28

]]></Node>
<StgValue><ssdm name="add_ln60_29"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:337 %tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_29, i32 24

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:338 %tmp_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_28, i32 23

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:339 %xor_ln60_28 = xor i1 %tmp_567, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_28"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:340 %and_ln60_14 = and i1 %tmp_568, i1 %xor_ln60_28

]]></Node>
<StgValue><ssdm name="and_ln60_14"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:341 %xor_ln60_29 = xor i1 %tmp_567, i1 %tmp_568

]]></Node>
<StgValue><ssdm name="xor_ln60_29"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:342 %select_ln60_28 = select i1 %and_ln60_14, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_28"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:343 %select_ln60_29 = select i1 %xor_ln60_29, i24 %select_ln60_28, i24 %add_ln60_28

]]></Node>
<StgValue><ssdm name="select_ln60_29"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:344 %sext_ln60_30 = sext i24 %p_load160

]]></Node>
<StgValue><ssdm name="sext_ln60_30"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:345 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:346 %sext_ln60_31 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3

]]></Node>
<StgValue><ssdm name="sext_ln60_31"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:347 %add_ln60_30 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3, i24 %p_load160

]]></Node>
<StgValue><ssdm name="add_ln60_30"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:348 %add_ln60_31 = add i25 %sext_ln60_31, i25 %sext_ln60_30

]]></Node>
<StgValue><ssdm name="add_ln60_31"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:349 %tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_31, i32 24

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:350 %tmp_570 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_30, i32 23

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:351 %xor_ln60_30 = xor i1 %tmp_569, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_30"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:352 %and_ln60_15 = and i1 %tmp_570, i1 %xor_ln60_30

]]></Node>
<StgValue><ssdm name="and_ln60_15"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:353 %xor_ln60_31 = xor i1 %tmp_569, i1 %tmp_570

]]></Node>
<StgValue><ssdm name="xor_ln60_31"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:354 %select_ln60_30 = select i1 %and_ln60_15, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_30"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:355 %select_ln60_31 = select i1 %xor_ln60_31, i24 %select_ln60_30, i24 %add_ln60_30

]]></Node>
<StgValue><ssdm name="select_ln60_31"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:357 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:369 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:381 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:393 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:405 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:417 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:429 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:441 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:981 %store_ln60 = store i24 %select_ln60_31, i24 %empty_32

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:982 %store_ln60 = store i24 %select_ln60_29, i24 %empty_31

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:983 %store_ln60 = store i24 %select_ln60_27, i24 %empty_30

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:984 %store_ln60 = store i24 %select_ln60_25, i24 %empty_29

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:985 %store_ln60 = store i24 %select_ln60_23, i24 %empty_28

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:986 %store_ln60 = store i24 %select_ln60_21, i24 %empty_27

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:987 %store_ln60 = store i24 %select_ln60_19, i24 %empty_26

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:988 %store_ln60 = store i24 %select_ln60_17, i24 %empty_25

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:16 %p_load158 = load i24 %empty_33

]]></Node>
<StgValue><ssdm name="p_load158"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:17 %p_load156 = load i24 %empty_34

]]></Node>
<StgValue><ssdm name="p_load156"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:18 %p_load154 = load i24 %empty_35

]]></Node>
<StgValue><ssdm name="p_load154"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:19 %p_load152 = load i24 %empty_36

]]></Node>
<StgValue><ssdm name="p_load152"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:20 %p_load150 = load i24 %empty_37

]]></Node>
<StgValue><ssdm name="p_load150"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:21 %p_load148 = load i24 %empty_38

]]></Node>
<StgValue><ssdm name="p_load148"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:22 %p_load146 = load i24 %empty_39

]]></Node>
<StgValue><ssdm name="p_load146"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:23 %p_load144 = load i24 %empty_40

]]></Node>
<StgValue><ssdm name="p_load144"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:83 %tmp_532 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 6

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:84 %zext_ln60_6 = zext i12 %tmp_532

]]></Node>
<StgValue><ssdm name="zext_ln60_6"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:85 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:86 %tmp_533 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 7

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:87 %zext_ln60_7 = zext i12 %tmp_533

]]></Node>
<StgValue><ssdm name="zext_ln60_7"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:88 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:119 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:120 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:135 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:136 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:151 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:152 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:356 %sext_ln60_32 = sext i24 %p_load158

]]></Node>
<StgValue><ssdm name="sext_ln60_32"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:357 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:358 %sext_ln60_33 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4

]]></Node>
<StgValue><ssdm name="sext_ln60_33"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:359 %add_ln60_32 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4, i24 %p_load158

]]></Node>
<StgValue><ssdm name="add_ln60_32"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:360 %add_ln60_33 = add i25 %sext_ln60_33, i25 %sext_ln60_32

]]></Node>
<StgValue><ssdm name="add_ln60_33"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:361 %tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_33, i32 24

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:362 %tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_32, i32 23

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:363 %xor_ln60_32 = xor i1 %tmp_571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_32"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:364 %and_ln60_16 = and i1 %tmp_572, i1 %xor_ln60_32

]]></Node>
<StgValue><ssdm name="and_ln60_16"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:365 %xor_ln60_33 = xor i1 %tmp_571, i1 %tmp_572

]]></Node>
<StgValue><ssdm name="xor_ln60_33"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:366 %select_ln60_32 = select i1 %and_ln60_16, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_32"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:367 %select_ln60_33 = select i1 %xor_ln60_33, i24 %select_ln60_32, i24 %add_ln60_32

]]></Node>
<StgValue><ssdm name="select_ln60_33"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:368 %sext_ln60_34 = sext i24 %p_load156

]]></Node>
<StgValue><ssdm name="sext_ln60_34"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:369 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:370 %sext_ln60_35 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4

]]></Node>
<StgValue><ssdm name="sext_ln60_35"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:371 %add_ln60_34 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4, i24 %p_load156

]]></Node>
<StgValue><ssdm name="add_ln60_34"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:372 %add_ln60_35 = add i25 %sext_ln60_35, i25 %sext_ln60_34

]]></Node>
<StgValue><ssdm name="add_ln60_35"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:373 %tmp_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_35, i32 24

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:374 %tmp_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_34, i32 23

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:375 %xor_ln60_34 = xor i1 %tmp_573, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_34"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:376 %and_ln60_17 = and i1 %tmp_574, i1 %xor_ln60_34

]]></Node>
<StgValue><ssdm name="and_ln60_17"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:377 %xor_ln60_35 = xor i1 %tmp_573, i1 %tmp_574

]]></Node>
<StgValue><ssdm name="xor_ln60_35"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:378 %select_ln60_34 = select i1 %and_ln60_17, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_34"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:379 %select_ln60_35 = select i1 %xor_ln60_35, i24 %select_ln60_34, i24 %add_ln60_34

]]></Node>
<StgValue><ssdm name="select_ln60_35"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:380 %sext_ln60_36 = sext i24 %p_load154

]]></Node>
<StgValue><ssdm name="sext_ln60_36"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:381 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:382 %sext_ln60_37 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4

]]></Node>
<StgValue><ssdm name="sext_ln60_37"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:383 %add_ln60_36 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4, i24 %p_load154

]]></Node>
<StgValue><ssdm name="add_ln60_36"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:384 %add_ln60_37 = add i25 %sext_ln60_37, i25 %sext_ln60_36

]]></Node>
<StgValue><ssdm name="add_ln60_37"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:385 %tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_37, i32 24

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:386 %tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_36, i32 23

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:387 %xor_ln60_36 = xor i1 %tmp_575, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_36"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:388 %and_ln60_18 = and i1 %tmp_576, i1 %xor_ln60_36

]]></Node>
<StgValue><ssdm name="and_ln60_18"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:389 %xor_ln60_37 = xor i1 %tmp_575, i1 %tmp_576

]]></Node>
<StgValue><ssdm name="xor_ln60_37"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:390 %select_ln60_36 = select i1 %and_ln60_18, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_36"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:391 %select_ln60_37 = select i1 %xor_ln60_37, i24 %select_ln60_36, i24 %add_ln60_36

]]></Node>
<StgValue><ssdm name="select_ln60_37"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:392 %sext_ln60_38 = sext i24 %p_load152

]]></Node>
<StgValue><ssdm name="sext_ln60_38"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:393 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:394 %sext_ln60_39 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4

]]></Node>
<StgValue><ssdm name="sext_ln60_39"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:395 %add_ln60_38 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4, i24 %p_load152

]]></Node>
<StgValue><ssdm name="add_ln60_38"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:396 %add_ln60_39 = add i25 %sext_ln60_39, i25 %sext_ln60_38

]]></Node>
<StgValue><ssdm name="add_ln60_39"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:397 %tmp_577 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_39, i32 24

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:398 %tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_38, i32 23

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:399 %xor_ln60_38 = xor i1 %tmp_577, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_38"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:400 %and_ln60_19 = and i1 %tmp_578, i1 %xor_ln60_38

]]></Node>
<StgValue><ssdm name="and_ln60_19"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:401 %xor_ln60_39 = xor i1 %tmp_577, i1 %tmp_578

]]></Node>
<StgValue><ssdm name="xor_ln60_39"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:402 %select_ln60_38 = select i1 %and_ln60_19, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_38"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:403 %select_ln60_39 = select i1 %xor_ln60_39, i24 %select_ln60_38, i24 %add_ln60_38

]]></Node>
<StgValue><ssdm name="select_ln60_39"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:404 %sext_ln60_40 = sext i24 %p_load150

]]></Node>
<StgValue><ssdm name="sext_ln60_40"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:405 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:406 %sext_ln60_41 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5

]]></Node>
<StgValue><ssdm name="sext_ln60_41"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:407 %add_ln60_40 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5, i24 %p_load150

]]></Node>
<StgValue><ssdm name="add_ln60_40"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:408 %add_ln60_41 = add i25 %sext_ln60_41, i25 %sext_ln60_40

]]></Node>
<StgValue><ssdm name="add_ln60_41"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:409 %tmp_579 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_41, i32 24

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:410 %tmp_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_40, i32 23

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:411 %xor_ln60_40 = xor i1 %tmp_579, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_40"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:412 %and_ln60_20 = and i1 %tmp_580, i1 %xor_ln60_40

]]></Node>
<StgValue><ssdm name="and_ln60_20"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:413 %xor_ln60_41 = xor i1 %tmp_579, i1 %tmp_580

]]></Node>
<StgValue><ssdm name="xor_ln60_41"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:414 %select_ln60_40 = select i1 %and_ln60_20, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_40"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:415 %select_ln60_41 = select i1 %xor_ln60_41, i24 %select_ln60_40, i24 %add_ln60_40

]]></Node>
<StgValue><ssdm name="select_ln60_41"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:416 %sext_ln60_42 = sext i24 %p_load148

]]></Node>
<StgValue><ssdm name="sext_ln60_42"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:417 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:418 %sext_ln60_43 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5

]]></Node>
<StgValue><ssdm name="sext_ln60_43"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:419 %add_ln60_42 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5, i24 %p_load148

]]></Node>
<StgValue><ssdm name="add_ln60_42"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:420 %add_ln60_43 = add i25 %sext_ln60_43, i25 %sext_ln60_42

]]></Node>
<StgValue><ssdm name="add_ln60_43"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:421 %tmp_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_43, i32 24

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:422 %tmp_582 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_42, i32 23

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:423 %xor_ln60_42 = xor i1 %tmp_581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_42"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:424 %and_ln60_21 = and i1 %tmp_582, i1 %xor_ln60_42

]]></Node>
<StgValue><ssdm name="and_ln60_21"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:425 %xor_ln60_43 = xor i1 %tmp_581, i1 %tmp_582

]]></Node>
<StgValue><ssdm name="xor_ln60_43"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:426 %select_ln60_42 = select i1 %and_ln60_21, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_42"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:427 %select_ln60_43 = select i1 %xor_ln60_43, i24 %select_ln60_42, i24 %add_ln60_42

]]></Node>
<StgValue><ssdm name="select_ln60_43"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:428 %sext_ln60_44 = sext i24 %p_load146

]]></Node>
<StgValue><ssdm name="sext_ln60_44"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:429 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:430 %sext_ln60_45 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5

]]></Node>
<StgValue><ssdm name="sext_ln60_45"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:431 %add_ln60_44 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5, i24 %p_load146

]]></Node>
<StgValue><ssdm name="add_ln60_44"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:432 %add_ln60_45 = add i25 %sext_ln60_45, i25 %sext_ln60_44

]]></Node>
<StgValue><ssdm name="add_ln60_45"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:433 %tmp_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_45, i32 24

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:434 %tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_44, i32 23

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:435 %xor_ln60_44 = xor i1 %tmp_583, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_44"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:436 %and_ln60_22 = and i1 %tmp_584, i1 %xor_ln60_44

]]></Node>
<StgValue><ssdm name="and_ln60_22"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:437 %xor_ln60_45 = xor i1 %tmp_583, i1 %tmp_584

]]></Node>
<StgValue><ssdm name="xor_ln60_45"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:438 %select_ln60_44 = select i1 %and_ln60_22, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_44"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:439 %select_ln60_45 = select i1 %xor_ln60_45, i24 %select_ln60_44, i24 %add_ln60_44

]]></Node>
<StgValue><ssdm name="select_ln60_45"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:440 %sext_ln60_46 = sext i24 %p_load144

]]></Node>
<StgValue><ssdm name="sext_ln60_46"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:441 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:442 %sext_ln60_47 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5

]]></Node>
<StgValue><ssdm name="sext_ln60_47"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:443 %add_ln60_46 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5, i24 %p_load144

]]></Node>
<StgValue><ssdm name="add_ln60_46"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:444 %add_ln60_47 = add i25 %sext_ln60_47, i25 %sext_ln60_46

]]></Node>
<StgValue><ssdm name="add_ln60_47"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:445 %tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_47, i32 24

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:446 %tmp_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_46, i32 23

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:447 %xor_ln60_46 = xor i1 %tmp_585, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_46"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:448 %and_ln60_23 = and i1 %tmp_586, i1 %xor_ln60_46

]]></Node>
<StgValue><ssdm name="and_ln60_23"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:449 %xor_ln60_47 = xor i1 %tmp_585, i1 %tmp_586

]]></Node>
<StgValue><ssdm name="xor_ln60_47"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:450 %select_ln60_46 = select i1 %and_ln60_23, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_46"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:451 %select_ln60_47 = select i1 %xor_ln60_47, i24 %select_ln60_46, i24 %add_ln60_46

]]></Node>
<StgValue><ssdm name="select_ln60_47"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:453 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:465 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:477 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:489 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:501 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:513 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:525 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:537 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:973 %store_ln60 = store i24 %select_ln60_47, i24 %empty_40

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:974 %store_ln60 = store i24 %select_ln60_45, i24 %empty_39

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:975 %store_ln60 = store i24 %select_ln60_43, i24 %empty_38

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:976 %store_ln60 = store i24 %select_ln60_41, i24 %empty_37

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:977 %store_ln60 = store i24 %select_ln60_39, i24 %empty_36

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:978 %store_ln60 = store i24 %select_ln60_37, i24 %empty_35

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:979 %store_ln60 = store i24 %select_ln60_35, i24 %empty_34

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:980 %store_ln60 = store i24 %select_ln60_33, i24 %empty_33

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:24 %p_load142 = load i24 %empty_41

]]></Node>
<StgValue><ssdm name="p_load142"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:25 %p_load140 = load i24 %empty_42

]]></Node>
<StgValue><ssdm name="p_load140"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:26 %p_load138 = load i24 %empty_43

]]></Node>
<StgValue><ssdm name="p_load138"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:27 %p_load136 = load i24 %empty_44

]]></Node>
<StgValue><ssdm name="p_load136"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:28 %p_load134 = load i24 %empty_45

]]></Node>
<StgValue><ssdm name="p_load134"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:29 %p_load132 = load i24 %empty_46

]]></Node>
<StgValue><ssdm name="p_load132"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:30 %p_load130 = load i24 %empty_47

]]></Node>
<StgValue><ssdm name="p_load130"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:31 %p_load128 = load i24 %empty_48

]]></Node>
<StgValue><ssdm name="p_load128"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:89 %tmp_534 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 8

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:90 %zext_ln60_8 = zext i12 %tmp_534

]]></Node>
<StgValue><ssdm name="zext_ln60_8"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:91 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:92 %tmp_535 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 9

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:93 %zext_ln60_9 = zext i12 %tmp_535

]]></Node>
<StgValue><ssdm name="zext_ln60_9"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:94 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:121 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:122 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:137 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:138 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:153 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:154 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:452 %sext_ln60_48 = sext i24 %p_load142

]]></Node>
<StgValue><ssdm name="sext_ln60_48"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:453 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:454 %sext_ln60_49 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6

]]></Node>
<StgValue><ssdm name="sext_ln60_49"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:455 %add_ln60_48 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6, i24 %p_load142

]]></Node>
<StgValue><ssdm name="add_ln60_48"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:456 %add_ln60_49 = add i25 %sext_ln60_49, i25 %sext_ln60_48

]]></Node>
<StgValue><ssdm name="add_ln60_49"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:457 %tmp_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_49, i32 24

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:458 %tmp_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_48, i32 23

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:459 %xor_ln60_48 = xor i1 %tmp_587, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_48"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:460 %and_ln60_24 = and i1 %tmp_588, i1 %xor_ln60_48

]]></Node>
<StgValue><ssdm name="and_ln60_24"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:461 %xor_ln60_49 = xor i1 %tmp_587, i1 %tmp_588

]]></Node>
<StgValue><ssdm name="xor_ln60_49"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:462 %select_ln60_48 = select i1 %and_ln60_24, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_48"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:463 %select_ln60_49 = select i1 %xor_ln60_49, i24 %select_ln60_48, i24 %add_ln60_48

]]></Node>
<StgValue><ssdm name="select_ln60_49"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:464 %sext_ln60_50 = sext i24 %p_load140

]]></Node>
<StgValue><ssdm name="sext_ln60_50"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:465 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:466 %sext_ln60_51 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6

]]></Node>
<StgValue><ssdm name="sext_ln60_51"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:467 %add_ln60_50 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6, i24 %p_load140

]]></Node>
<StgValue><ssdm name="add_ln60_50"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:468 %add_ln60_51 = add i25 %sext_ln60_51, i25 %sext_ln60_50

]]></Node>
<StgValue><ssdm name="add_ln60_51"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:469 %tmp_589 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_51, i32 24

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:470 %tmp_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_50, i32 23

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:471 %xor_ln60_50 = xor i1 %tmp_589, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_50"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:472 %and_ln60_25 = and i1 %tmp_590, i1 %xor_ln60_50

]]></Node>
<StgValue><ssdm name="and_ln60_25"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:473 %xor_ln60_51 = xor i1 %tmp_589, i1 %tmp_590

]]></Node>
<StgValue><ssdm name="xor_ln60_51"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:474 %select_ln60_50 = select i1 %and_ln60_25, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_50"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:475 %select_ln60_51 = select i1 %xor_ln60_51, i24 %select_ln60_50, i24 %add_ln60_50

]]></Node>
<StgValue><ssdm name="select_ln60_51"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:476 %sext_ln60_52 = sext i24 %p_load138

]]></Node>
<StgValue><ssdm name="sext_ln60_52"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:477 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:478 %sext_ln60_53 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6

]]></Node>
<StgValue><ssdm name="sext_ln60_53"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:479 %add_ln60_52 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6, i24 %p_load138

]]></Node>
<StgValue><ssdm name="add_ln60_52"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:480 %add_ln60_53 = add i25 %sext_ln60_53, i25 %sext_ln60_52

]]></Node>
<StgValue><ssdm name="add_ln60_53"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:481 %tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_53, i32 24

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:482 %tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_52, i32 23

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:483 %xor_ln60_52 = xor i1 %tmp_591, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_52"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:484 %and_ln60_26 = and i1 %tmp_592, i1 %xor_ln60_52

]]></Node>
<StgValue><ssdm name="and_ln60_26"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:485 %xor_ln60_53 = xor i1 %tmp_591, i1 %tmp_592

]]></Node>
<StgValue><ssdm name="xor_ln60_53"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:486 %select_ln60_52 = select i1 %and_ln60_26, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_52"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:487 %select_ln60_53 = select i1 %xor_ln60_53, i24 %select_ln60_52, i24 %add_ln60_52

]]></Node>
<StgValue><ssdm name="select_ln60_53"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:488 %sext_ln60_54 = sext i24 %p_load136

]]></Node>
<StgValue><ssdm name="sext_ln60_54"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:489 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:490 %sext_ln60_55 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6

]]></Node>
<StgValue><ssdm name="sext_ln60_55"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:491 %add_ln60_54 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6, i24 %p_load136

]]></Node>
<StgValue><ssdm name="add_ln60_54"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:492 %add_ln60_55 = add i25 %sext_ln60_55, i25 %sext_ln60_54

]]></Node>
<StgValue><ssdm name="add_ln60_55"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:493 %tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_55, i32 24

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:494 %tmp_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_54, i32 23

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:495 %xor_ln60_54 = xor i1 %tmp_593, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_54"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:496 %and_ln60_27 = and i1 %tmp_594, i1 %xor_ln60_54

]]></Node>
<StgValue><ssdm name="and_ln60_27"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:497 %xor_ln60_55 = xor i1 %tmp_593, i1 %tmp_594

]]></Node>
<StgValue><ssdm name="xor_ln60_55"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:498 %select_ln60_54 = select i1 %and_ln60_27, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_54"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:499 %select_ln60_55 = select i1 %xor_ln60_55, i24 %select_ln60_54, i24 %add_ln60_54

]]></Node>
<StgValue><ssdm name="select_ln60_55"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:500 %sext_ln60_56 = sext i24 %p_load134

]]></Node>
<StgValue><ssdm name="sext_ln60_56"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:501 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:502 %sext_ln60_57 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7

]]></Node>
<StgValue><ssdm name="sext_ln60_57"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:503 %add_ln60_56 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7, i24 %p_load134

]]></Node>
<StgValue><ssdm name="add_ln60_56"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:504 %add_ln60_57 = add i25 %sext_ln60_57, i25 %sext_ln60_56

]]></Node>
<StgValue><ssdm name="add_ln60_57"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:505 %tmp_595 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_57, i32 24

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:506 %tmp_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_56, i32 23

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:507 %xor_ln60_56 = xor i1 %tmp_595, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_56"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:508 %and_ln60_28 = and i1 %tmp_596, i1 %xor_ln60_56

]]></Node>
<StgValue><ssdm name="and_ln60_28"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:509 %xor_ln60_57 = xor i1 %tmp_595, i1 %tmp_596

]]></Node>
<StgValue><ssdm name="xor_ln60_57"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:510 %select_ln60_56 = select i1 %and_ln60_28, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_56"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:511 %select_ln60_57 = select i1 %xor_ln60_57, i24 %select_ln60_56, i24 %add_ln60_56

]]></Node>
<StgValue><ssdm name="select_ln60_57"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:512 %sext_ln60_58 = sext i24 %p_load132

]]></Node>
<StgValue><ssdm name="sext_ln60_58"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:513 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:514 %sext_ln60_59 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7

]]></Node>
<StgValue><ssdm name="sext_ln60_59"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:515 %add_ln60_58 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7, i24 %p_load132

]]></Node>
<StgValue><ssdm name="add_ln60_58"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:516 %add_ln60_59 = add i25 %sext_ln60_59, i25 %sext_ln60_58

]]></Node>
<StgValue><ssdm name="add_ln60_59"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:517 %tmp_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_59, i32 24

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:518 %tmp_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_58, i32 23

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:519 %xor_ln60_58 = xor i1 %tmp_597, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_58"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:520 %and_ln60_29 = and i1 %tmp_598, i1 %xor_ln60_58

]]></Node>
<StgValue><ssdm name="and_ln60_29"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:521 %xor_ln60_59 = xor i1 %tmp_597, i1 %tmp_598

]]></Node>
<StgValue><ssdm name="xor_ln60_59"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:522 %select_ln60_58 = select i1 %and_ln60_29, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_58"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:523 %select_ln60_59 = select i1 %xor_ln60_59, i24 %select_ln60_58, i24 %add_ln60_58

]]></Node>
<StgValue><ssdm name="select_ln60_59"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:524 %sext_ln60_60 = sext i24 %p_load130

]]></Node>
<StgValue><ssdm name="sext_ln60_60"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:525 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:526 %sext_ln60_61 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7

]]></Node>
<StgValue><ssdm name="sext_ln60_61"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:527 %add_ln60_60 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7, i24 %p_load130

]]></Node>
<StgValue><ssdm name="add_ln60_60"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:528 %add_ln60_61 = add i25 %sext_ln60_61, i25 %sext_ln60_60

]]></Node>
<StgValue><ssdm name="add_ln60_61"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:529 %tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_61, i32 24

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:530 %tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_60, i32 23

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:531 %xor_ln60_60 = xor i1 %tmp_599, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_60"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:532 %and_ln60_30 = and i1 %tmp_600, i1 %xor_ln60_60

]]></Node>
<StgValue><ssdm name="and_ln60_30"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:533 %xor_ln60_61 = xor i1 %tmp_599, i1 %tmp_600

]]></Node>
<StgValue><ssdm name="xor_ln60_61"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:534 %select_ln60_60 = select i1 %and_ln60_30, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_60"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:535 %select_ln60_61 = select i1 %xor_ln60_61, i24 %select_ln60_60, i24 %add_ln60_60

]]></Node>
<StgValue><ssdm name="select_ln60_61"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:536 %sext_ln60_62 = sext i24 %p_load128

]]></Node>
<StgValue><ssdm name="sext_ln60_62"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:537 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:538 %sext_ln60_63 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7

]]></Node>
<StgValue><ssdm name="sext_ln60_63"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:539 %add_ln60_62 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7, i24 %p_load128

]]></Node>
<StgValue><ssdm name="add_ln60_62"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:540 %add_ln60_63 = add i25 %sext_ln60_63, i25 %sext_ln60_62

]]></Node>
<StgValue><ssdm name="add_ln60_63"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:541 %tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_63, i32 24

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:542 %tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_62, i32 23

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:543 %xor_ln60_62 = xor i1 %tmp_601, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_62"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:544 %and_ln60_31 = and i1 %tmp_602, i1 %xor_ln60_62

]]></Node>
<StgValue><ssdm name="and_ln60_31"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:545 %xor_ln60_63 = xor i1 %tmp_601, i1 %tmp_602

]]></Node>
<StgValue><ssdm name="xor_ln60_63"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:546 %select_ln60_62 = select i1 %and_ln60_31, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_62"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:547 %select_ln60_63 = select i1 %xor_ln60_63, i24 %select_ln60_62, i24 %add_ln60_62

]]></Node>
<StgValue><ssdm name="select_ln60_63"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:549 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:561 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:573 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:585 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:597 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:609 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:621 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:633 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:965 %store_ln60 = store i24 %select_ln60_63, i24 %empty_48

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:966 %store_ln60 = store i24 %select_ln60_61, i24 %empty_47

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:967 %store_ln60 = store i24 %select_ln60_59, i24 %empty_46

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:968 %store_ln60 = store i24 %select_ln60_57, i24 %empty_45

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:969 %store_ln60 = store i24 %select_ln60_55, i24 %empty_44

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:970 %store_ln60 = store i24 %select_ln60_53, i24 %empty_43

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:971 %store_ln60 = store i24 %select_ln60_51, i24 %empty_42

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:972 %store_ln60 = store i24 %select_ln60_49, i24 %empty_41

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:32 %p_load126 = load i24 %empty_49

]]></Node>
<StgValue><ssdm name="p_load126"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:33 %p_load124 = load i24 %empty_50

]]></Node>
<StgValue><ssdm name="p_load124"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:34 %p_load122 = load i24 %empty_51

]]></Node>
<StgValue><ssdm name="p_load122"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:35 %p_load120 = load i24 %empty_52

]]></Node>
<StgValue><ssdm name="p_load120"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:36 %p_load118 = load i24 %empty_53

]]></Node>
<StgValue><ssdm name="p_load118"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:37 %p_load116 = load i24 %empty_54

]]></Node>
<StgValue><ssdm name="p_load116"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:38 %p_load114 = load i24 %empty_55

]]></Node>
<StgValue><ssdm name="p_load114"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:39 %p_load112 = load i24 %empty_56

]]></Node>
<StgValue><ssdm name="p_load112"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:95 %tmp_536 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 10

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:96 %zext_ln60_10 = zext i12 %tmp_536

]]></Node>
<StgValue><ssdm name="zext_ln60_10"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:97 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:98 %tmp_537 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 11

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:99 %zext_ln60_11 = zext i12 %tmp_537

]]></Node>
<StgValue><ssdm name="zext_ln60_11"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:100 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:123 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:124 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:139 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:140 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:155 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:156 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:548 %sext_ln60_64 = sext i24 %p_load126

]]></Node>
<StgValue><ssdm name="sext_ln60_64"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:549 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:550 %sext_ln60_65 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8

]]></Node>
<StgValue><ssdm name="sext_ln60_65"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:551 %add_ln60_64 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8, i24 %p_load126

]]></Node>
<StgValue><ssdm name="add_ln60_64"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:552 %add_ln60_65 = add i25 %sext_ln60_65, i25 %sext_ln60_64

]]></Node>
<StgValue><ssdm name="add_ln60_65"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:553 %tmp_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_65, i32 24

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:554 %tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_64, i32 23

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:555 %xor_ln60_64 = xor i1 %tmp_603, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_64"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:556 %and_ln60_32 = and i1 %tmp_604, i1 %xor_ln60_64

]]></Node>
<StgValue><ssdm name="and_ln60_32"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:557 %xor_ln60_65 = xor i1 %tmp_603, i1 %tmp_604

]]></Node>
<StgValue><ssdm name="xor_ln60_65"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:558 %select_ln60_64 = select i1 %and_ln60_32, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_64"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:559 %select_ln60_65 = select i1 %xor_ln60_65, i24 %select_ln60_64, i24 %add_ln60_64

]]></Node>
<StgValue><ssdm name="select_ln60_65"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:560 %sext_ln60_66 = sext i24 %p_load124

]]></Node>
<StgValue><ssdm name="sext_ln60_66"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:561 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:562 %sext_ln60_67 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8

]]></Node>
<StgValue><ssdm name="sext_ln60_67"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:563 %add_ln60_66 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8, i24 %p_load124

]]></Node>
<StgValue><ssdm name="add_ln60_66"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:564 %add_ln60_67 = add i25 %sext_ln60_67, i25 %sext_ln60_66

]]></Node>
<StgValue><ssdm name="add_ln60_67"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:565 %tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_67, i32 24

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:566 %tmp_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_66, i32 23

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:567 %xor_ln60_66 = xor i1 %tmp_605, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_66"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:568 %and_ln60_33 = and i1 %tmp_606, i1 %xor_ln60_66

]]></Node>
<StgValue><ssdm name="and_ln60_33"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:569 %xor_ln60_67 = xor i1 %tmp_605, i1 %tmp_606

]]></Node>
<StgValue><ssdm name="xor_ln60_67"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:570 %select_ln60_66 = select i1 %and_ln60_33, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_66"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:571 %select_ln60_67 = select i1 %xor_ln60_67, i24 %select_ln60_66, i24 %add_ln60_66

]]></Node>
<StgValue><ssdm name="select_ln60_67"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:572 %sext_ln60_68 = sext i24 %p_load122

]]></Node>
<StgValue><ssdm name="sext_ln60_68"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:573 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:574 %sext_ln60_69 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8

]]></Node>
<StgValue><ssdm name="sext_ln60_69"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:575 %add_ln60_68 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8, i24 %p_load122

]]></Node>
<StgValue><ssdm name="add_ln60_68"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:576 %add_ln60_69 = add i25 %sext_ln60_69, i25 %sext_ln60_68

]]></Node>
<StgValue><ssdm name="add_ln60_69"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:577 %tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_69, i32 24

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:578 %tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_68, i32 23

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:579 %xor_ln60_68 = xor i1 %tmp_607, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_68"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:580 %and_ln60_34 = and i1 %tmp_608, i1 %xor_ln60_68

]]></Node>
<StgValue><ssdm name="and_ln60_34"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:581 %xor_ln60_69 = xor i1 %tmp_607, i1 %tmp_608

]]></Node>
<StgValue><ssdm name="xor_ln60_69"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:582 %select_ln60_68 = select i1 %and_ln60_34, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_68"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:583 %select_ln60_69 = select i1 %xor_ln60_69, i24 %select_ln60_68, i24 %add_ln60_68

]]></Node>
<StgValue><ssdm name="select_ln60_69"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:584 %sext_ln60_70 = sext i24 %p_load120

]]></Node>
<StgValue><ssdm name="sext_ln60_70"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:585 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:586 %sext_ln60_71 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8

]]></Node>
<StgValue><ssdm name="sext_ln60_71"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:587 %add_ln60_70 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8, i24 %p_load120

]]></Node>
<StgValue><ssdm name="add_ln60_70"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:588 %add_ln60_71 = add i25 %sext_ln60_71, i25 %sext_ln60_70

]]></Node>
<StgValue><ssdm name="add_ln60_71"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:589 %tmp_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_71, i32 24

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:590 %tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_70, i32 23

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:591 %xor_ln60_70 = xor i1 %tmp_609, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_70"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:592 %and_ln60_35 = and i1 %tmp_610, i1 %xor_ln60_70

]]></Node>
<StgValue><ssdm name="and_ln60_35"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:593 %xor_ln60_71 = xor i1 %tmp_609, i1 %tmp_610

]]></Node>
<StgValue><ssdm name="xor_ln60_71"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:594 %select_ln60_70 = select i1 %and_ln60_35, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_70"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:595 %select_ln60_71 = select i1 %xor_ln60_71, i24 %select_ln60_70, i24 %add_ln60_70

]]></Node>
<StgValue><ssdm name="select_ln60_71"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:596 %sext_ln60_72 = sext i24 %p_load118

]]></Node>
<StgValue><ssdm name="sext_ln60_72"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:597 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:598 %sext_ln60_73 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9

]]></Node>
<StgValue><ssdm name="sext_ln60_73"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:599 %add_ln60_72 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9, i24 %p_load118

]]></Node>
<StgValue><ssdm name="add_ln60_72"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:600 %add_ln60_73 = add i25 %sext_ln60_73, i25 %sext_ln60_72

]]></Node>
<StgValue><ssdm name="add_ln60_73"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:601 %tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_73, i32 24

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:602 %tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_72, i32 23

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:603 %xor_ln60_72 = xor i1 %tmp_611, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_72"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:604 %and_ln60_36 = and i1 %tmp_612, i1 %xor_ln60_72

]]></Node>
<StgValue><ssdm name="and_ln60_36"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:605 %xor_ln60_73 = xor i1 %tmp_611, i1 %tmp_612

]]></Node>
<StgValue><ssdm name="xor_ln60_73"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:606 %select_ln60_72 = select i1 %and_ln60_36, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_72"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:607 %select_ln60_73 = select i1 %xor_ln60_73, i24 %select_ln60_72, i24 %add_ln60_72

]]></Node>
<StgValue><ssdm name="select_ln60_73"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:608 %sext_ln60_74 = sext i24 %p_load116

]]></Node>
<StgValue><ssdm name="sext_ln60_74"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:609 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:610 %sext_ln60_75 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9

]]></Node>
<StgValue><ssdm name="sext_ln60_75"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:611 %add_ln60_74 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9, i24 %p_load116

]]></Node>
<StgValue><ssdm name="add_ln60_74"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:612 %add_ln60_75 = add i25 %sext_ln60_75, i25 %sext_ln60_74

]]></Node>
<StgValue><ssdm name="add_ln60_75"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:613 %tmp_613 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_75, i32 24

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:614 %tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_74, i32 23

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:615 %xor_ln60_74 = xor i1 %tmp_613, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_74"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:616 %and_ln60_37 = and i1 %tmp_614, i1 %xor_ln60_74

]]></Node>
<StgValue><ssdm name="and_ln60_37"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:617 %xor_ln60_75 = xor i1 %tmp_613, i1 %tmp_614

]]></Node>
<StgValue><ssdm name="xor_ln60_75"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:618 %select_ln60_74 = select i1 %and_ln60_37, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_74"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:619 %select_ln60_75 = select i1 %xor_ln60_75, i24 %select_ln60_74, i24 %add_ln60_74

]]></Node>
<StgValue><ssdm name="select_ln60_75"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:620 %sext_ln60_76 = sext i24 %p_load114

]]></Node>
<StgValue><ssdm name="sext_ln60_76"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:621 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:622 %sext_ln60_77 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9

]]></Node>
<StgValue><ssdm name="sext_ln60_77"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:623 %add_ln60_76 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9, i24 %p_load114

]]></Node>
<StgValue><ssdm name="add_ln60_76"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:624 %add_ln60_77 = add i25 %sext_ln60_77, i25 %sext_ln60_76

]]></Node>
<StgValue><ssdm name="add_ln60_77"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:625 %tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_77, i32 24

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:626 %tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_76, i32 23

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:627 %xor_ln60_76 = xor i1 %tmp_615, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_76"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:628 %and_ln60_38 = and i1 %tmp_616, i1 %xor_ln60_76

]]></Node>
<StgValue><ssdm name="and_ln60_38"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:629 %xor_ln60_77 = xor i1 %tmp_615, i1 %tmp_616

]]></Node>
<StgValue><ssdm name="xor_ln60_77"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:630 %select_ln60_76 = select i1 %and_ln60_38, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_76"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:631 %select_ln60_77 = select i1 %xor_ln60_77, i24 %select_ln60_76, i24 %add_ln60_76

]]></Node>
<StgValue><ssdm name="select_ln60_77"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:632 %sext_ln60_78 = sext i24 %p_load112

]]></Node>
<StgValue><ssdm name="sext_ln60_78"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:633 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:634 %sext_ln60_79 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9

]]></Node>
<StgValue><ssdm name="sext_ln60_79"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:635 %add_ln60_78 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9, i24 %p_load112

]]></Node>
<StgValue><ssdm name="add_ln60_78"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:636 %add_ln60_79 = add i25 %sext_ln60_79, i25 %sext_ln60_78

]]></Node>
<StgValue><ssdm name="add_ln60_79"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:637 %tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_79, i32 24

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:638 %tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_78, i32 23

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:639 %xor_ln60_78 = xor i1 %tmp_617, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_78"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:640 %and_ln60_39 = and i1 %tmp_618, i1 %xor_ln60_78

]]></Node>
<StgValue><ssdm name="and_ln60_39"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:641 %xor_ln60_79 = xor i1 %tmp_617, i1 %tmp_618

]]></Node>
<StgValue><ssdm name="xor_ln60_79"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:642 %select_ln60_78 = select i1 %and_ln60_39, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_78"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:643 %select_ln60_79 = select i1 %xor_ln60_79, i24 %select_ln60_78, i24 %add_ln60_78

]]></Node>
<StgValue><ssdm name="select_ln60_79"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:645 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:657 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:669 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:681 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:693 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:705 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:717 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:729 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:957 %store_ln60 = store i24 %select_ln60_79, i24 %empty_56

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:958 %store_ln60 = store i24 %select_ln60_77, i24 %empty_55

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:959 %store_ln60 = store i24 %select_ln60_75, i24 %empty_54

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:960 %store_ln60 = store i24 %select_ln60_73, i24 %empty_53

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:961 %store_ln60 = store i24 %select_ln60_71, i24 %empty_52

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:962 %store_ln60 = store i24 %select_ln60_69, i24 %empty_51

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:963 %store_ln60 = store i24 %select_ln60_67, i24 %empty_50

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:964 %store_ln60 = store i24 %select_ln60_65, i24 %empty_49

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="829" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:40 %p_load110 = load i24 %empty_57

]]></Node>
<StgValue><ssdm name="p_load110"/></StgValue>
</operation>

<operation id="830" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:41 %p_load108 = load i24 %empty_58

]]></Node>
<StgValue><ssdm name="p_load108"/></StgValue>
</operation>

<operation id="831" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:42 %p_load106 = load i24 %empty_59

]]></Node>
<StgValue><ssdm name="p_load106"/></StgValue>
</operation>

<operation id="832" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:43 %p_load104 = load i24 %empty_60

]]></Node>
<StgValue><ssdm name="p_load104"/></StgValue>
</operation>

<operation id="833" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:44 %p_load102 = load i24 %empty_61

]]></Node>
<StgValue><ssdm name="p_load102"/></StgValue>
</operation>

<operation id="834" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:45 %p_load100 = load i24 %empty_62

]]></Node>
<StgValue><ssdm name="p_load100"/></StgValue>
</operation>

<operation id="835" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:46 %p_load98 = load i24 %empty_63

]]></Node>
<StgValue><ssdm name="p_load98"/></StgValue>
</operation>

<operation id="836" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:47 %p_load96 = load i24 %empty_64

]]></Node>
<StgValue><ssdm name="p_load96"/></StgValue>
</operation>

<operation id="837" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:101 %tmp_538 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 12

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="838" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:102 %zext_ln60_12 = zext i12 %tmp_538

]]></Node>
<StgValue><ssdm name="zext_ln60_12"/></StgValue>
</operation>

<operation id="839" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:103 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12"/></StgValue>
</operation>

<operation id="840" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:104 %tmp_539 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 13

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="841" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:105 %zext_ln60_13 = zext i12 %tmp_539

]]></Node>
<StgValue><ssdm name="zext_ln60_13"/></StgValue>
</operation>

<operation id="842" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:106 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13"/></StgValue>
</operation>

<operation id="843" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:125 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12"/></StgValue>
</operation>

<operation id="844" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:126 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13"/></StgValue>
</operation>

<operation id="845" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:141 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12"/></StgValue>
</operation>

<operation id="846" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:142 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13"/></StgValue>
</operation>

<operation id="847" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:157 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12"/></StgValue>
</operation>

<operation id="848" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:158 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13"/></StgValue>
</operation>

<operation id="849" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:644 %sext_ln60_80 = sext i24 %p_load110

]]></Node>
<StgValue><ssdm name="sext_ln60_80"/></StgValue>
</operation>

<operation id="850" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:645 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10"/></StgValue>
</operation>

<operation id="851" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:646 %sext_ln60_81 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10

]]></Node>
<StgValue><ssdm name="sext_ln60_81"/></StgValue>
</operation>

<operation id="852" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:647 %add_ln60_80 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10, i24 %p_load110

]]></Node>
<StgValue><ssdm name="add_ln60_80"/></StgValue>
</operation>

<operation id="853" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:648 %add_ln60_81 = add i25 %sext_ln60_81, i25 %sext_ln60_80

]]></Node>
<StgValue><ssdm name="add_ln60_81"/></StgValue>
</operation>

<operation id="854" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:649 %tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_81, i32 24

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="855" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:650 %tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_80, i32 23

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="856" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:651 %xor_ln60_80 = xor i1 %tmp_619, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_80"/></StgValue>
</operation>

<operation id="857" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:652 %and_ln60_40 = and i1 %tmp_620, i1 %xor_ln60_80

]]></Node>
<StgValue><ssdm name="and_ln60_40"/></StgValue>
</operation>

<operation id="858" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:653 %xor_ln60_81 = xor i1 %tmp_619, i1 %tmp_620

]]></Node>
<StgValue><ssdm name="xor_ln60_81"/></StgValue>
</operation>

<operation id="859" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:654 %select_ln60_80 = select i1 %and_ln60_40, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_80"/></StgValue>
</operation>

<operation id="860" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:655 %select_ln60_81 = select i1 %xor_ln60_81, i24 %select_ln60_80, i24 %add_ln60_80

]]></Node>
<StgValue><ssdm name="select_ln60_81"/></StgValue>
</operation>

<operation id="861" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:656 %sext_ln60_82 = sext i24 %p_load108

]]></Node>
<StgValue><ssdm name="sext_ln60_82"/></StgValue>
</operation>

<operation id="862" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:657 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10"/></StgValue>
</operation>

<operation id="863" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:658 %sext_ln60_83 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10

]]></Node>
<StgValue><ssdm name="sext_ln60_83"/></StgValue>
</operation>

<operation id="864" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:659 %add_ln60_82 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10, i24 %p_load108

]]></Node>
<StgValue><ssdm name="add_ln60_82"/></StgValue>
</operation>

<operation id="865" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:660 %add_ln60_83 = add i25 %sext_ln60_83, i25 %sext_ln60_82

]]></Node>
<StgValue><ssdm name="add_ln60_83"/></StgValue>
</operation>

<operation id="866" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:661 %tmp_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_83, i32 24

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="867" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:662 %tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_82, i32 23

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="868" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:663 %xor_ln60_82 = xor i1 %tmp_621, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_82"/></StgValue>
</operation>

<operation id="869" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:664 %and_ln60_41 = and i1 %tmp_622, i1 %xor_ln60_82

]]></Node>
<StgValue><ssdm name="and_ln60_41"/></StgValue>
</operation>

<operation id="870" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:665 %xor_ln60_83 = xor i1 %tmp_621, i1 %tmp_622

]]></Node>
<StgValue><ssdm name="xor_ln60_83"/></StgValue>
</operation>

<operation id="871" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:666 %select_ln60_82 = select i1 %and_ln60_41, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_82"/></StgValue>
</operation>

<operation id="872" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:667 %select_ln60_83 = select i1 %xor_ln60_83, i24 %select_ln60_82, i24 %add_ln60_82

]]></Node>
<StgValue><ssdm name="select_ln60_83"/></StgValue>
</operation>

<operation id="873" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:668 %sext_ln60_84 = sext i24 %p_load106

]]></Node>
<StgValue><ssdm name="sext_ln60_84"/></StgValue>
</operation>

<operation id="874" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:669 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10"/></StgValue>
</operation>

<operation id="875" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:670 %sext_ln60_85 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10

]]></Node>
<StgValue><ssdm name="sext_ln60_85"/></StgValue>
</operation>

<operation id="876" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:671 %add_ln60_84 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10, i24 %p_load106

]]></Node>
<StgValue><ssdm name="add_ln60_84"/></StgValue>
</operation>

<operation id="877" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:672 %add_ln60_85 = add i25 %sext_ln60_85, i25 %sext_ln60_84

]]></Node>
<StgValue><ssdm name="add_ln60_85"/></StgValue>
</operation>

<operation id="878" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:673 %tmp_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_85, i32 24

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="879" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:674 %tmp_624 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_84, i32 23

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="880" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:675 %xor_ln60_84 = xor i1 %tmp_623, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_84"/></StgValue>
</operation>

<operation id="881" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:676 %and_ln60_42 = and i1 %tmp_624, i1 %xor_ln60_84

]]></Node>
<StgValue><ssdm name="and_ln60_42"/></StgValue>
</operation>

<operation id="882" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:677 %xor_ln60_85 = xor i1 %tmp_623, i1 %tmp_624

]]></Node>
<StgValue><ssdm name="xor_ln60_85"/></StgValue>
</operation>

<operation id="883" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:678 %select_ln60_84 = select i1 %and_ln60_42, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_84"/></StgValue>
</operation>

<operation id="884" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:679 %select_ln60_85 = select i1 %xor_ln60_85, i24 %select_ln60_84, i24 %add_ln60_84

]]></Node>
<StgValue><ssdm name="select_ln60_85"/></StgValue>
</operation>

<operation id="885" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:680 %sext_ln60_86 = sext i24 %p_load104

]]></Node>
<StgValue><ssdm name="sext_ln60_86"/></StgValue>
</operation>

<operation id="886" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:681 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10"/></StgValue>
</operation>

<operation id="887" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:682 %sext_ln60_87 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10

]]></Node>
<StgValue><ssdm name="sext_ln60_87"/></StgValue>
</operation>

<operation id="888" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:683 %add_ln60_86 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10, i24 %p_load104

]]></Node>
<StgValue><ssdm name="add_ln60_86"/></StgValue>
</operation>

<operation id="889" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:684 %add_ln60_87 = add i25 %sext_ln60_87, i25 %sext_ln60_86

]]></Node>
<StgValue><ssdm name="add_ln60_87"/></StgValue>
</operation>

<operation id="890" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:685 %tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_87, i32 24

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="891" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:686 %tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_86, i32 23

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="892" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:687 %xor_ln60_86 = xor i1 %tmp_625, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_86"/></StgValue>
</operation>

<operation id="893" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:688 %and_ln60_43 = and i1 %tmp_626, i1 %xor_ln60_86

]]></Node>
<StgValue><ssdm name="and_ln60_43"/></StgValue>
</operation>

<operation id="894" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:689 %xor_ln60_87 = xor i1 %tmp_625, i1 %tmp_626

]]></Node>
<StgValue><ssdm name="xor_ln60_87"/></StgValue>
</operation>

<operation id="895" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:690 %select_ln60_86 = select i1 %and_ln60_43, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_86"/></StgValue>
</operation>

<operation id="896" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:691 %select_ln60_87 = select i1 %xor_ln60_87, i24 %select_ln60_86, i24 %add_ln60_86

]]></Node>
<StgValue><ssdm name="select_ln60_87"/></StgValue>
</operation>

<operation id="897" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:692 %sext_ln60_88 = sext i24 %p_load102

]]></Node>
<StgValue><ssdm name="sext_ln60_88"/></StgValue>
</operation>

<operation id="898" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:693 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11"/></StgValue>
</operation>

<operation id="899" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:694 %sext_ln60_89 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11

]]></Node>
<StgValue><ssdm name="sext_ln60_89"/></StgValue>
</operation>

<operation id="900" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:695 %add_ln60_88 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11, i24 %p_load102

]]></Node>
<StgValue><ssdm name="add_ln60_88"/></StgValue>
</operation>

<operation id="901" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:696 %add_ln60_89 = add i25 %sext_ln60_89, i25 %sext_ln60_88

]]></Node>
<StgValue><ssdm name="add_ln60_89"/></StgValue>
</operation>

<operation id="902" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:697 %tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_89, i32 24

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="903" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:698 %tmp_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_88, i32 23

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="904" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:699 %xor_ln60_88 = xor i1 %tmp_627, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_88"/></StgValue>
</operation>

<operation id="905" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:700 %and_ln60_44 = and i1 %tmp_628, i1 %xor_ln60_88

]]></Node>
<StgValue><ssdm name="and_ln60_44"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:701 %xor_ln60_89 = xor i1 %tmp_627, i1 %tmp_628

]]></Node>
<StgValue><ssdm name="xor_ln60_89"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:702 %select_ln60_88 = select i1 %and_ln60_44, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_88"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:703 %select_ln60_89 = select i1 %xor_ln60_89, i24 %select_ln60_88, i24 %add_ln60_88

]]></Node>
<StgValue><ssdm name="select_ln60_89"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:704 %sext_ln60_90 = sext i24 %p_load100

]]></Node>
<StgValue><ssdm name="sext_ln60_90"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:705 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:706 %sext_ln60_91 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11

]]></Node>
<StgValue><ssdm name="sext_ln60_91"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:707 %add_ln60_90 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11, i24 %p_load100

]]></Node>
<StgValue><ssdm name="add_ln60_90"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:708 %add_ln60_91 = add i25 %sext_ln60_91, i25 %sext_ln60_90

]]></Node>
<StgValue><ssdm name="add_ln60_91"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:709 %tmp_629 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_91, i32 24

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:710 %tmp_630 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_90, i32 23

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:711 %xor_ln60_90 = xor i1 %tmp_629, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_90"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:712 %and_ln60_45 = and i1 %tmp_630, i1 %xor_ln60_90

]]></Node>
<StgValue><ssdm name="and_ln60_45"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:713 %xor_ln60_91 = xor i1 %tmp_629, i1 %tmp_630

]]></Node>
<StgValue><ssdm name="xor_ln60_91"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:714 %select_ln60_90 = select i1 %and_ln60_45, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_90"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:715 %select_ln60_91 = select i1 %xor_ln60_91, i24 %select_ln60_90, i24 %add_ln60_90

]]></Node>
<StgValue><ssdm name="select_ln60_91"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:716 %sext_ln60_92 = sext i24 %p_load98

]]></Node>
<StgValue><ssdm name="sext_ln60_92"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:717 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:718 %sext_ln60_93 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11

]]></Node>
<StgValue><ssdm name="sext_ln60_93"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:719 %add_ln60_92 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11, i24 %p_load98

]]></Node>
<StgValue><ssdm name="add_ln60_92"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:720 %add_ln60_93 = add i25 %sext_ln60_93, i25 %sext_ln60_92

]]></Node>
<StgValue><ssdm name="add_ln60_93"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:721 %tmp_631 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_93, i32 24

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:722 %tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_92, i32 23

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:723 %xor_ln60_92 = xor i1 %tmp_631, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_92"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:724 %and_ln60_46 = and i1 %tmp_632, i1 %xor_ln60_92

]]></Node>
<StgValue><ssdm name="and_ln60_46"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:725 %xor_ln60_93 = xor i1 %tmp_631, i1 %tmp_632

]]></Node>
<StgValue><ssdm name="xor_ln60_93"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:726 %select_ln60_92 = select i1 %and_ln60_46, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_92"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:727 %select_ln60_93 = select i1 %xor_ln60_93, i24 %select_ln60_92, i24 %add_ln60_92

]]></Node>
<StgValue><ssdm name="select_ln60_93"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:728 %sext_ln60_94 = sext i24 %p_load96

]]></Node>
<StgValue><ssdm name="sext_ln60_94"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:729 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:730 %sext_ln60_95 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11

]]></Node>
<StgValue><ssdm name="sext_ln60_95"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:731 %add_ln60_94 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11, i24 %p_load96

]]></Node>
<StgValue><ssdm name="add_ln60_94"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:732 %add_ln60_95 = add i25 %sext_ln60_95, i25 %sext_ln60_94

]]></Node>
<StgValue><ssdm name="add_ln60_95"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:733 %tmp_633 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_95, i32 24

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:734 %tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_94, i32 23

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:735 %xor_ln60_94 = xor i1 %tmp_633, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_94"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:736 %and_ln60_47 = and i1 %tmp_634, i1 %xor_ln60_94

]]></Node>
<StgValue><ssdm name="and_ln60_47"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:737 %xor_ln60_95 = xor i1 %tmp_633, i1 %tmp_634

]]></Node>
<StgValue><ssdm name="xor_ln60_95"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:738 %select_ln60_94 = select i1 %and_ln60_47, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_94"/></StgValue>
</operation>

<operation id="944" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:739 %select_ln60_95 = select i1 %xor_ln60_95, i24 %select_ln60_94, i24 %add_ln60_94

]]></Node>
<StgValue><ssdm name="select_ln60_95"/></StgValue>
</operation>

<operation id="945" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:741 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12"/></StgValue>
</operation>

<operation id="946" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:753 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12"/></StgValue>
</operation>

<operation id="947" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:765 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12"/></StgValue>
</operation>

<operation id="948" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:777 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12"/></StgValue>
</operation>

<operation id="949" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:789 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13"/></StgValue>
</operation>

<operation id="950" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:801 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13"/></StgValue>
</operation>

<operation id="951" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:813 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13"/></StgValue>
</operation>

<operation id="952" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:825 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13"/></StgValue>
</operation>

<operation id="953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:949 %store_ln60 = store i24 %select_ln60_95, i24 %empty_64

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="954" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:950 %store_ln60 = store i24 %select_ln60_93, i24 %empty_63

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="955" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:951 %store_ln60 = store i24 %select_ln60_91, i24 %empty_62

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="956" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:952 %store_ln60 = store i24 %select_ln60_89, i24 %empty_61

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="957" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:953 %store_ln60 = store i24 %select_ln60_87, i24 %empty_60

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="958" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:954 %store_ln60 = store i24 %select_ln60_85, i24 %empty_59

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="959" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:955 %store_ln60 = store i24 %select_ln60_83, i24 %empty_58

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="960" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:956 %store_ln60 = store i24 %select_ln60_81, i24 %empty_57

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="961" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:48 %p_load94 = load i24 %empty_65

]]></Node>
<StgValue><ssdm name="p_load94"/></StgValue>
</operation>

<operation id="962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:49 %p_load92 = load i24 %empty_66

]]></Node>
<StgValue><ssdm name="p_load92"/></StgValue>
</operation>

<operation id="963" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:50 %p_load90 = load i24 %empty_67

]]></Node>
<StgValue><ssdm name="p_load90"/></StgValue>
</operation>

<operation id="964" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:51 %p_load88 = load i24 %empty_68

]]></Node>
<StgValue><ssdm name="p_load88"/></StgValue>
</operation>

<operation id="965" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:52 %p_load86 = load i24 %empty_69

]]></Node>
<StgValue><ssdm name="p_load86"/></StgValue>
</operation>

<operation id="966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:53 %p_load84 = load i24 %empty_70

]]></Node>
<StgValue><ssdm name="p_load84"/></StgValue>
</operation>

<operation id="967" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:54 %p_load82 = load i24 %empty_71

]]></Node>
<StgValue><ssdm name="p_load82"/></StgValue>
</operation>

<operation id="968" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:55 %p_load80 = load i24 %empty_72

]]></Node>
<StgValue><ssdm name="p_load80"/></StgValue>
</operation>

<operation id="969" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:107 %tmp_540 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 14

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:108 %zext_ln60_14 = zext i12 %tmp_540

]]></Node>
<StgValue><ssdm name="zext_ln60_14"/></StgValue>
</operation>

<operation id="971" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:109 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14"/></StgValue>
</operation>

<operation id="972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_accum_col.split:110 %tmp_541 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln53, i4 15

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="973" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:111 %zext_ln60_15 = zext i12 %tmp_541

]]></Node>
<StgValue><ssdm name="zext_ln60_15"/></StgValue>
</operation>

<operation id="974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:112 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln60_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15"/></StgValue>
</operation>

<operation id="975" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:127 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14"/></StgValue>
</operation>

<operation id="976" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:128 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln60_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15"/></StgValue>
</operation>

<operation id="977" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:143 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14"/></StgValue>
</operation>

<operation id="978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:144 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln60_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15"/></StgValue>
</operation>

<operation id="979" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:159 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14"/></StgValue>
</operation>

<operation id="980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_accum_col.split:160 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln60_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15"/></StgValue>
</operation>

<operation id="981" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:740 %sext_ln60_96 = sext i24 %p_load94

]]></Node>
<StgValue><ssdm name="sext_ln60_96"/></StgValue>
</operation>

<operation id="982" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:741 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12"/></StgValue>
</operation>

<operation id="983" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:742 %sext_ln60_97 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12

]]></Node>
<StgValue><ssdm name="sext_ln60_97"/></StgValue>
</operation>

<operation id="984" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:743 %add_ln60_96 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12, i24 %p_load94

]]></Node>
<StgValue><ssdm name="add_ln60_96"/></StgValue>
</operation>

<operation id="985" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:744 %add_ln60_97 = add i25 %sext_ln60_97, i25 %sext_ln60_96

]]></Node>
<StgValue><ssdm name="add_ln60_97"/></StgValue>
</operation>

<operation id="986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:745 %tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_97, i32 24

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="987" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:746 %tmp_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_96, i32 23

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="988" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:747 %xor_ln60_96 = xor i1 %tmp_635, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_96"/></StgValue>
</operation>

<operation id="989" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:748 %and_ln60_48 = and i1 %tmp_636, i1 %xor_ln60_96

]]></Node>
<StgValue><ssdm name="and_ln60_48"/></StgValue>
</operation>

<operation id="990" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:749 %xor_ln60_97 = xor i1 %tmp_635, i1 %tmp_636

]]></Node>
<StgValue><ssdm name="xor_ln60_97"/></StgValue>
</operation>

<operation id="991" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:750 %select_ln60_96 = select i1 %and_ln60_48, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_96"/></StgValue>
</operation>

<operation id="992" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:751 %select_ln60_97 = select i1 %xor_ln60_97, i24 %select_ln60_96, i24 %add_ln60_96

]]></Node>
<StgValue><ssdm name="select_ln60_97"/></StgValue>
</operation>

<operation id="993" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:752 %sext_ln60_98 = sext i24 %p_load92

]]></Node>
<StgValue><ssdm name="sext_ln60_98"/></StgValue>
</operation>

<operation id="994" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:753 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12"/></StgValue>
</operation>

<operation id="995" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:754 %sext_ln60_99 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12

]]></Node>
<StgValue><ssdm name="sext_ln60_99"/></StgValue>
</operation>

<operation id="996" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:755 %add_ln60_98 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12, i24 %p_load92

]]></Node>
<StgValue><ssdm name="add_ln60_98"/></StgValue>
</operation>

<operation id="997" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:756 %add_ln60_99 = add i25 %sext_ln60_99, i25 %sext_ln60_98

]]></Node>
<StgValue><ssdm name="add_ln60_99"/></StgValue>
</operation>

<operation id="998" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:757 %tmp_637 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_99, i32 24

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>

<operation id="999" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:758 %tmp_638 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_98, i32 23

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="1000" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:759 %xor_ln60_98 = xor i1 %tmp_637, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_98"/></StgValue>
</operation>

<operation id="1001" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:760 %and_ln60_49 = and i1 %tmp_638, i1 %xor_ln60_98

]]></Node>
<StgValue><ssdm name="and_ln60_49"/></StgValue>
</operation>

<operation id="1002" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:761 %xor_ln60_99 = xor i1 %tmp_637, i1 %tmp_638

]]></Node>
<StgValue><ssdm name="xor_ln60_99"/></StgValue>
</operation>

<operation id="1003" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:762 %select_ln60_98 = select i1 %and_ln60_49, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_98"/></StgValue>
</operation>

<operation id="1004" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:763 %select_ln60_99 = select i1 %xor_ln60_99, i24 %select_ln60_98, i24 %add_ln60_98

]]></Node>
<StgValue><ssdm name="select_ln60_99"/></StgValue>
</operation>

<operation id="1005" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:764 %sext_ln60_100 = sext i24 %p_load90

]]></Node>
<StgValue><ssdm name="sext_ln60_100"/></StgValue>
</operation>

<operation id="1006" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:765 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12"/></StgValue>
</operation>

<operation id="1007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:766 %sext_ln60_101 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12

]]></Node>
<StgValue><ssdm name="sext_ln60_101"/></StgValue>
</operation>

<operation id="1008" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:767 %add_ln60_100 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12, i24 %p_load90

]]></Node>
<StgValue><ssdm name="add_ln60_100"/></StgValue>
</operation>

<operation id="1009" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:768 %add_ln60_101 = add i25 %sext_ln60_101, i25 %sext_ln60_100

]]></Node>
<StgValue><ssdm name="add_ln60_101"/></StgValue>
</operation>

<operation id="1010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:769 %tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_101, i32 24

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>

<operation id="1011" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:770 %tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_100, i32 23

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="1012" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:771 %xor_ln60_100 = xor i1 %tmp_639, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_100"/></StgValue>
</operation>

<operation id="1013" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:772 %and_ln60_50 = and i1 %tmp_640, i1 %xor_ln60_100

]]></Node>
<StgValue><ssdm name="and_ln60_50"/></StgValue>
</operation>

<operation id="1014" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:773 %xor_ln60_101 = xor i1 %tmp_639, i1 %tmp_640

]]></Node>
<StgValue><ssdm name="xor_ln60_101"/></StgValue>
</operation>

<operation id="1015" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:774 %select_ln60_100 = select i1 %and_ln60_50, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_100"/></StgValue>
</operation>

<operation id="1016" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:775 %select_ln60_101 = select i1 %xor_ln60_101, i24 %select_ln60_100, i24 %add_ln60_100

]]></Node>
<StgValue><ssdm name="select_ln60_101"/></StgValue>
</operation>

<operation id="1017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:776 %sext_ln60_102 = sext i24 %p_load88

]]></Node>
<StgValue><ssdm name="sext_ln60_102"/></StgValue>
</operation>

<operation id="1018" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:777 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12"/></StgValue>
</operation>

<operation id="1019" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:778 %sext_ln60_103 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12

]]></Node>
<StgValue><ssdm name="sext_ln60_103"/></StgValue>
</operation>

<operation id="1020" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:779 %add_ln60_102 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12, i24 %p_load88

]]></Node>
<StgValue><ssdm name="add_ln60_102"/></StgValue>
</operation>

<operation id="1021" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:780 %add_ln60_103 = add i25 %sext_ln60_103, i25 %sext_ln60_102

]]></Node>
<StgValue><ssdm name="add_ln60_103"/></StgValue>
</operation>

<operation id="1022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:781 %tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_103, i32 24

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="1023" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:782 %tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_102, i32 23

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="1024" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:783 %xor_ln60_102 = xor i1 %tmp_641, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_102"/></StgValue>
</operation>

<operation id="1025" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:784 %and_ln60_51 = and i1 %tmp_642, i1 %xor_ln60_102

]]></Node>
<StgValue><ssdm name="and_ln60_51"/></StgValue>
</operation>

<operation id="1026" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:785 %xor_ln60_103 = xor i1 %tmp_641, i1 %tmp_642

]]></Node>
<StgValue><ssdm name="xor_ln60_103"/></StgValue>
</operation>

<operation id="1027" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:786 %select_ln60_102 = select i1 %and_ln60_51, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_102"/></StgValue>
</operation>

<operation id="1028" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:787 %select_ln60_103 = select i1 %xor_ln60_103, i24 %select_ln60_102, i24 %add_ln60_102

]]></Node>
<StgValue><ssdm name="select_ln60_103"/></StgValue>
</operation>

<operation id="1029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:788 %sext_ln60_104 = sext i24 %p_load86

]]></Node>
<StgValue><ssdm name="sext_ln60_104"/></StgValue>
</operation>

<operation id="1030" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:789 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13"/></StgValue>
</operation>

<operation id="1031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:790 %sext_ln60_105 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13

]]></Node>
<StgValue><ssdm name="sext_ln60_105"/></StgValue>
</operation>

<operation id="1032" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:791 %add_ln60_104 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13, i24 %p_load86

]]></Node>
<StgValue><ssdm name="add_ln60_104"/></StgValue>
</operation>

<operation id="1033" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:792 %add_ln60_105 = add i25 %sext_ln60_105, i25 %sext_ln60_104

]]></Node>
<StgValue><ssdm name="add_ln60_105"/></StgValue>
</operation>

<operation id="1034" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:793 %tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_105, i32 24

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="1035" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:794 %tmp_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_104, i32 23

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="1036" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:795 %xor_ln60_104 = xor i1 %tmp_643, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_104"/></StgValue>
</operation>

<operation id="1037" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:796 %and_ln60_52 = and i1 %tmp_644, i1 %xor_ln60_104

]]></Node>
<StgValue><ssdm name="and_ln60_52"/></StgValue>
</operation>

<operation id="1038" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:797 %xor_ln60_105 = xor i1 %tmp_643, i1 %tmp_644

]]></Node>
<StgValue><ssdm name="xor_ln60_105"/></StgValue>
</operation>

<operation id="1039" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:798 %select_ln60_104 = select i1 %and_ln60_52, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_104"/></StgValue>
</operation>

<operation id="1040" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:799 %select_ln60_105 = select i1 %xor_ln60_105, i24 %select_ln60_104, i24 %add_ln60_104

]]></Node>
<StgValue><ssdm name="select_ln60_105"/></StgValue>
</operation>

<operation id="1041" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:800 %sext_ln60_106 = sext i24 %p_load84

]]></Node>
<StgValue><ssdm name="sext_ln60_106"/></StgValue>
</operation>

<operation id="1042" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:801 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13"/></StgValue>
</operation>

<operation id="1043" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:802 %sext_ln60_107 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13

]]></Node>
<StgValue><ssdm name="sext_ln60_107"/></StgValue>
</operation>

<operation id="1044" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:803 %add_ln60_106 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13, i24 %p_load84

]]></Node>
<StgValue><ssdm name="add_ln60_106"/></StgValue>
</operation>

<operation id="1045" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:804 %add_ln60_107 = add i25 %sext_ln60_107, i25 %sext_ln60_106

]]></Node>
<StgValue><ssdm name="add_ln60_107"/></StgValue>
</operation>

<operation id="1046" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:805 %tmp_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_107, i32 24

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="1047" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:806 %tmp_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_106, i32 23

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="1048" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:807 %xor_ln60_106 = xor i1 %tmp_645, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_106"/></StgValue>
</operation>

<operation id="1049" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:808 %and_ln60_53 = and i1 %tmp_646, i1 %xor_ln60_106

]]></Node>
<StgValue><ssdm name="and_ln60_53"/></StgValue>
</operation>

<operation id="1050" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:809 %xor_ln60_107 = xor i1 %tmp_645, i1 %tmp_646

]]></Node>
<StgValue><ssdm name="xor_ln60_107"/></StgValue>
</operation>

<operation id="1051" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:810 %select_ln60_106 = select i1 %and_ln60_53, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_106"/></StgValue>
</operation>

<operation id="1052" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:811 %select_ln60_107 = select i1 %xor_ln60_107, i24 %select_ln60_106, i24 %add_ln60_106

]]></Node>
<StgValue><ssdm name="select_ln60_107"/></StgValue>
</operation>

<operation id="1053" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:812 %sext_ln60_108 = sext i24 %p_load82

]]></Node>
<StgValue><ssdm name="sext_ln60_108"/></StgValue>
</operation>

<operation id="1054" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:813 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13"/></StgValue>
</operation>

<operation id="1055" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:814 %sext_ln60_109 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13

]]></Node>
<StgValue><ssdm name="sext_ln60_109"/></StgValue>
</operation>

<operation id="1056" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:815 %add_ln60_108 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13, i24 %p_load82

]]></Node>
<StgValue><ssdm name="add_ln60_108"/></StgValue>
</operation>

<operation id="1057" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:816 %add_ln60_109 = add i25 %sext_ln60_109, i25 %sext_ln60_108

]]></Node>
<StgValue><ssdm name="add_ln60_109"/></StgValue>
</operation>

<operation id="1058" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:817 %tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_109, i32 24

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="1059" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:818 %tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_108, i32 23

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="1060" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:819 %xor_ln60_108 = xor i1 %tmp_647, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_108"/></StgValue>
</operation>

<operation id="1061" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:820 %and_ln60_54 = and i1 %tmp_648, i1 %xor_ln60_108

]]></Node>
<StgValue><ssdm name="and_ln60_54"/></StgValue>
</operation>

<operation id="1062" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:821 %xor_ln60_109 = xor i1 %tmp_647, i1 %tmp_648

]]></Node>
<StgValue><ssdm name="xor_ln60_109"/></StgValue>
</operation>

<operation id="1063" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:822 %select_ln60_108 = select i1 %and_ln60_54, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_108"/></StgValue>
</operation>

<operation id="1064" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:823 %select_ln60_109 = select i1 %xor_ln60_109, i24 %select_ln60_108, i24 %add_ln60_108

]]></Node>
<StgValue><ssdm name="select_ln60_109"/></StgValue>
</operation>

<operation id="1065" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:824 %sext_ln60_110 = sext i24 %p_load80

]]></Node>
<StgValue><ssdm name="sext_ln60_110"/></StgValue>
</operation>

<operation id="1066" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:825 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13"/></StgValue>
</operation>

<operation id="1067" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:826 %sext_ln60_111 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13

]]></Node>
<StgValue><ssdm name="sext_ln60_111"/></StgValue>
</operation>

<operation id="1068" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:827 %add_ln60_110 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13, i24 %p_load80

]]></Node>
<StgValue><ssdm name="add_ln60_110"/></StgValue>
</operation>

<operation id="1069" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:828 %add_ln60_111 = add i25 %sext_ln60_111, i25 %sext_ln60_110

]]></Node>
<StgValue><ssdm name="add_ln60_111"/></StgValue>
</operation>

<operation id="1070" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:829 %tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_111, i32 24

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="1071" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:830 %tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_110, i32 23

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="1072" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:831 %xor_ln60_110 = xor i1 %tmp_649, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_110"/></StgValue>
</operation>

<operation id="1073" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:832 %and_ln60_55 = and i1 %tmp_650, i1 %xor_ln60_110

]]></Node>
<StgValue><ssdm name="and_ln60_55"/></StgValue>
</operation>

<operation id="1074" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:833 %xor_ln60_111 = xor i1 %tmp_649, i1 %tmp_650

]]></Node>
<StgValue><ssdm name="xor_ln60_111"/></StgValue>
</operation>

<operation id="1075" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:834 %select_ln60_110 = select i1 %and_ln60_55, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_110"/></StgValue>
</operation>

<operation id="1076" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:835 %select_ln60_111 = select i1 %xor_ln60_111, i24 %select_ln60_110, i24 %add_ln60_110

]]></Node>
<StgValue><ssdm name="select_ln60_111"/></StgValue>
</operation>

<operation id="1077" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:837 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14"/></StgValue>
</operation>

<operation id="1078" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:849 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14"/></StgValue>
</operation>

<operation id="1079" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:861 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14"/></StgValue>
</operation>

<operation id="1080" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:873 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14"/></StgValue>
</operation>

<operation id="1081" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:885 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15"/></StgValue>
</operation>

<operation id="1082" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:897 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15"/></StgValue>
</operation>

<operation id="1083" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:909 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15"/></StgValue>
</operation>

<operation id="1084" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:921 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15"/></StgValue>
</operation>

<operation id="1085" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:941 %store_ln60 = store i24 %select_ln60_111, i24 %empty_72

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1086" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:942 %store_ln60 = store i24 %select_ln60_109, i24 %empty_71

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:943 %store_ln60 = store i24 %select_ln60_107, i24 %empty_70

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1088" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:944 %store_ln60 = store i24 %select_ln60_105, i24 %empty_69

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1089" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:945 %store_ln60 = store i24 %select_ln60_103, i24 %empty_68

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1090" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:946 %store_ln60 = store i24 %select_ln60_101, i24 %empty_67

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:947 %store_ln60 = store i24 %select_ln60_99, i24 %empty_66

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1092" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:948 %store_ln60 = store i24 %select_ln60_97, i24 %empty_65

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="1093" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:56 %p_load78 = load i24 %empty_73

]]></Node>
<StgValue><ssdm name="p_load78"/></StgValue>
</operation>

<operation id="1094" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:57 %p_load76 = load i24 %empty_74

]]></Node>
<StgValue><ssdm name="p_load76"/></StgValue>
</operation>

<operation id="1095" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:58 %p_load74 = load i24 %empty_75

]]></Node>
<StgValue><ssdm name="p_load74"/></StgValue>
</operation>

<operation id="1096" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:59 %p_load72 = load i24 %empty_76

]]></Node>
<StgValue><ssdm name="p_load72"/></StgValue>
</operation>

<operation id="1097" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:60 %p_load70 = load i24 %empty_77

]]></Node>
<StgValue><ssdm name="p_load70"/></StgValue>
</operation>

<operation id="1098" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:61 %p_load68 = load i24 %empty_78

]]></Node>
<StgValue><ssdm name="p_load68"/></StgValue>
</operation>

<operation id="1099" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:62 %p_load66 = load i24 %empty_79

]]></Node>
<StgValue><ssdm name="p_load66"/></StgValue>
</operation>

<operation id="1100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:63 %p_load = load i24 %empty_80

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="1101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
phase2_accum_col.split:161 %specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln54"/></StgValue>
</operation>

<operation id="1102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
phase2_accum_col.split:162 %speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln53"/></StgValue>
</operation>

<operation id="1103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
phase2_accum_col.split:163 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="1104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:836 %sext_ln60_112 = sext i24 %p_load78

]]></Node>
<StgValue><ssdm name="sext_ln60_112"/></StgValue>
</operation>

<operation id="1105" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:837 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14"/></StgValue>
</operation>

<operation id="1106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:838 %sext_ln60_113 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14

]]></Node>
<StgValue><ssdm name="sext_ln60_113"/></StgValue>
</operation>

<operation id="1107" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:839 %add_ln60_112 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14, i24 %p_load78

]]></Node>
<StgValue><ssdm name="add_ln60_112"/></StgValue>
</operation>

<operation id="1108" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:840 %add_ln60_113 = add i25 %sext_ln60_113, i25 %sext_ln60_112

]]></Node>
<StgValue><ssdm name="add_ln60_113"/></StgValue>
</operation>

<operation id="1109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:841 %tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_113, i32 24

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="1110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:842 %tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_112, i32 23

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="1111" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:843 %xor_ln60_112 = xor i1 %tmp_651, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_112"/></StgValue>
</operation>

<operation id="1112" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:844 %and_ln60_56 = and i1 %tmp_652, i1 %xor_ln60_112

]]></Node>
<StgValue><ssdm name="and_ln60_56"/></StgValue>
</operation>

<operation id="1113" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:845 %xor_ln60_113 = xor i1 %tmp_651, i1 %tmp_652

]]></Node>
<StgValue><ssdm name="xor_ln60_113"/></StgValue>
</operation>

<operation id="1114" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:846 %select_ln60_112 = select i1 %and_ln60_56, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_112"/></StgValue>
</operation>

<operation id="1115" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:847 %select_ln60_113 = select i1 %xor_ln60_113, i24 %select_ln60_112, i24 %add_ln60_112

]]></Node>
<StgValue><ssdm name="select_ln60_113"/></StgValue>
</operation>

<operation id="1116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:848 %sext_ln60_114 = sext i24 %p_load76

]]></Node>
<StgValue><ssdm name="sext_ln60_114"/></StgValue>
</operation>

<operation id="1117" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:849 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14"/></StgValue>
</operation>

<operation id="1118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:850 %sext_ln60_115 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14

]]></Node>
<StgValue><ssdm name="sext_ln60_115"/></StgValue>
</operation>

<operation id="1119" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:851 %add_ln60_114 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14, i24 %p_load76

]]></Node>
<StgValue><ssdm name="add_ln60_114"/></StgValue>
</operation>

<operation id="1120" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:852 %add_ln60_115 = add i25 %sext_ln60_115, i25 %sext_ln60_114

]]></Node>
<StgValue><ssdm name="add_ln60_115"/></StgValue>
</operation>

<operation id="1121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:853 %tmp_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_115, i32 24

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="1122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:854 %tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_114, i32 23

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="1123" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:855 %xor_ln60_114 = xor i1 %tmp_653, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_114"/></StgValue>
</operation>

<operation id="1124" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:856 %and_ln60_57 = and i1 %tmp_654, i1 %xor_ln60_114

]]></Node>
<StgValue><ssdm name="and_ln60_57"/></StgValue>
</operation>

<operation id="1125" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:857 %xor_ln60_115 = xor i1 %tmp_653, i1 %tmp_654

]]></Node>
<StgValue><ssdm name="xor_ln60_115"/></StgValue>
</operation>

<operation id="1126" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:858 %select_ln60_114 = select i1 %and_ln60_57, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_114"/></StgValue>
</operation>

<operation id="1127" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:859 %select_ln60_115 = select i1 %xor_ln60_115, i24 %select_ln60_114, i24 %add_ln60_114

]]></Node>
<StgValue><ssdm name="select_ln60_115"/></StgValue>
</operation>

<operation id="1128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:860 %sext_ln60_116 = sext i24 %p_load74

]]></Node>
<StgValue><ssdm name="sext_ln60_116"/></StgValue>
</operation>

<operation id="1129" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:861 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14"/></StgValue>
</operation>

<operation id="1130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:862 %sext_ln60_117 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14

]]></Node>
<StgValue><ssdm name="sext_ln60_117"/></StgValue>
</operation>

<operation id="1131" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:863 %add_ln60_116 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14, i24 %p_load74

]]></Node>
<StgValue><ssdm name="add_ln60_116"/></StgValue>
</operation>

<operation id="1132" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:864 %add_ln60_117 = add i25 %sext_ln60_117, i25 %sext_ln60_116

]]></Node>
<StgValue><ssdm name="add_ln60_117"/></StgValue>
</operation>

<operation id="1133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:865 %tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_117, i32 24

]]></Node>
<StgValue><ssdm name="tmp_655"/></StgValue>
</operation>

<operation id="1134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:866 %tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_116, i32 23

]]></Node>
<StgValue><ssdm name="tmp_656"/></StgValue>
</operation>

<operation id="1135" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:867 %xor_ln60_116 = xor i1 %tmp_655, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_116"/></StgValue>
</operation>

<operation id="1136" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:868 %and_ln60_58 = and i1 %tmp_656, i1 %xor_ln60_116

]]></Node>
<StgValue><ssdm name="and_ln60_58"/></StgValue>
</operation>

<operation id="1137" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:869 %xor_ln60_117 = xor i1 %tmp_655, i1 %tmp_656

]]></Node>
<StgValue><ssdm name="xor_ln60_117"/></StgValue>
</operation>

<operation id="1138" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:870 %select_ln60_116 = select i1 %and_ln60_58, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_116"/></StgValue>
</operation>

<operation id="1139" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:871 %select_ln60_117 = select i1 %xor_ln60_117, i24 %select_ln60_116, i24 %add_ln60_116

]]></Node>
<StgValue><ssdm name="select_ln60_117"/></StgValue>
</operation>

<operation id="1140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:872 %sext_ln60_118 = sext i24 %p_load72

]]></Node>
<StgValue><ssdm name="sext_ln60_118"/></StgValue>
</operation>

<operation id="1141" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:873 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14"/></StgValue>
</operation>

<operation id="1142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:874 %sext_ln60_119 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14

]]></Node>
<StgValue><ssdm name="sext_ln60_119"/></StgValue>
</operation>

<operation id="1143" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:875 %add_ln60_118 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14, i24 %p_load72

]]></Node>
<StgValue><ssdm name="add_ln60_118"/></StgValue>
</operation>

<operation id="1144" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:876 %add_ln60_119 = add i25 %sext_ln60_119, i25 %sext_ln60_118

]]></Node>
<StgValue><ssdm name="add_ln60_119"/></StgValue>
</operation>

<operation id="1145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:877 %tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_119, i32 24

]]></Node>
<StgValue><ssdm name="tmp_657"/></StgValue>
</operation>

<operation id="1146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:878 %tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_118, i32 23

]]></Node>
<StgValue><ssdm name="tmp_658"/></StgValue>
</operation>

<operation id="1147" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:879 %xor_ln60_118 = xor i1 %tmp_657, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_118"/></StgValue>
</operation>

<operation id="1148" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:880 %and_ln60_59 = and i1 %tmp_658, i1 %xor_ln60_118

]]></Node>
<StgValue><ssdm name="and_ln60_59"/></StgValue>
</operation>

<operation id="1149" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:881 %xor_ln60_119 = xor i1 %tmp_657, i1 %tmp_658

]]></Node>
<StgValue><ssdm name="xor_ln60_119"/></StgValue>
</operation>

<operation id="1150" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:882 %select_ln60_118 = select i1 %and_ln60_59, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_118"/></StgValue>
</operation>

<operation id="1151" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:883 %select_ln60_119 = select i1 %xor_ln60_119, i24 %select_ln60_118, i24 %add_ln60_118

]]></Node>
<StgValue><ssdm name="select_ln60_119"/></StgValue>
</operation>

<operation id="1152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:884 %sext_ln60_120 = sext i24 %p_load70

]]></Node>
<StgValue><ssdm name="sext_ln60_120"/></StgValue>
</operation>

<operation id="1153" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:885 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15"/></StgValue>
</operation>

<operation id="1154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:886 %sext_ln60_121 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15

]]></Node>
<StgValue><ssdm name="sext_ln60_121"/></StgValue>
</operation>

<operation id="1155" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:887 %add_ln60_120 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15, i24 %p_load70

]]></Node>
<StgValue><ssdm name="add_ln60_120"/></StgValue>
</operation>

<operation id="1156" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:888 %add_ln60_121 = add i25 %sext_ln60_121, i25 %sext_ln60_120

]]></Node>
<StgValue><ssdm name="add_ln60_121"/></StgValue>
</operation>

<operation id="1157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:889 %tmp_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_121, i32 24

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>

<operation id="1158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:890 %tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_120, i32 23

]]></Node>
<StgValue><ssdm name="tmp_660"/></StgValue>
</operation>

<operation id="1159" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:891 %xor_ln60_120 = xor i1 %tmp_659, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_120"/></StgValue>
</operation>

<operation id="1160" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:892 %and_ln60_60 = and i1 %tmp_660, i1 %xor_ln60_120

]]></Node>
<StgValue><ssdm name="and_ln60_60"/></StgValue>
</operation>

<operation id="1161" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:893 %xor_ln60_121 = xor i1 %tmp_659, i1 %tmp_660

]]></Node>
<StgValue><ssdm name="xor_ln60_121"/></StgValue>
</operation>

<operation id="1162" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:894 %select_ln60_120 = select i1 %and_ln60_60, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_120"/></StgValue>
</operation>

<operation id="1163" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:895 %select_ln60_121 = select i1 %xor_ln60_121, i24 %select_ln60_120, i24 %add_ln60_120

]]></Node>
<StgValue><ssdm name="select_ln60_121"/></StgValue>
</operation>

<operation id="1164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:896 %sext_ln60_122 = sext i24 %p_load68

]]></Node>
<StgValue><ssdm name="sext_ln60_122"/></StgValue>
</operation>

<operation id="1165" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:897 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15"/></StgValue>
</operation>

<operation id="1166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:898 %sext_ln60_123 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15

]]></Node>
<StgValue><ssdm name="sext_ln60_123"/></StgValue>
</operation>

<operation id="1167" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:899 %add_ln60_122 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15, i24 %p_load68

]]></Node>
<StgValue><ssdm name="add_ln60_122"/></StgValue>
</operation>

<operation id="1168" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:900 %add_ln60_123 = add i25 %sext_ln60_123, i25 %sext_ln60_122

]]></Node>
<StgValue><ssdm name="add_ln60_123"/></StgValue>
</operation>

<operation id="1169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:901 %tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_123, i32 24

]]></Node>
<StgValue><ssdm name="tmp_661"/></StgValue>
</operation>

<operation id="1170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:902 %tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_122, i32 23

]]></Node>
<StgValue><ssdm name="tmp_662"/></StgValue>
</operation>

<operation id="1171" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:903 %xor_ln60_122 = xor i1 %tmp_661, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_122"/></StgValue>
</operation>

<operation id="1172" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:904 %and_ln60_61 = and i1 %tmp_662, i1 %xor_ln60_122

]]></Node>
<StgValue><ssdm name="and_ln60_61"/></StgValue>
</operation>

<operation id="1173" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:905 %xor_ln60_123 = xor i1 %tmp_661, i1 %tmp_662

]]></Node>
<StgValue><ssdm name="xor_ln60_123"/></StgValue>
</operation>

<operation id="1174" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:906 %select_ln60_122 = select i1 %and_ln60_61, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_122"/></StgValue>
</operation>

<operation id="1175" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:907 %select_ln60_123 = select i1 %xor_ln60_123, i24 %select_ln60_122, i24 %add_ln60_122

]]></Node>
<StgValue><ssdm name="select_ln60_123"/></StgValue>
</operation>

<operation id="1176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:908 %sext_ln60_124 = sext i24 %p_load66

]]></Node>
<StgValue><ssdm name="sext_ln60_124"/></StgValue>
</operation>

<operation id="1177" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:909 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15"/></StgValue>
</operation>

<operation id="1178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:910 %sext_ln60_125 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15

]]></Node>
<StgValue><ssdm name="sext_ln60_125"/></StgValue>
</operation>

<operation id="1179" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:911 %add_ln60_124 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15, i24 %p_load66

]]></Node>
<StgValue><ssdm name="add_ln60_124"/></StgValue>
</operation>

<operation id="1180" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:912 %add_ln60_125 = add i25 %sext_ln60_125, i25 %sext_ln60_124

]]></Node>
<StgValue><ssdm name="add_ln60_125"/></StgValue>
</operation>

<operation id="1181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:913 %tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_125, i32 24

]]></Node>
<StgValue><ssdm name="tmp_663"/></StgValue>
</operation>

<operation id="1182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:914 %tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_124, i32 23

]]></Node>
<StgValue><ssdm name="tmp_664"/></StgValue>
</operation>

<operation id="1183" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:915 %xor_ln60_124 = xor i1 %tmp_663, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_124"/></StgValue>
</operation>

<operation id="1184" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:916 %and_ln60_62 = and i1 %tmp_664, i1 %xor_ln60_124

]]></Node>
<StgValue><ssdm name="and_ln60_62"/></StgValue>
</operation>

<operation id="1185" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:917 %xor_ln60_125 = xor i1 %tmp_663, i1 %tmp_664

]]></Node>
<StgValue><ssdm name="xor_ln60_125"/></StgValue>
</operation>

<operation id="1186" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:918 %select_ln60_124 = select i1 %and_ln60_62, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_124"/></StgValue>
</operation>

<operation id="1187" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:919 %select_ln60_125 = select i1 %xor_ln60_125, i24 %select_ln60_124, i24 %add_ln60_124

]]></Node>
<StgValue><ssdm name="select_ln60_125"/></StgValue>
</operation>

<operation id="1188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:920 %sext_ln60_126 = sext i24 %p_load

]]></Node>
<StgValue><ssdm name="sext_ln60_126"/></StgValue>
</operation>

<operation id="1189" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="24" op_0_bw="12">
<![CDATA[
phase2_accum_col.split:921 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15"/></StgValue>
</operation>

<operation id="1190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="25" op_0_bw="24">
<![CDATA[
phase2_accum_col.split:922 %sext_ln60_127 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15

]]></Node>
<StgValue><ssdm name="sext_ln60_127"/></StgValue>
</operation>

<operation id="1191" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_accum_col.split:923 %add_ln60_126 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15, i24 %p_load

]]></Node>
<StgValue><ssdm name="add_ln60_126"/></StgValue>
</operation>

<operation id="1192" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
phase2_accum_col.split:924 %add_ln60_127 = add i25 %sext_ln60_127, i25 %sext_ln60_126

]]></Node>
<StgValue><ssdm name="add_ln60_127"/></StgValue>
</operation>

<operation id="1193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:925 %tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln60_127, i32 24

]]></Node>
<StgValue><ssdm name="tmp_665"/></StgValue>
</operation>

<operation id="1194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_accum_col.split:926 %tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln60_126, i32 23

]]></Node>
<StgValue><ssdm name="tmp_666"/></StgValue>
</operation>

<operation id="1195" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:927 %xor_ln60_126 = xor i1 %tmp_665, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_126"/></StgValue>
</operation>

<operation id="1196" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:928 %and_ln60_63 = and i1 %tmp_666, i1 %xor_ln60_126

]]></Node>
<StgValue><ssdm name="and_ln60_63"/></StgValue>
</operation>

<operation id="1197" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_accum_col.split:929 %xor_ln60_127 = xor i1 %tmp_665, i1 %tmp_666

]]></Node>
<StgValue><ssdm name="xor_ln60_127"/></StgValue>
</operation>

<operation id="1198" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:930 %select_ln60_126 = select i1 %and_ln60_63, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln60_126"/></StgValue>
</operation>

<operation id="1199" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_accum_col.split:931 %select_ln60_127 = select i1 %xor_ln60_127, i24 %select_ln60_126, i24 %add_ln60_126

]]></Node>
<StgValue><ssdm name="select_ln60_127"/></StgValue>
</operation>

<operation id="1200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:933 %store_ln60 = store i24 %select_ln60_127, i24 %empty_80

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:934 %store_ln60 = store i24 %select_ln60_125, i24 %empty_79

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:935 %store_ln60 = store i24 %select_ln60_123, i24 %empty_78

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:936 %store_ln60 = store i24 %select_ln60_121, i24 %empty_77

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:937 %store_ln60 = store i24 %select_ln60_119, i24 %empty_76

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:938 %store_ln60 = store i24 %select_ln60_117, i24 %empty_75

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:939 %store_ln60 = store i24 %select_ln60_115, i24 %empty_74

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_accum_col.split:940 %store_ln60 = store i24 %select_ln60_113, i24 %empty_73

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
phase2_accum_col.split:997 %br_ln53 = br void %phase2_accum_col

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
