git clone --depth 1 --no-tags https://github.com/sahandzou/UARTVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431235713
git clone --depth 1 --no-tags https://github.com/VtotheK/Verilogies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428018284
git clone --depth 1 --no-tags https://github.com/MoienMakkiyan/verilog-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428466702
git clone --depth 1 --no-tags https://github.com/dianaMess/VerilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428710288
git clone --depth 1 --no-tags https://github.com/sunny0177/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429687382
git clone --depth 1 --no-tags https://github.com/phani06041/16-bit-barrel-shift-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429850924
git clone --depth 1 --no-tags https://github.com/letthink/FPGA_-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427664823
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/PWM_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427198498
git clone --depth 1 --no-tags https://github.com/MaxMorning/Strontium.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426889244
git clone --depth 1 --no-tags https://github.com/osnr/wrapped_wiggly_ic_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426999198
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/My_Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427047410
git clone --depth 1 --no-tags https://github.com/ejohnson9912/c_loop_w_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426826250
git clone --depth 1 --no-tags https://github.com/maulanaisa/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427044952
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/UART-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427947038
git clone --depth 1 --no-tags https://github.com/jotego/jtkicker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427772442
git clone --depth 1 --no-tags https://github.com/Carlos-AMG/Verilog_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431312904
git clone --depth 1 --no-tags https://github.com/anhtu0310/AES_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431071848
git clone --depth 1 --no-tags https://github.com/imgmz29/Checkpoint5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428832811
git clone --depth 1 --no-tags https://github.com/nimakolahi/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430499120
git clone --depth 1 --no-tags https://github.com/kevinjohnmartin/nooman-openpiton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431014572
git clone --depth 1 --no-tags https://github.com/SafaKucukkomurler/verilog-button-debouncer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430189947
git clone --depth 1 --no-tags https://github.com/MPego98/Isa_2021_2022_gr_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430402430
git clone --depth 1 --no-tags https://github.com/MoisesPerez2305/Reg_File_Perez_1_Moises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430533729
git clone --depth 1 --no-tags https://github.com/simofii/ISA_GR02_Results.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430445451
git clone --depth 1 --no-tags https://github.com/ar7ch/fpga-tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430505215
git clone --depth 1 --no-tags https://github.com/pacew/fpga-start.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431669256
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo0-2021-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431511595
git clone --depth 1 --no-tags https://github.com/Jayanth-sharma/traffic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431509820
git clone --depth 1 --no-tags https://github.com/73jn/SoC-Sobel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426682261
git clone --depth 1 --no-tags https://github.com/yukaii2019/ICLAB_HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426703655
git clone --depth 1 --no-tags https://github.com/Tfaulconer/hdl_bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426661729
git clone --depth 1 --no-tags https://github.com/featherfeet/OscilloscopeTerminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427158796
git clone --depth 1 --no-tags https://github.com/jrmoulton/Vivado-DDF-Dataflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427109265
git clone --depth 1 --no-tags https://github.com/giraypultar/wrapped_keyvalue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427329267
git clone --depth 1 --no-tags https://github.com/Jeon-Kyung-Chan/FPGA-project-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429472161
git clone --depth 1 --no-tags https://github.com/wheel-maker/wheel-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428580615
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/FIR_IIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429269812
git clone --depth 1 --no-tags https://github.com/LukeJYK/Single-Cycle-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429347234
git clone --depth 1 --no-tags https://github.com/s289577/LAB1_ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429760242
git clone --depth 1 --no-tags https://github.com/rsumeshmanjunath/SPECK-32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429482778
git clone --depth 1 --no-tags https://github.com/RedLeaves699/Multi-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429737743
git clone --depth 1 --no-tags https://github.com/yukaii2019/ICLAB_LAB5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432250962
git clone --depth 1 --no-tags https://github.com/lidiofidelis/DIGITAL-PICTURE-FRAME-WITH-INFRARED-CONTROL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428146609
git clone --depth 1 --no-tags https://github.com/AlmazShai/Watches_7SEG_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427613461
git clone --depth 1 --no-tags https://github.com/armandsarkani/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431014645
git clone --depth 1 --no-tags https://github.com/embelon/wb_ram_bus_mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426637767
git clone --depth 1 --no-tags https://github.com/vlade1998/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427170597
git clone --depth 1 --no-tags https://github.com/een212020/MOS-VLSI-Project-32-Bit-Three-Operand-Binary-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427103374
git clone --depth 1 --no-tags https://github.com/AAAAAThatsSixAs/bees_dont.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430880807
git clone --depth 1 --no-tags https://github.com/AdaShiJ/dtof_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431884283
git clone --depth 1 --no-tags https://github.com/asimahsan1990/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431726487
git clone --depth 1 --no-tags https://github.com/sachacon/EE382N_LUT_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429277003
git clone --depth 1 --no-tags https://github.com/MarcosND/infra-hard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429244246
git clone --depth 1 --no-tags https://github.com/uosjapuelks/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429533195
git clone --depth 1 --no-tags https://github.com/kalani9uggalle/8-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429391516
git clone --depth 1 --no-tags https://github.com/SondreSels/IC_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429440866
git clone --depth 1 --no-tags https://github.com/wilkri002/Simulated-pixel-sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429421342
git clone --depth 1 --no-tags https://github.com/rajivramroop/whack-a-mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429947780
git clone --depth 1 --no-tags https://github.com/rogerpease/AXIMasterSlaveStream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430125063
git clone --depth 1 --no-tags https://github.com/laishere/2021girlsday.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426972800
git clone --depth 1 --no-tags https://github.com/gieblawe/problem2_project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427523597
git clone --depth 1 --no-tags https://github.com/TheJacobSales/piano-keys-DE2-115-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432560762
git clone --depth 1 --no-tags https://github.com/ramenguy21/dld-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432128974
git clone --depth 1 --no-tags https://github.com/CODERGU7/i2c_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432185388
git clone --depth 1 --no-tags https://github.com/shimo97/ISA-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427017306
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/Accelerometer-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427929390
git clone --depth 1 --no-tags https://github.com/Jeon-Kyung-Chan/FPGA-project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428303773
git clone --depth 1 --no-tags https://github.com/JieYan828/MyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429338645
git clone --depth 1 --no-tags https://github.com/sannahh/2x2-DPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429458273
git clone --depth 1 --no-tags https://github.com/llauracampos/Sistema-Estacionamento-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429574915
git clone --depth 1 --no-tags https://github.com/alessiocicero/isa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430221055
git clone --depth 1 --no-tags https://github.com/nitheenithee12/HDL_COURSE_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430368309
git clone --depth 1 --no-tags https://github.com/343-Guilty4Spark/ISA_labs_gr24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430418784
git clone --depth 1 --no-tags https://github.com/lixipin/OpenLane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426569037
git clone --depth 1 --no-tags https://github.com/s204451/Eroding-FSMD-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426610672
git clone --depth 1 --no-tags https://github.com/Patrickshiny/verilogFiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427699256
git clone --depth 1 --no-tags https://github.com/BobLouis/verilog_learning_lec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427673367
git clone --depth 1 --no-tags https://github.com/ErikMtz99/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427428630
git clone --depth 1 --no-tags https://github.com/YoungRaeKimm/single-cycle-stack-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427473729
git clone --depth 1 --no-tags https://github.com/novoseltcev/miet-microprocessors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428601773
git clone --depth 1 --no-tags https://github.com/jlundvall/IC-prosjekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428634633
git clone --depth 1 --no-tags https://github.com/DanielVorhaug/MazeEscaper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429231536
git clone --depth 1 --no-tags https://github.com/siddhantsingh14/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431975595
git clone --depth 1 --no-tags https://github.com/fuanruisu/Reg_File_Magana_1_Juan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431264790
git clone --depth 1 --no-tags https://github.com/DevSoni1/Circuit-Design-using-Verilog-HDl-Dataflow-modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432210776
git clone --depth 1 --no-tags https://github.com/eAlmonte21/Reg_File_Almonte_1_Luis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431244381
git clone --depth 1 --no-tags https://github.com/AHReccese/MicroController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431855593
git clone --depth 1 --no-tags https://github.com/Digisky-msi/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427753998
git clone --depth 1 --no-tags https://github.com/rosemamb/Prosjekt-IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427050000
git clone --depth 1 --no-tags https://github.com/HBzhainan-wzw/ECE154A_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428406176
git clone --depth 1 --no-tags https://github.com/shin19991207/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428300507
git clone --depth 1 --no-tags https://github.com/jushg/ee2026_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428582405
git clone --depth 1 --no-tags https://github.com/nas-git-nas/C-473_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430787568
git clone --depth 1 --no-tags https://github.com/TorsteinFlatval/Integrated-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429141237
git clone --depth 1 --no-tags https://github.com/TorsteinFlatval/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429132653
git clone --depth 1 --no-tags https://github.com/LEE-YOUNG-JE/Calculator-by-FPGA-kit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427282536
git clone --depth 1 --no-tags https://github.com/embelon/wrapped_wb_openram_shim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426962430
git clone --depth 1 --no-tags https://github.com/chulse/ee216a_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431039905
