---
title: "VUnit"
description: "Open source unit testing framework for VHDL/SystemVerilog"
authors:
  - Lars Asplund
  - Olof Kraigher
links:
  gh: VUnit/vunit
  web: http://vunit.github.io
date: "2014-11-25"
tags: [
  "framework",
  "testing",
  "verification",
  "vhdl",
  "systemverilog",
]
categories: [
  "Frameworks"
]
talk: 38
---

*"VUnit is an open source unit testing framework for VHDL/SystemVerilog \[...\] It features the functionality needed to realize continuous and automated testing of your HDL code. VUnit doesn’t replace but rather complements traditional testing methodologies by supporting a “test early and often” approach through automation."*

<!--more-->

Based partially on OSVVM.

- Written In: VHDL/Python
- Write Testbenches In: VHDL/System Verilog
- License: [Mozilla Public License, v. 2.0.](https://github.com/VUnit/vunit/blob/master/LICENSE.txt) baring OSVVM components.
