#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_Bypass */
ADC_Bypass__0__DM__MASK EQU 0xE00000
ADC_Bypass__0__DM__SHIFT EQU 21
ADC_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_Bypass__0__HSIOM_SHIFT EQU 28
ADC_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__0__MASK EQU 0x80
ADC_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__0__PORT EQU 1
ADC_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_Bypass__0__SHIFT EQU 7
ADC_Bypass__DR EQU CYREG_PRT1_DR
ADC_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__MASK EQU 0x80
ADC_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__PC EQU CYREG_PRT1_PC
ADC_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__PORT EQU 1
ADC_Bypass__PS EQU CYREG_PRT1_PS
ADC_Bypass__SHIFT EQU 7

/* ADC_cy_psoc4_sar */
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_4_PIN EQU 4
ADC_cy_psoc4_sarmux_8__CH_4_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_5_PIN EQU 5
ADC_cy_psoc4_sarmux_8__CH_5_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_6_PIN EQU 6
ADC_cy_psoc4_sarmux_8__CH_6_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_7_PIN EQU 7
ADC_cy_psoc4_sarmux_8__CH_7_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_intClock */
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_SCB */
I2C_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
I2C_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
I2C_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
I2C_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
I2C_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
I2C_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
I2C_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
I2C_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
I2C_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
I2C_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
I2C_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
I2C_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
I2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* I2C_SCB_IRQ */
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x800
I2C_SCB_IRQ__INTC_NUMBER EQU 11
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_SCBCLK */
I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_SCBCLK__MASK EQU 0x80000000
I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* I2C_scl */
I2C_scl__0__DM__MASK EQU 0x7000
I2C_scl__0__DM__SHIFT EQU 12
I2C_scl__0__DR EQU CYREG_PRT0_DR
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
I2C_scl__0__HSIOM_MASK EQU 0x000F0000
I2C_scl__0__HSIOM_SHIFT EQU 16
I2C_scl__0__INTCFG EQU CYREG_PRT0_INTCFG
I2C_scl__0__INTSTAT EQU CYREG_PRT0_INTSTAT
I2C_scl__0__MASK EQU 0x10
I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_scl__0__PC EQU CYREG_PRT0_PC
I2C_scl__0__PC2 EQU CYREG_PRT0_PC2
I2C_scl__0__PORT EQU 0
I2C_scl__0__PS EQU CYREG_PRT0_PS
I2C_scl__0__SHIFT EQU 4
I2C_scl__DR EQU CYREG_PRT0_DR
I2C_scl__INTCFG EQU CYREG_PRT0_INTCFG
I2C_scl__INTSTAT EQU CYREG_PRT0_INTSTAT
I2C_scl__MASK EQU 0x10
I2C_scl__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_scl__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_scl__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_scl__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_scl__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_scl__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_scl__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_scl__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_scl__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_scl__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_scl__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_scl__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_scl__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_scl__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_scl__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_scl__PC EQU CYREG_PRT0_PC
I2C_scl__PC2 EQU CYREG_PRT0_PC2
I2C_scl__PORT EQU 0
I2C_scl__PS EQU CYREG_PRT0_PS
I2C_scl__SHIFT EQU 4

/* I2C_sda */
I2C_sda__0__DM__MASK EQU 0x38000
I2C_sda__0__DM__SHIFT EQU 15
I2C_sda__0__DR EQU CYREG_PRT0_DR
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
I2C_sda__0__HSIOM_MASK EQU 0x00F00000
I2C_sda__0__HSIOM_SHIFT EQU 20
I2C_sda__0__INTCFG EQU CYREG_PRT0_INTCFG
I2C_sda__0__INTSTAT EQU CYREG_PRT0_INTSTAT
I2C_sda__0__MASK EQU 0x20
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_sda__0__PC EQU CYREG_PRT0_PC
I2C_sda__0__PC2 EQU CYREG_PRT0_PC2
I2C_sda__0__PORT EQU 0
I2C_sda__0__PS EQU CYREG_PRT0_PS
I2C_sda__0__SHIFT EQU 5
I2C_sda__DR EQU CYREG_PRT0_DR
I2C_sda__INTCFG EQU CYREG_PRT0_INTCFG
I2C_sda__INTSTAT EQU CYREG_PRT0_INTSTAT
I2C_sda__MASK EQU 0x20
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_sda__PC EQU CYREG_PRT0_PC
I2C_sda__PC2 EQU CYREG_PRT0_PC2
I2C_sda__PORT EQU 0
I2C_sda__PS EQU CYREG_PRT0_PS
I2C_sda__SHIFT EQU 5

/* LCD_LCDPort */
LCD_LCDPort__0__DM__MASK EQU 0x07
LCD_LCDPort__0__DM__SHIFT EQU 0
LCD_LCDPort__0__DR EQU CYREG_PRT3_DR
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_PRT3_INTCFG
LCD_LCDPort__0__INTSTAT EQU CYREG_PRT3_INTSTAT
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_LCDPort__0__PC EQU CYREG_PRT3_PC
LCD_LCDPort__0__PC2 EQU CYREG_PRT3_PC2
LCD_LCDPort__0__PORT EQU 3
LCD_LCDPort__0__PS EQU CYREG_PRT3_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DM__MASK EQU 0x38
LCD_LCDPort__1__DM__SHIFT EQU 3
LCD_LCDPort__1__DR EQU CYREG_PRT3_DR
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_PRT3_INTCFG
LCD_LCDPort__1__INTSTAT EQU CYREG_PRT3_INTSTAT
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_LCDPort__1__PC EQU CYREG_PRT3_PC
LCD_LCDPort__1__PC2 EQU CYREG_PRT3_PC2
LCD_LCDPort__1__PORT EQU 3
LCD_LCDPort__1__PS EQU CYREG_PRT3_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DM__MASK EQU 0x1C0
LCD_LCDPort__2__DM__SHIFT EQU 6
LCD_LCDPort__2__DR EQU CYREG_PRT3_DR
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_PRT3_INTCFG
LCD_LCDPort__2__INTSTAT EQU CYREG_PRT3_INTSTAT
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_LCDPort__2__PC EQU CYREG_PRT3_PC
LCD_LCDPort__2__PC2 EQU CYREG_PRT3_PC2
LCD_LCDPort__2__PORT EQU 3
LCD_LCDPort__2__PS EQU CYREG_PRT3_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DM__MASK EQU 0xE00
LCD_LCDPort__3__DM__SHIFT EQU 9
LCD_LCDPort__3__DR EQU CYREG_PRT3_DR
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_PRT3_INTCFG
LCD_LCDPort__3__INTSTAT EQU CYREG_PRT3_INTSTAT
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_LCDPort__3__PC EQU CYREG_PRT3_PC
LCD_LCDPort__3__PC2 EQU CYREG_PRT3_PC2
LCD_LCDPort__3__PORT EQU 3
LCD_LCDPort__3__PS EQU CYREG_PRT3_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DM__MASK EQU 0x7000
LCD_LCDPort__4__DM__SHIFT EQU 12
LCD_LCDPort__4__DR EQU CYREG_PRT3_DR
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_PRT3_INTCFG
LCD_LCDPort__4__INTSTAT EQU CYREG_PRT3_INTSTAT
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_LCDPort__4__PC EQU CYREG_PRT3_PC
LCD_LCDPort__4__PC2 EQU CYREG_PRT3_PC2
LCD_LCDPort__4__PORT EQU 3
LCD_LCDPort__4__PS EQU CYREG_PRT3_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DM__MASK EQU 0x38000
LCD_LCDPort__5__DM__SHIFT EQU 15
LCD_LCDPort__5__DR EQU CYREG_PRT3_DR
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_PRT3_INTCFG
LCD_LCDPort__5__INTSTAT EQU CYREG_PRT3_INTSTAT
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_LCDPort__5__PC EQU CYREG_PRT3_PC
LCD_LCDPort__5__PC2 EQU CYREG_PRT3_PC2
LCD_LCDPort__5__PORT EQU 3
LCD_LCDPort__5__PS EQU CYREG_PRT3_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DM__MASK EQU 0x1C0000
LCD_LCDPort__6__DM__SHIFT EQU 18
LCD_LCDPort__6__DR EQU CYREG_PRT3_DR
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_PRT3_INTCFG
LCD_LCDPort__6__INTSTAT EQU CYREG_PRT3_INTSTAT
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_LCDPort__6__PC EQU CYREG_PRT3_PC
LCD_LCDPort__6__PC2 EQU CYREG_PRT3_PC2
LCD_LCDPort__6__PORT EQU 3
LCD_LCDPort__6__PS EQU CYREG_PRT3_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_PRT3_DR
LCD_LCDPort__INTCFG EQU CYREG_PRT3_INTCFG
LCD_LCDPort__INTSTAT EQU CYREG_PRT3_INTSTAT
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_LCDPort__PC EQU CYREG_PRT3_PC
LCD_LCDPort__PC2 EQU CYREG_PRT3_PC2
LCD_LCDPort__PORT EQU 3
LCD_LCDPort__PS EQU CYREG_PRT3_PS
LCD_LCDPort__SHIFT EQU 0

/* AIN0 */
AIN0__0__DM__MASK EQU 0x07
AIN0__0__DM__SHIFT EQU 0
AIN0__0__DR EQU CYREG_PRT2_DR
AIN0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AIN0__0__HSIOM_MASK EQU 0x0000000F
AIN0__0__HSIOM_SHIFT EQU 0
AIN0__0__INTCFG EQU CYREG_PRT2_INTCFG
AIN0__0__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN0__0__MASK EQU 0x01
AIN0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN0__0__PC EQU CYREG_PRT2_PC
AIN0__0__PC2 EQU CYREG_PRT2_PC2
AIN0__0__PORT EQU 2
AIN0__0__PS EQU CYREG_PRT2_PS
AIN0__0__SHIFT EQU 0
AIN0__DR EQU CYREG_PRT2_DR
AIN0__INTCFG EQU CYREG_PRT2_INTCFG
AIN0__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN0__MASK EQU 0x01
AIN0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN0__PC EQU CYREG_PRT2_PC
AIN0__PC2 EQU CYREG_PRT2_PC2
AIN0__PORT EQU 2
AIN0__PS EQU CYREG_PRT2_PS
AIN0__SHIFT EQU 0

/* AIN1 */
AIN1__0__DM__MASK EQU 0x38
AIN1__0__DM__SHIFT EQU 3
AIN1__0__DR EQU CYREG_PRT2_DR
AIN1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AIN1__0__HSIOM_MASK EQU 0x000000F0
AIN1__0__HSIOM_SHIFT EQU 4
AIN1__0__INTCFG EQU CYREG_PRT2_INTCFG
AIN1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN1__0__MASK EQU 0x02
AIN1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN1__0__PC EQU CYREG_PRT2_PC
AIN1__0__PC2 EQU CYREG_PRT2_PC2
AIN1__0__PORT EQU 2
AIN1__0__PS EQU CYREG_PRT2_PS
AIN1__0__SHIFT EQU 1
AIN1__DR EQU CYREG_PRT2_DR
AIN1__INTCFG EQU CYREG_PRT2_INTCFG
AIN1__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN1__MASK EQU 0x02
AIN1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN1__PC EQU CYREG_PRT2_PC
AIN1__PC2 EQU CYREG_PRT2_PC2
AIN1__PORT EQU 2
AIN1__PS EQU CYREG_PRT2_PS
AIN1__SHIFT EQU 1

/* AIN2 */
AIN2__0__DM__MASK EQU 0x1C0
AIN2__0__DM__SHIFT EQU 6
AIN2__0__DR EQU CYREG_PRT2_DR
AIN2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AIN2__0__HSIOM_MASK EQU 0x00000F00
AIN2__0__HSIOM_SHIFT EQU 8
AIN2__0__INTCFG EQU CYREG_PRT2_INTCFG
AIN2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN2__0__MASK EQU 0x04
AIN2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN2__0__PC EQU CYREG_PRT2_PC
AIN2__0__PC2 EQU CYREG_PRT2_PC2
AIN2__0__PORT EQU 2
AIN2__0__PS EQU CYREG_PRT2_PS
AIN2__0__SHIFT EQU 2
AIN2__DR EQU CYREG_PRT2_DR
AIN2__INTCFG EQU CYREG_PRT2_INTCFG
AIN2__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN2__MASK EQU 0x04
AIN2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN2__PC EQU CYREG_PRT2_PC
AIN2__PC2 EQU CYREG_PRT2_PC2
AIN2__PORT EQU 2
AIN2__PS EQU CYREG_PRT2_PS
AIN2__SHIFT EQU 2

/* AIN3 */
AIN3__0__DM__MASK EQU 0xE00
AIN3__0__DM__SHIFT EQU 9
AIN3__0__DR EQU CYREG_PRT2_DR
AIN3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AIN3__0__HSIOM_MASK EQU 0x0000F000
AIN3__0__HSIOM_SHIFT EQU 12
AIN3__0__INTCFG EQU CYREG_PRT2_INTCFG
AIN3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN3__0__MASK EQU 0x08
AIN3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN3__0__PC EQU CYREG_PRT2_PC
AIN3__0__PC2 EQU CYREG_PRT2_PC2
AIN3__0__PORT EQU 2
AIN3__0__PS EQU CYREG_PRT2_PS
AIN3__0__SHIFT EQU 3
AIN3__DR EQU CYREG_PRT2_DR
AIN3__INTCFG EQU CYREG_PRT2_INTCFG
AIN3__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN3__MASK EQU 0x08
AIN3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN3__PC EQU CYREG_PRT2_PC
AIN3__PC2 EQU CYREG_PRT2_PC2
AIN3__PORT EQU 2
AIN3__PS EQU CYREG_PRT2_PS
AIN3__SHIFT EQU 3

/* AIN4 */
AIN4__0__DM__MASK EQU 0x7000
AIN4__0__DM__SHIFT EQU 12
AIN4__0__DR EQU CYREG_PRT2_DR
AIN4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AIN4__0__HSIOM_MASK EQU 0x000F0000
AIN4__0__HSIOM_SHIFT EQU 16
AIN4__0__INTCFG EQU CYREG_PRT2_INTCFG
AIN4__0__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN4__0__MASK EQU 0x10
AIN4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN4__0__PC EQU CYREG_PRT2_PC
AIN4__0__PC2 EQU CYREG_PRT2_PC2
AIN4__0__PORT EQU 2
AIN4__0__PS EQU CYREG_PRT2_PS
AIN4__0__SHIFT EQU 4
AIN4__DR EQU CYREG_PRT2_DR
AIN4__INTCFG EQU CYREG_PRT2_INTCFG
AIN4__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN4__MASK EQU 0x10
AIN4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN4__PC EQU CYREG_PRT2_PC
AIN4__PC2 EQU CYREG_PRT2_PC2
AIN4__PORT EQU 2
AIN4__PS EQU CYREG_PRT2_PS
AIN4__SHIFT EQU 4

/* AIN5 */
AIN5__0__DM__MASK EQU 0x38000
AIN5__0__DM__SHIFT EQU 15
AIN5__0__DR EQU CYREG_PRT2_DR
AIN5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AIN5__0__HSIOM_MASK EQU 0x00F00000
AIN5__0__HSIOM_SHIFT EQU 20
AIN5__0__INTCFG EQU CYREG_PRT2_INTCFG
AIN5__0__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN5__0__MASK EQU 0x20
AIN5__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN5__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN5__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN5__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN5__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN5__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN5__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN5__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN5__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN5__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN5__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN5__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN5__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN5__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN5__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN5__0__PC EQU CYREG_PRT2_PC
AIN5__0__PC2 EQU CYREG_PRT2_PC2
AIN5__0__PORT EQU 2
AIN5__0__PS EQU CYREG_PRT2_PS
AIN5__0__SHIFT EQU 5
AIN5__DR EQU CYREG_PRT2_DR
AIN5__INTCFG EQU CYREG_PRT2_INTCFG
AIN5__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN5__MASK EQU 0x20
AIN5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN5__PC EQU CYREG_PRT2_PC
AIN5__PC2 EQU CYREG_PRT2_PC2
AIN5__PORT EQU 2
AIN5__PS EQU CYREG_PRT2_PS
AIN5__SHIFT EQU 5

/* AIN6 */
AIN6__0__DM__MASK EQU 0x1C0000
AIN6__0__DM__SHIFT EQU 18
AIN6__0__DR EQU CYREG_PRT2_DR
AIN6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AIN6__0__HSIOM_MASK EQU 0x0F000000
AIN6__0__HSIOM_SHIFT EQU 24
AIN6__0__INTCFG EQU CYREG_PRT2_INTCFG
AIN6__0__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN6__0__MASK EQU 0x40
AIN6__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN6__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN6__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN6__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN6__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN6__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN6__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN6__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN6__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN6__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN6__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN6__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN6__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN6__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN6__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN6__0__PC EQU CYREG_PRT2_PC
AIN6__0__PC2 EQU CYREG_PRT2_PC2
AIN6__0__PORT EQU 2
AIN6__0__PS EQU CYREG_PRT2_PS
AIN6__0__SHIFT EQU 6
AIN6__DR EQU CYREG_PRT2_DR
AIN6__INTCFG EQU CYREG_PRT2_INTCFG
AIN6__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN6__MASK EQU 0x40
AIN6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN6__PC EQU CYREG_PRT2_PC
AIN6__PC2 EQU CYREG_PRT2_PC2
AIN6__PORT EQU 2
AIN6__PS EQU CYREG_PRT2_PS
AIN6__SHIFT EQU 6

/* AIN7 */
AIN7__0__DM__MASK EQU 0xE00000
AIN7__0__DM__SHIFT EQU 21
AIN7__0__DR EQU CYREG_PRT2_DR
AIN7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AIN7__0__HSIOM_MASK EQU 0xF0000000
AIN7__0__HSIOM_SHIFT EQU 28
AIN7__0__INTCFG EQU CYREG_PRT2_INTCFG
AIN7__0__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN7__0__MASK EQU 0x80
AIN7__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN7__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN7__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN7__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN7__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN7__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN7__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN7__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN7__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN7__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN7__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN7__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN7__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN7__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN7__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN7__0__PC EQU CYREG_PRT2_PC
AIN7__0__PC2 EQU CYREG_PRT2_PC2
AIN7__0__PORT EQU 2
AIN7__0__PS EQU CYREG_PRT2_PS
AIN7__0__SHIFT EQU 7
AIN7__DR EQU CYREG_PRT2_DR
AIN7__INTCFG EQU CYREG_PRT2_INTCFG
AIN7__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN7__MASK EQU 0x80
AIN7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN7__PC EQU CYREG_PRT2_PC
AIN7__PC2 EQU CYREG_PRT2_PC2
AIN7__PORT EQU 2
AIN7__PS EQU CYREG_PRT2_PS
AIN7__SHIFT EQU 7

/* P1_2 */
P1_2__0__DM__MASK EQU 0x1C0
P1_2__0__DM__SHIFT EQU 6
P1_2__0__DR EQU CYREG_PRT1_DR
P1_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_2__0__HSIOM_MASK EQU 0x00000F00
P1_2__0__HSIOM_SHIFT EQU 8
P1_2__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_2__0__MASK EQU 0x04
P1_2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_2__0__OUT_SEL_SHIFT EQU 4
P1_2__0__OUT_SEL_VAL EQU 2
P1_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_2__0__PC EQU CYREG_PRT1_PC
P1_2__0__PC2 EQU CYREG_PRT1_PC2
P1_2__0__PORT EQU 1
P1_2__0__PS EQU CYREG_PRT1_PS
P1_2__0__SHIFT EQU 2
P1_2__DR EQU CYREG_PRT1_DR
P1_2__INTCFG EQU CYREG_PRT1_INTCFG
P1_2__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_2__LED1__DM__MASK EQU 0x1C0
P1_2__LED1__DM__SHIFT EQU 6
P1_2__LED1__DR EQU CYREG_PRT1_DR
P1_2__LED1__INTCFG EQU CYREG_PRT1_INTCFG
P1_2__LED1__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_2__LED1__MASK EQU 0x04
P1_2__LED1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_2__LED1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_2__LED1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_2__LED1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_2__LED1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_2__LED1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_2__LED1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_2__LED1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_2__LED1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_2__LED1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_2__LED1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_2__LED1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_2__LED1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_2__LED1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_2__LED1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_2__LED1__PC EQU CYREG_PRT1_PC
P1_2__LED1__PC2 EQU CYREG_PRT1_PC2
P1_2__LED1__PORT EQU 1
P1_2__LED1__PS EQU CYREG_PRT1_PS
P1_2__LED1__SHIFT EQU 2
P1_2__MASK EQU 0x04
P1_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_2__PC EQU CYREG_PRT1_PC
P1_2__PC2 EQU CYREG_PRT1_PC2
P1_2__PORT EQU 1
P1_2__PS EQU CYREG_PRT1_PS
P1_2__SHIFT EQU 2

/* P1_3 */
P1_3__0__DM__MASK EQU 0xE00
P1_3__0__DM__SHIFT EQU 9
P1_3__0__DR EQU CYREG_PRT1_DR
P1_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_3__0__HSIOM_MASK EQU 0x0000F000
P1_3__0__HSIOM_SHIFT EQU 12
P1_3__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_3__0__MASK EQU 0x08
P1_3__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_3__0__OUT_SEL_SHIFT EQU 6
P1_3__0__OUT_SEL_VAL EQU 0
P1_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_3__0__PC EQU CYREG_PRT1_PC
P1_3__0__PC2 EQU CYREG_PRT1_PC2
P1_3__0__PORT EQU 1
P1_3__0__PS EQU CYREG_PRT1_PS
P1_3__0__SHIFT EQU 3
P1_3__DR EQU CYREG_PRT1_DR
P1_3__INTCFG EQU CYREG_PRT1_INTCFG
P1_3__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_3__LED1__DM__MASK EQU 0xE00
P1_3__LED1__DM__SHIFT EQU 9
P1_3__LED1__DR EQU CYREG_PRT1_DR
P1_3__LED1__INTCFG EQU CYREG_PRT1_INTCFG
P1_3__LED1__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_3__LED1__MASK EQU 0x08
P1_3__LED1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_3__LED1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_3__LED1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_3__LED1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_3__LED1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_3__LED1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_3__LED1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_3__LED1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_3__LED1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_3__LED1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_3__LED1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_3__LED1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_3__LED1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_3__LED1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_3__LED1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_3__LED1__PC EQU CYREG_PRT1_PC
P1_3__LED1__PC2 EQU CYREG_PRT1_PC2
P1_3__LED1__PORT EQU 1
P1_3__LED1__PS EQU CYREG_PRT1_PS
P1_3__LED1__SHIFT EQU 3
P1_3__MASK EQU 0x08
P1_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_3__PC EQU CYREG_PRT1_PC
P1_3__PC2 EQU CYREG_PRT1_PC2
P1_3__PORT EQU 1
P1_3__PS EQU CYREG_PRT1_PS
P1_3__SHIFT EQU 3

/* P1_4 */
P1_4__0__DM__MASK EQU 0x7000
P1_4__0__DM__SHIFT EQU 12
P1_4__0__DR EQU CYREG_PRT1_DR
P1_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_4__0__HSIOM_MASK EQU 0x000F0000
P1_4__0__HSIOM_SHIFT EQU 16
P1_4__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_4__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_4__0__MASK EQU 0x10
P1_4__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_4__0__OUT_SEL_SHIFT EQU 8
P1_4__0__OUT_SEL_VAL EQU 3
P1_4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_4__0__PC EQU CYREG_PRT1_PC
P1_4__0__PC2 EQU CYREG_PRT1_PC2
P1_4__0__PORT EQU 1
P1_4__0__PS EQU CYREG_PRT1_PS
P1_4__0__SHIFT EQU 4
P1_4__DR EQU CYREG_PRT1_DR
P1_4__INTCFG EQU CYREG_PRT1_INTCFG
P1_4__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_4__LED1__DM__MASK EQU 0x7000
P1_4__LED1__DM__SHIFT EQU 12
P1_4__LED1__DR EQU CYREG_PRT1_DR
P1_4__LED1__INTCFG EQU CYREG_PRT1_INTCFG
P1_4__LED1__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_4__LED1__MASK EQU 0x10
P1_4__LED1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_4__LED1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_4__LED1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_4__LED1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_4__LED1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_4__LED1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_4__LED1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_4__LED1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_4__LED1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_4__LED1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_4__LED1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_4__LED1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_4__LED1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_4__LED1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_4__LED1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_4__LED1__PC EQU CYREG_PRT1_PC
P1_4__LED1__PC2 EQU CYREG_PRT1_PC2
P1_4__LED1__PORT EQU 1
P1_4__LED1__PS EQU CYREG_PRT1_PS
P1_4__LED1__SHIFT EQU 4
P1_4__MASK EQU 0x10
P1_4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_4__PC EQU CYREG_PRT1_PC
P1_4__PC2 EQU CYREG_PRT1_PC2
P1_4__PORT EQU 1
P1_4__PS EQU CYREG_PRT1_PS
P1_4__SHIFT EQU 4

/* P1_5 */
P1_5__0__DM__MASK EQU 0x38000
P1_5__0__DM__SHIFT EQU 15
P1_5__0__DR EQU CYREG_PRT1_DR
P1_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_5__0__HSIOM_MASK EQU 0x00F00000
P1_5__0__HSIOM_SHIFT EQU 20
P1_5__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_5__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_5__0__MASK EQU 0x20
P1_5__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_5__0__OUT_SEL_SHIFT EQU 10
P1_5__0__OUT_SEL_VAL EQU 1
P1_5__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_5__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_5__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_5__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_5__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_5__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_5__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_5__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_5__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_5__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_5__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_5__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_5__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_5__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_5__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_5__0__PC EQU CYREG_PRT1_PC
P1_5__0__PC2 EQU CYREG_PRT1_PC2
P1_5__0__PORT EQU 1
P1_5__0__PS EQU CYREG_PRT1_PS
P1_5__0__SHIFT EQU 5
P1_5__DR EQU CYREG_PRT1_DR
P1_5__INTCFG EQU CYREG_PRT1_INTCFG
P1_5__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_5__LED1__DM__MASK EQU 0x38000
P1_5__LED1__DM__SHIFT EQU 15
P1_5__LED1__DR EQU CYREG_PRT1_DR
P1_5__LED1__INTCFG EQU CYREG_PRT1_INTCFG
P1_5__LED1__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_5__LED1__MASK EQU 0x20
P1_5__LED1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_5__LED1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_5__LED1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_5__LED1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_5__LED1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_5__LED1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_5__LED1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_5__LED1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_5__LED1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_5__LED1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_5__LED1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_5__LED1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_5__LED1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_5__LED1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_5__LED1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_5__LED1__PC EQU CYREG_PRT1_PC
P1_5__LED1__PC2 EQU CYREG_PRT1_PC2
P1_5__LED1__PORT EQU 1
P1_5__LED1__PS EQU CYREG_PRT1_PS
P1_5__LED1__SHIFT EQU 5
P1_5__MASK EQU 0x20
P1_5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_5__PC EQU CYREG_PRT1_PC
P1_5__PC2 EQU CYREG_PRT1_PC2
P1_5__PORT EQU 1
P1_5__PS EQU CYREG_PRT1_PS
P1_5__SHIFT EQU 5

/* P1_6 */
P1_6__0__DM__MASK EQU 0x1C0000
P1_6__0__DM__SHIFT EQU 18
P1_6__0__DR EQU CYREG_PRT1_DR
P1_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_6__0__HSIOM_MASK EQU 0x0F000000
P1_6__0__HSIOM_SHIFT EQU 24
P1_6__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_6__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6__0__MASK EQU 0x40
P1_6__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_6__0__OUT_SEL_SHIFT EQU 12
P1_6__0__OUT_SEL_VAL EQU 0
P1_6__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6__0__PC EQU CYREG_PRT1_PC
P1_6__0__PC2 EQU CYREG_PRT1_PC2
P1_6__0__PORT EQU 1
P1_6__0__PS EQU CYREG_PRT1_PS
P1_6__0__SHIFT EQU 6
P1_6__DR EQU CYREG_PRT1_DR
P1_6__INTCFG EQU CYREG_PRT1_INTCFG
P1_6__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6__LED1__DM__MASK EQU 0x1C0000
P1_6__LED1__DM__SHIFT EQU 18
P1_6__LED1__DR EQU CYREG_PRT1_DR
P1_6__LED1__INTCFG EQU CYREG_PRT1_INTCFG
P1_6__LED1__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6__LED1__MASK EQU 0x40
P1_6__LED1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6__LED1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6__LED1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6__LED1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6__LED1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6__LED1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6__LED1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6__LED1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6__LED1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6__LED1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6__LED1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6__LED1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6__LED1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6__LED1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6__LED1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6__LED1__PC EQU CYREG_PRT1_PC
P1_6__LED1__PC2 EQU CYREG_PRT1_PC2
P1_6__LED1__PORT EQU 1
P1_6__LED1__PS EQU CYREG_PRT1_PS
P1_6__LED1__SHIFT EQU 6
P1_6__MASK EQU 0x40
P1_6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6__PC EQU CYREG_PRT1_PC
P1_6__PC2 EQU CYREG_PRT1_PC2
P1_6__PORT EQU 1
P1_6__PS EQU CYREG_PRT1_PS
P1_6__SHIFT EQU 6

/* Debug_LED_reg */
Debug_LED_reg_Sync_ctrl_reg__0__MASK EQU 0x01
Debug_LED_reg_Sync_ctrl_reg__0__POS EQU 0
Debug_LED_reg_Sync_ctrl_reg__1__MASK EQU 0x02
Debug_LED_reg_Sync_ctrl_reg__1__POS EQU 1
Debug_LED_reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Debug_LED_reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Debug_LED_reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Debug_LED_reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Debug_LED_reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Debug_LED_reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
Debug_LED_reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Debug_LED_reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
Debug_LED_reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Debug_LED_reg_Sync_ctrl_reg__2__MASK EQU 0x04
Debug_LED_reg_Sync_ctrl_reg__2__POS EQU 2
Debug_LED_reg_Sync_ctrl_reg__3__MASK EQU 0x08
Debug_LED_reg_Sync_ctrl_reg__3__POS EQU 3
Debug_LED_reg_Sync_ctrl_reg__4__MASK EQU 0x10
Debug_LED_reg_Sync_ctrl_reg__4__POS EQU 4
Debug_LED_reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Debug_LED_reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
Debug_LED_reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Debug_LED_reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
Debug_LED_reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Debug_LED_reg_Sync_ctrl_reg__MASK EQU 0x1F
Debug_LED_reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Debug_LED_reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Debug_LED_reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 3000000
CYDEV_BCLK__HFCLK__KHZ EQU 3000
CYDEV_BCLK__HFCLK__MHZ EQU 3
CYDEV_BCLK__SYSCLK__HZ EQU 3000000
CYDEV_BCLK__SYSCLK__KHZ EQU 3000
CYDEV_BCLK__SYSCLK__MHZ EQU 3
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
