$date
	Sat Feb 01 10:11:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out $end
$var wire 2 " change [1:0] $end
$var reg 1 # clk $end
$var reg 2 $ in [1:0] $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 2 & in [1:0] $end
$var wire 1 % rst $end
$var parameter 2 ' s0 $end
$var parameter 2 ( s1 $end
$var parameter 2 ) s2 $end
$var reg 2 * c_state [1:0] $end
$var reg 2 + change [1:0] $end
$var reg 2 , n_state [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 )
b1 (
b0 '
$end
#0
$dumpvars
bx ,
bx +
bx *
bx &
1%
bx $
0#
bx "
x!
$end
#5000
b0 "
b0 +
b0 ,
b0 *
1#
#6000
b10 $
b10 &
0%
#10000
0#
#15000
0!
b10 ,
1#
#20000
0#
#25000
b1 "
b1 +
1!
b0 ,
b10 *
1#
#30000
0#
#35000
b0 "
b0 +
0!
b10 ,
b0 *
1#
#40000
0#
#45000
b1 "
b1 +
1!
b0 ,
b10 *
1#
#50000
0#
