# Tiny Tapeout project information
project:
  title:        "Full Digital CDR w"
  author:       "Soumobrata Ghosh"
  discord:      ""      
  description:  "CDR with open-loop VCO-ADC sampler, digital loop filter, and recovered clock debug outputs. TinyTapeout-ready."
  language:     "Verilog"
  clock_hz:     50000000        #

  tiles: "1x1"
  top_module:  "tt_um_sfg_vcoadc_cdr"

  source_files:
    - "tt_um_sfg_vcoadc_cdr.v"
    - "project.v"


pinout:
  # Inputs (ui_in[7:0])
  ui[0]: "Y_IN[0]  (LSB)"
  ui[1]: "Y_IN[1]"
  ui[2]: "Y_IN[2]"
  ui[3]: "Y_IN[3]"
  ui[4]: "Y_IN[4]"
  ui[5]: "Y_IN[5]"
  ui[6]: "Y_IN[6]"
  ui[7]: "Y_IN[7]  (MSB)"

  # Outputs (uo_out[7:0])
  uo[0]: "SAMPLE_EN (1-cycle pulse)"
  uo[1]: "REC_CLK (50% duty)"
  uo[2]: "SAMPLER_OUT[2]"
  uo[3]: "SAMPLER_OUT[3]"
  uo[4]: "SAMPLER_OUT[4]"
  uo[5]: "SAMPLER_OUT[5]"
  uo[6]: "SAMPLER_OUT[6]"
  uo[7]: "SAMPLER_OUT[7] (MSB)"

  # Bidirectional pins (unused)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
