/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [10:0] _01_;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [6:0] celloutsig_1_0z;
  wire [20:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(celloutsig_1_0z[4] ? celloutsig_1_0z[5] : in_data[105]);
  assign celloutsig_1_2z = celloutsig_1_0z[1] ^ celloutsig_1_0z[6];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 11'h000;
    else _01_ <= in_data[79:69];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 11'h000;
    else _00_ <= _01_;
  assign celloutsig_1_11z = { in_data[180:161], celloutsig_1_3z } & { in_data[155], celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_4z = { _00_[8], celloutsig_0_2z } >= { in_data[76], celloutsig_0_2z };
  assign celloutsig_1_19z = celloutsig_1_11z[19:0] >= { celloutsig_1_11z[13:4], celloutsig_1_16z, celloutsig_1_8z };
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z } > in_data[121:115];
  assign celloutsig_0_3z = _01_[10:5] && _00_[9:4];
  assign celloutsig_1_7z = { in_data[186:180], celloutsig_1_6z } && in_data[157:148];
  assign celloutsig_1_0z = in_data[113:107] % { 1'h1, in_data[183:178] };
  assign celloutsig_1_12z = celloutsig_1_11z[4:2] % { 1'h1, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_6z = celloutsig_1_0z[6:4] % { 1'h1, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_0z[3], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z } % { 1'h1, celloutsig_1_0z[5:1], celloutsig_1_4z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_9z = { celloutsig_1_0z[4:1], celloutsig_1_0z } % { 1'h1, in_data[121:114], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_18z = | { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_1_5z = ~^ in_data[184:171];
  assign celloutsig_0_5z = { in_data[24], celloutsig_0_3z, celloutsig_0_4z } >> _00_[5:3];
  assign celloutsig_0_2z = _00_[6:2] <<< in_data[54:50];
  assign celloutsig_1_3z = ~((celloutsig_1_0z[1] & celloutsig_1_2z) | celloutsig_1_0z[6]);
  assign celloutsig_1_4z = ~((celloutsig_1_0z[4] & celloutsig_1_0z[1]) | celloutsig_1_1z);
  assign celloutsig_1_16z = ~((in_data[161] & celloutsig_1_12z[1]) | celloutsig_1_4z);
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
