{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 01:13:01 2015 " "Info: Processing started: Mon Mar 16 01:13:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6part2 -c lab6part2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6part2 -c lab6part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM " "Info (12023): Found entity 1: LPM" {  } { { "LPM.v" "" { Text "C:/Users/bay/Documents/lab6part2/LPM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6part2.v 6 6 " "Info (12021): Found 6 design units, including 6 entities, in source file lab6part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6part2 " "Info (12023): Found entity 1: lab6part2" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Info (12023): Found entity 2: counter" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 l6 " "Info (12023): Found entity 3: l6" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 upcount " "Info (12023): Found entity 4: upcount" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 dec3to8 " "Info (12023): Found entity 5: dec3to8" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 regn " "Info (12023): Found entity 6: regn" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Info (12023): Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/bay/Documents/lab6part2/inst_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetn lab6part2.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at lab6part2.v(8): created implicit net for \"resetn\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mclock lab6part2.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at lab6part2.v(9): created implicit net for \"mclock\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pclock lab6part2.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at lab6part2.v(10): created implicit net for \"pclock\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done lab6part2.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at lab6part2.v(12): created implicit net for \"done\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "run lab6part2.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at lab6part2.v(13): created implicit net for \"run\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6part2.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6part2.v(23): instance has no name" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6part2.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6part2.v(24): instance has no name" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6part2.v(25) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6part2.v(25): instance has no name" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6part2 " "Info (12127): Elaborating entity \"lab6part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pclock lab6part2.v(10) " "Warning (10036): Verilog HDL or VHDL warning at lab6part2.v(10): object \"pclock\" assigned a value but never read" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done lab6part2.v(12) " "Warning (10036): Verilog HDL or VHDL warning at lab6part2.v(12): object \"done\" assigned a value but never read" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "run lab6part2.v(13) " "Warning (10036): Verilog HDL or VHDL warning at lab6part2.v(13): object \"run\" assigned a value but never read" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16\] lab6part2.v(4) " "Warning (10034): Output port \"LEDR\[16\]\" at lab6part2.v(4) has no driver" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG lab6part2.v(5) " "Warning (10034): Output port \"LEDG\" at lab6part2.v(5) has no driver" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_8 " "Info (12128): Elaborating entity \"counter\" for hierarchy \"counter:comb_8\"" {  } { { "lab6part2.v" "comb_8" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab6part2.v(41) " "Warning (10230): Verilog HDL assignment warning at lab6part2.v(41): truncated value with size 32 to match size of target (5)" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:comb_9 " "Info (12128): Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:comb_9\"" {  } { { "lab6part2.v" "comb_9" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:comb_9\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:comb_9\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "altsyncram_component" { Text "C:/Users/bay/Documents/lab6part2/inst_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:comb_9\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"inst_mem:comb_9\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "" { Text "C:/Users/bay/Documents/lab6part2/inst_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:comb_9\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"inst_mem:comb_9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem.mif " "Info (12134): Parameter \"init_file\" = \"mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info (12134): Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info (12134): Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info (12134): Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "inst_mem.v" "" { Text "C:/Users/bay/Documents/lab6part2/inst_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mb91.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mb91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mb91 " "Info (12023): Found entity 1: altsyncram_mb91" {  } { { "db/altsyncram_mb91.tdf" "" { Text "C:/Users/bay/Documents/lab6part2/db/altsyncram_mb91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mb91 inst_mem:comb_9\|altsyncram:altsyncram_component\|altsyncram_mb91:auto_generated " "Info (12128): Elaborating entity \"altsyncram_mb91\" for hierarchy \"inst_mem:comb_9\|altsyncram:altsyncram_component\|altsyncram_mb91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l6 l6:comb_10 " "Info (12128): Elaborating entity \"l6\" for hierarchy \"l6:comb_10\"" {  } { { "lab6part2.v" "comb_10" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Dout lab6part2.v(74) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(74): variable \"Dout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN lab6part2.v(75) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(75): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rout lab6part2.v(76) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(76): variable \"Rout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gin lab6part2.v(78) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(78): variable \"Gin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addsub lab6part2.v(80) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(80): variable \"addsub\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part2.v(81) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(81): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 lab6part2.v(81) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(81): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 lab6part2.v(83) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(83): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part2.v(83) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(83): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 lab6part2.v(86) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(86): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rout lab6part2.v(88) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(88): variable \"Rout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gin lab6part2.v(90) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(90): variable \"Gin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addsub lab6part2.v(92) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(92): variable \"addsub\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part2.v(93) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(93): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 lab6part2.v(93) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(93): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 lab6part2.v(95) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(95): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part2.v(95) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(95): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 lab6part2.v(98) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(98): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gout lab6part2.v(100) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(100): variable \"Gout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RG lab6part2.v(101) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(101): variable \"RG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN lab6part2.v(103) " "Warning (10235): Verilog HDL Always Construct warning at lab6part2.v(103): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab6part2.v(126) " "Warning (10270): Verilog HDL Case Statement warning at lab6part2.v(126): incomplete case statement has no default case item" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab6part2.v(217) " "Warning (10270): Verilog HDL Case Statement warning at lab6part2.v(217): incomplete case statement has no default case item" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 217 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab6part2.v(264) " "Warning (10270): Verilog HDL Case Statement warning at lab6part2.v(264): incomplete case statement has no default case item" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 264 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout lab6part2.v(106) " "Warning (10240): Verilog HDL Always Construct warning at lab6part2.v(106): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dout lab6part2.v(106) " "Warning (10240): Verilog HDL Always Construct warning at lab6part2.v(106): inferring latch(es) for variable \"Dout\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addsub lab6part2.v(106) " "Warning (10240): Verilog HDL Always Construct warning at lab6part2.v(106): inferring latch(es) for variable \"addsub\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ain lab6part2.v(106) " "Warning (10240): Verilog HDL Always Construct warning at lab6part2.v(106): inferring latch(es) for variable \"Ain\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gin lab6part2.v(106) " "Warning (10240): Verilog HDL Always Construct warning at lab6part2.v(106): inferring latch(es) for variable \"Gin\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin lab6part2.v(106) " "Warning (10240): Verilog HDL Always Construct warning at lab6part2.v(106): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gout lab6part2.v(106) " "Warning (10240): Verilog HDL Always Construct warning at lab6part2.v(106): inferring latch(es) for variable \"Gout\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done lab6part2.v(106) " "Warning (10240): Verilog HDL Always Construct warning at lab6part2.v(106): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin lab6part2.v(106) " "Warning (10240): Verilog HDL Always Construct warning at lab6part2.v(106): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin lab6part2.v(106) " "Info (10041): Inferred latch for \"IRin\" at lab6part2.v(106)" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done lab6part2.v(106) " "Info (10041): Inferred latch for \"Done\" at lab6part2.v(106)" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gout lab6part2.v(106) " "Info (10041): Inferred latch for \"Gout\" at lab6part2.v(106)" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[0\] lab6part2.v(106) " "Info (10041): Inferred latch for \"Rin\[0\]\" at lab6part2.v(106)" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[1\] lab6part2.v(106) " "Info (10041): Inferred latch for \"Rin\[1\]\" at lab6part2.v(106)" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gin lab6part2.v(106) " "Info (10041): Inferred latch for \"Gin\" at lab6part2.v(106)" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ain lab6part2.v(106) " "Info (10041): Inferred latch for \"Ain\" at lab6part2.v(106)" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addsub lab6part2.v(106) " "Info (10041): Inferred latch for \"addsub\" at lab6part2.v(106)" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout lab6part2.v(106) " "Info (10041): Inferred latch for \"Dout\" at lab6part2.v(106)" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[0\] lab6part2.v(106) " "Info (10041): Inferred latch for \"Rout\[0\]\" at lab6part2.v(106)" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[1\] lab6part2.v(106) " "Info (10041): Inferred latch for \"Rout\[1\]\" at lab6part2.v(106)" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount l6:comb_10\|upcount:Tstep " "Info (12128): Elaborating entity \"upcount\" for hierarchy \"l6:comb_10\|upcount:Tstep\"" {  } { { "lab6part2.v" "Tstep" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 l6:comb_10\|dec3to8:decX " "Info (12128): Elaborating entity \"dec3to8\" for hierarchy \"l6:comb_10\|dec3to8:decX\"" {  } { { "lab6part2.v" "decX" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn l6:comb_10\|regn:reg_IR " "Info (12128): Elaborating entity \"regn\" for hierarchy \"l6:comb_10\|regn:reg_IR\"" {  } { { "lab6part2.v" "reg_IR" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_10\|Rout\[0\] " "Warning (13012): Latch l6:comb_10\|Rout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_10\|regn:reg_IR\|Q\[8\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_10\|regn:reg_IR\|Q\[8\]" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 350 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_10\|Rout\[1\] " "Warning (13012): Latch l6:comb_10\|Rout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_10\|regn:reg_IR\|Q\[8\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_10\|regn:reg_IR\|Q\[8\]" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 350 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_10\|Gin " "Warning (13012): Latch l6:comb_10\|Gin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_10\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_10\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 316 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_10\|addsub " "Warning (13012): Latch l6:comb_10\|addsub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_10\|regn:reg_IR\|Q\[14\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_10\|regn:reg_IR\|Q\[14\]" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 350 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_10\|Dout " "Warning (13012): Latch l6:comb_10\|Dout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_10\|regn:reg_IR\|Q\[14\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_10\|regn:reg_IR\|Q\[14\]" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 350 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_10\|Gout " "Warning (13012): Latch l6:comb_10\|Gout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_10\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_10\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 316 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_10\|Done " "Warning (13012): Latch l6:comb_10\|Done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_10\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_10\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 316 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_10\|Rin\[1\] " "Warning (13012): Latch l6:comb_10\|Rin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_10\|regn:reg_IR\|Q\[11\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_10\|regn:reg_IR\|Q\[11\]" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 350 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_10\|Rin\[0\] " "Warning (13012): Latch l6:comb_10\|Rin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_10\|regn:reg_IR\|Q\[11\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_10\|regn:reg_IR\|Q\[11\]" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 350 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_10\|Ain " "Warning (13012): Latch l6:comb_10\|Ain has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_10\|regn:reg_IR\|Q\[14\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_10\|regn:reg_IR\|Q\[14\]" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 350 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Warning (21074): Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "lab6part2.v" "" { Text "C:/Users/bay/Documents/lab6part2/lab6part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Info (21057): Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info (21058): Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info (21059): Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Info (21061): Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info (21064): Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Info: Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 01:13:14 2015 " "Info: Processing ended: Mon Mar 16 01:13:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
