# 报错集合

<!-- @import "[TOC]" {cmd="toc" depthFrom=2 depthTo=4 orderedList=false} -->

<!-- code_chunk_output -->

- [1. Synthesis failed.](#1-synthesis-failed)
  - [1.1 synth_design ERROR](#11-synth_design-error)
- [2. Bitstream Generation failed.](#2-bitstream-generation-failed)
  - [2.1 Unspecified l/0 Standard: 1 out of 13 logical ports use 10 standard (IOSTANDARD) vaue 'DEFAULT'](#21-unspecified-l0-standard-1-out-of-13-logical-ports-use-10-standard-iostandard-vaue-default)

<!-- /code_chunk_output -->


## 1. Synthesis failed.

### 1.1 synth_design ERROR

开始第一步就报错

![](images/2024-04-14-11-36-08.png)

**原因：放入了中文路径**

软件要求放在全英文路径中

## 2. Bitstream Generation failed.

### 2.1 Unspecified l/0 Standard: 1 out of 13 logical ports use 10 standard (IOSTANDARD) vaue 'DEFAULT'

![](images/2024-04-14-11-37-43.png)

**原因：输入输出有错误**

包括但不限于：

1. 重复定义引脚

``` verilog
set_property -dict {PACKAGE_PIN P5 IOSTANDARD LVCMOS33} [get_ports {G[1]}]
set_property -dict {PACKAGE_PIN P4 IOSTANDARD LVCMOS33} [get_ports {G[1]}]

或者

set_property -dict {PACKAGE_PIN P4 IOSTANDARD LVCMOS33} [get_ports {G[0]}]
set_property -dict {PACKAGE_PIN P4 IOSTANDARD LVCMOS33} [get_ports {G[1]}]
```

2. 声明的output并未被完全定义

``` verilog
output [2:0]A,B,C
上面表示A,B,C均为三位总线，所以应对应9个约束端口，否则应写为
output [2:0]A，
output B,C
```

