0.7
2020.2
Oct 14 2022
05:20:55
D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sim_1/new/fourbitsub_tb.v,1696592478,verilog,,,,fourbitsub_tb,,,,,,,,
D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sources_1/new/fourbitadder.v,1696523091,verilog,,D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sources_1/new/fourbitsub.v,,fourbitadder,,,,,,,,
D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sources_1/new/fourbitsub.v,1696592513,verilog,,D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sources_1/new/full_adder.v,,fourbitsub,,,,,,,,
D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sources_1/new/full_adder.v,1695317934,verilog,,D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sources_1/new/half_adder.v,1695312847,verilog,,D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sim_1/new/fourbitsub_tb.v,,half_adder,,,,,,,,
