<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_rx_q_fifo.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_rx_q_fifo.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_rx_q_fifo.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_q_fifo.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_rx_q_fifo</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/in_fifo/rx_q_fifo</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 3</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- <a href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model"><font color="#117755"><i>&lt;S5&gt;/rx_q_fifo</i></font></a></span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- </span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="23">   23   </a>
</span><span><a class="LN" id="24">   24   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_rx_q_fifo <span class="KW">IS</span>
</span><span><a class="LN" id="25">   25   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        enb_1_128_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        enb_1_1_1                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="30">   30   </a>        In_rsvd                           :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="31">   31   </a>        Push                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="32">   32   </a>        Pop                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="33">   33   </a>        Out_rsvd                          :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="34">   34   </a>        Empty                             :   <span class="KW">OUT</span>   std_logic  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="35">   35   </a>        );
</span><span><a class="LN" id="36">   36   </a><span class="KW">END</span> ZynqBF_2t_ip_src_rx_q_fifo;
</span><span><a class="LN" id="37">   37   </a>
</span><span><a class="LN" id="38">   38   </a>
</span><span><a class="LN" id="39">   39   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_rx_q_fifo <span class="KW">IS</span>
</span><span><a class="LN" id="40">   40   </a>
</span><span><a class="LN" id="41">   41   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="43">   43   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="44">   44   </a>             DataWidth                    : integer
</span><span><a class="LN" id="45">   45   </a>             );
</span><span><a class="LN" id="46">   46   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="49">   49   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="50">   50   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="51">   51   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="52">   52   </a>          rd_dout                         :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="53">   53   </a>          );
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="55">   55   </a>
</span><span><a class="LN" id="56">   56   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="58">   58   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" id="59">   59   </a>
</span><span><a class="LN" id="60">   60   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">SIGNAL</span> us2_zero                         : std_logic;
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">SIGNAL</span> us2_muxout                       : std_logic;
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">SIGNAL</span> us2_bypass_reg                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">SIGNAL</span> us2_bypassout                    : std_logic;
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">SIGNAL</span> fifo_front_indx                  : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">SIGNAL</span> fifo_front_dir                   : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">SIGNAL</span> fifo_back_indx                   : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">SIGNAL</span> fifo_back_dir                    : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">SIGNAL</span> fifo_sample_count                : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">SIGNAL</span> fifo_front_indx_next             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">SIGNAL</span> fifo_front_dir_next              : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">SIGNAL</span> fifo_back_indx_next              : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">SIGNAL</span> fifo_back_dir_next               : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">SIGNAL</span> fifo_sample_count_next           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">SIGNAL</span> fifo_out3                        : std_logic;
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">SIGNAL</span> fifo_out4                        : std_logic;
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">SIGNAL</span> fifo_write_enable                : std_logic;
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">SIGNAL</span> fifo_read_enable                 : std_logic;
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">SIGNAL</span> fifo_front_indx_temp             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">SIGNAL</span> fifo_back_indx_temp              : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">SIGNAL</span> w_waddr                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">SIGNAL</span> w_we                             : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">SIGNAL</span> w_raddr                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">SIGNAL</span> w_full                           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">SIGNAL</span> w_num                            : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">SIGNAL</span> w_cz                             : std_logic;
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">SIGNAL</span> w_mux1                           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">SIGNAL</span> w_d1                             : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">SIGNAL</span> In_signed                        : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">SIGNAL</span> us1_zero                         : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">SIGNAL</span> us1_muxout                       : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">SIGNAL</span> us1_bypass_reg                   : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">SIGNAL</span> us1_bypassout                    : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">SIGNAL</span> w_waddr_1                        : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">SIGNAL</span> w_waddr_signed                   : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">SIGNAL</span> w_d2                             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">SIGNAL</span> w_out                            : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="98">   98   </a>
</span><span><a class="LN" id="99">   99   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="100">  100   </a>  u_rx_q_fifo_ram : ZynqBF_2t_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="101">  101   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 14,
</span><span><a class="LN" id="102">  102   </a>                 DataWidth =&gt; 16
</span><span><a class="LN" id="103">  103   </a>                 )
</span><span><a class="LN" id="104">  104   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="105">  105   </a>              enb =&gt; enb,
</span><span><a class="LN" id="106">  106   </a>              wr_din =&gt; std_logic_vector(us1_bypassout),
</span><span><a class="LN" id="107">  107   </a>              wr_addr =&gt; std_logic_vector(w_waddr),
</span><span><a class="LN" id="108">  108   </a>              wr_en =&gt; w_we,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="109">  109   </a>              rd_addr =&gt; std_logic_vector(w_raddr),
</span><span><a class="LN" id="110">  110   </a>              rd_dout =&gt; w_waddr_1
</span><span><a class="LN" id="111">  111   </a>              );
</span><span><a class="LN" id="112">  112   </a>
</span><span><a class="LN" id="113">  113   </a>  <span class="CT">-- us2: Upsample by 128, Sample offset 0 </span>
</span><span><a class="LN" id="114">  114   </a>  us2_zero &lt;= '0';
</span><span><a class="LN" id="115">  115   </a>
</span><span><a class="LN" id="116">  116   </a>
</span><span><a class="LN" id="117">  117   </a>  us2_muxout &lt;= Push <span class="KW">WHEN</span> enb_1_128_1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="118">  118   </a>      us2_zero;
</span><span><a class="LN" id="119">  119   </a>
</span><span><a class="LN" id="120">  120   </a>  <span class="CT">-- Upsample bypass register</span>
</span><span><a class="LN" id="121">  121   </a>  us2_bypass_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="123">  123   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="124">  124   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="125">  125   </a>        us2_bypass_reg &lt;= '0';
</span><span><a class="LN" id="126">  126   </a>      <span class="KW">ELSIF</span> enb_1_1_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="127">  127   </a>        us2_bypass_reg &lt;= us2_muxout;
</span><span><a class="LN" id="128">  128   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="129">  129   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> us2_bypass_process;
</span><span><a class="LN" id="131">  131   </a>
</span><span><a class="LN" id="132">  132   </a>
</span><span><a class="LN" id="133">  133   </a>  us2_bypassout &lt;= us2_muxout <span class="KW">WHEN</span> enb_1_1_1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="134">  134   </a>      us2_bypass_reg;
</span><span><a class="LN" id="135">  135   </a>
</span><span><a class="LN" id="136">  136   </a>  <span class="CT">-- FIFO logic controller</span>
</span><span><a class="LN" id="137">  137   </a>  fifo_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="139">  139   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="140">  140   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="141">  141   </a>        fifo_front_indx &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" id="142">  142   </a>        fifo_front_dir &lt;= to_unsigned(16#0001#, 14);
</span><span><a class="LN" id="143">  143   </a>        fifo_back_indx &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" id="144">  144   </a>        fifo_back_dir &lt;= to_unsigned(16#0001#, 14);
</span><span><a class="LN" id="145">  145   </a>        fifo_sample_count &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" id="146">  146   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="147">  147   </a>        fifo_front_indx &lt;= fifo_front_indx_next;
</span><span><a class="LN" id="148">  148   </a>        fifo_front_dir &lt;= fifo_front_dir_next;
</span><span><a class="LN" id="149">  149   </a>        fifo_back_indx &lt;= fifo_back_indx_next;
</span><span><a class="LN" id="150">  150   </a>        fifo_back_dir &lt;= fifo_back_dir_next;
</span><span><a class="LN" id="151">  151   </a>        fifo_sample_count &lt;= fifo_sample_count_next;
</span><span><a class="LN" id="152">  152   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="153">  153   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> fifo_process;
</span><span><a class="LN" id="155">  155   </a>
</span><span><a class="LN" id="156">  156   </a>
</span><span><a class="LN" id="157">  157   </a>  fifo_out4 &lt;= '1' <span class="KW">WHEN</span> fifo_sample_count = to_unsigned(16#22D0#, 14) <span class="KW">ELSE</span>
</span><span><a class="LN" id="158">  158   </a>      '0';
</span><span><a class="LN" id="159">  159   </a>
</span><span><a class="LN" id="160">  160   </a>  fifo_out3 &lt;= '1' <span class="KW">WHEN</span> fifo_sample_count = to_unsigned(16#0000#, 14) <span class="KW">ELSE</span>
</span><span><a class="LN" id="161">  161   </a>      '0';
</span><span><a class="LN" id="162">  162   </a>  fifo_write_enable &lt;= us2_bypassout <span class="KW">AND</span> (Pop <span class="KW">OR</span> ( <span class="KW">NOT</span> fifo_out4));
</span><span><a class="LN" id="163">  163   </a>  fifo_read_enable &lt;= Pop <span class="KW">AND</span> ( <span class="KW">NOT</span> fifo_out3);
</span><span><a class="LN" id="164">  164   </a>
</span><span><a class="LN" id="165">  165   </a>  fifo_front_indx_temp &lt;= fifo_front_indx + fifo_front_dir <span class="KW">WHEN</span> fifo_read_enable = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="166">  166   </a>      fifo_front_indx;
</span><span><a class="LN" id="167">  167   </a>
</span><span><a class="LN" id="168">  168   </a>  fifo_front_dir_next &lt;= to_unsigned(16#1D31#, 14) <span class="KW">WHEN</span> fifo_front_indx_temp = to_unsigned(16#22CF#, 14) <span class="KW">ELSE</span>
</span><span><a class="LN" id="169">  169   </a>      to_unsigned(16#0001#, 14);
</span><span><a class="LN" id="170">  170   </a>
</span><span><a class="LN" id="171">  171   </a>  fifo_back_indx_temp &lt;= fifo_back_indx + fifo_back_dir <span class="KW">WHEN</span> fifo_write_enable = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="172">  172   </a>      fifo_back_indx;
</span><span><a class="LN" id="173">  173   </a>
</span><span><a class="LN" id="174">  174   </a>  fifo_back_dir_next &lt;= to_unsigned(16#1D31#, 14) <span class="KW">WHEN</span> fifo_back_indx_temp = to_unsigned(16#22CF#, 14) <span class="KW">ELSE</span>
</span><span><a class="LN" id="175">  175   </a>      to_unsigned(16#0001#, 14);
</span><span><a class="LN" id="176">  176   </a>
</span><span><a class="LN" id="177">  177   </a>  fifo_sample_count_next &lt;= fifo_sample_count + to_unsigned(16#0001#, 14) <span class="KW">WHEN</span> (fifo_write_enable <span class="KW">AND</span> ( <span class="KW">NOT</span> fifo_read_enable)) = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="178">  178   </a>      fifo_sample_count + to_unsigned(16#3FFF#, 14) <span class="KW">WHEN</span> (( <span class="KW">NOT</span> fifo_write_enable) <span class="KW">AND</span> fifo_read_enable) = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="179">  179   </a>      fifo_sample_count;
</span><span><a class="LN" id="180">  180   </a>  w_waddr &lt;= fifo_back_indx;
</span><span><a class="LN" id="181">  181   </a>  w_we &lt;= fifo_write_enable;
</span><span><a class="LN" id="182">  182   </a>  w_raddr &lt;= fifo_front_indx;
</span><span><a class="LN" id="183">  183   </a>  Empty &lt;= fifo_out3;
</span><span><a class="LN" id="184">  184   </a>  w_full &lt;= fifo_out4;
</span><span><a class="LN" id="185">  185   </a>  w_num &lt;= fifo_sample_count;
</span><span><a class="LN" id="186">  186   </a>  fifo_front_indx_next &lt;= fifo_front_indx_temp;
</span><span><a class="LN" id="187">  187   </a>  fifo_back_indx_next &lt;= fifo_back_indx_temp;
</span><span><a class="LN" id="188">  188   </a>
</span><span><a class="LN" id="189">  189   </a>
</span><span><a class="LN" id="190">  190   </a>  w_cz &lt;= '1' <span class="KW">WHEN</span> w_num &gt; to_unsigned(16#0000#, 14) <span class="KW">ELSE</span>
</span><span><a class="LN" id="191">  191   </a>      '0';
</span><span><a class="LN" id="192">  192   </a>
</span><span><a class="LN" id="193">  193   </a>
</span><span><a class="LN" id="194">  194   </a>  w_mux1 &lt;= '0' <span class="KW">WHEN</span> w_cz = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="195">  195   </a>      Pop;
</span><span><a class="LN" id="196">  196   </a>
</span><span><a class="LN" id="197">  197   </a>  f_d1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="198">  198   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="199">  199   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="200">  200   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="201">  201   </a>        w_d1 &lt;= '0';
</span><span><a class="LN" id="202">  202   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="203">  203   </a>        w_d1 &lt;= w_mux1;
</span><span><a class="LN" id="204">  204   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="205">  205   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="206">  206   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> f_d1_process;
</span><span><a class="LN" id="207">  207   </a>
</span><span><a class="LN" id="208">  208   </a>
</span><span><a class="LN" id="209">  209   </a>  <span class="CT">-- us3: Upsample by 1, Sample offset 0 </span>
</span><span><a class="LN" id="210">  210   </a>  In_signed &lt;= signed(In_rsvd);
</span><span><a class="LN" id="211">  211   </a>
</span><span><a class="LN" id="212">  212   </a>  <span class="CT">-- us1: Upsample by 128, Sample offset 0 </span>
</span><span><a class="LN" id="213">  213   </a>  us1_zero &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="214">  214   </a>
</span><span><a class="LN" id="215">  215   </a>
</span><span><a class="LN" id="216">  216   </a>  us1_muxout &lt;= In_signed <span class="KW">WHEN</span> enb_1_128_1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="217">  217   </a>      us1_zero;
</span><span><a class="LN" id="218">  218   </a>
</span><span><a class="LN" id="219">  219   </a>  <span class="CT">-- Upsample bypass register</span>
</span><span><a class="LN" id="220">  220   </a>  us1_bypass_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="221">  221   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="222">  222   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="223">  223   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="224">  224   </a>        us1_bypass_reg &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="225">  225   </a>      <span class="KW">ELSIF</span> enb_1_1_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="226">  226   </a>        us1_bypass_reg &lt;= us1_muxout;
</span><span><a class="LN" id="227">  227   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="228">  228   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="229">  229   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> us1_bypass_process;
</span><span><a class="LN" id="230">  230   </a>
</span><span><a class="LN" id="231">  231   </a>
</span><span><a class="LN" id="232">  232   </a>  us1_bypassout &lt;= us1_muxout <span class="KW">WHEN</span> enb_1_1_1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="233">  233   </a>      us1_bypass_reg;
</span><span><a class="LN" id="234">  234   </a>
</span><span><a class="LN" id="235">  235   </a>  w_waddr_signed &lt;= signed(w_waddr_1);
</span><span><a class="LN" id="236">  236   </a>
</span><span><a class="LN" id="237">  237   </a>  f_d2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="238">  238   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="239">  239   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="240">  240   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="241">  241   </a>        w_d2 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="242">  242   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">AND</span> w_d1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="243">  243   </a>        w_d2 &lt;= w_waddr_signed;
</span><span><a class="LN" id="244">  244   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="245">  245   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="246">  246   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> f_d2_process;
</span><span><a class="LN" id="247">  247   </a>
</span><span><a class="LN" id="248">  248   </a>
</span><span><a class="LN" id="249">  249   </a>
</span><span><a class="LN" id="250">  250   </a>  w_out &lt;= w_d2 <span class="KW">WHEN</span> w_d1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="251">  251   </a>      w_waddr_signed;
</span><span><a class="LN" id="252">  252   </a>
</span><span><a class="LN" id="253">  253   </a>  Out_rsvd &lt;= std_logic_vector(w_out);
</span><span><a class="LN" id="254">  254   </a>
</span><span><a class="LN" id="255">  255   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="256">  256   </a>
</span><span><a class="LN" id="257">  257   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
