

================================================================
== Vitis HLS Report for 'lab5_z1'
================================================================
* Date:           Tue Nov  7 12:50:05 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  20.00 ns|  12.697 ns|     5.40 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      385|      385|  7.700 us|  7.700 us|  386|  386|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- foo_label0  |      384|      384|         3|          -|          -|   128|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    90|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    56|    -|
|Register         |        -|   -|     68|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     68|   146|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     1|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_173_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln11_fu_169_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln6_fu_127_p2     |         +|   0|  0|  15|           8|           1|
    |d_out_d0              |         +|   0|  0|  16|          16|          16|
    |icmp_ln6_fu_121_p2    |      icmp|   0|  0|  11|           8|           9|
    |xor_ln8_fu_133_p2     |       xor|   0|  0|   9|           8|           9|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  90|          72|          67|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  21|          5|    1|          5|
    |d_in_address0  |  13|          3|    9|         27|
    |d_in_address1  |  13|          3|    9|         27|
    |i_fu_50        |   9|          2|    8|         16|
    +---------------+----+-----------+-----+-----------+
    |Total          |  56|         13|   27|         75|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   4|   0|    4|          0|
    |d_in_load_1_reg_226  |  16|   0|   16|          0|
    |d_in_load_reg_221    |  16|   0|   16|          0|
    |i_1_reg_193          |   8|   0|    8|          0|
    |i_fu_50              |   8|   0|    8|          0|
    |xor_ln8_reg_211      |   8|   0|    8|          0|
    |zext_ln6_reg_198     |   8|   0|   64|         56|
    +---------------------+----+----+-----+-----------+
    |Total                |  68|   0|  124|         56|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|d_in_address0      |  out|    9|   ap_memory|          d_in|         array|
|d_in_ce0           |  out|    1|   ap_memory|          d_in|         array|
|d_in_q0            |   in|   16|   ap_memory|          d_in|         array|
|d_in_address1      |  out|    9|   ap_memory|          d_in|         array|
|d_in_ce1           |  out|    1|   ap_memory|          d_in|         array|
|d_in_q1            |   in|   16|   ap_memory|          d_in|         array|
|d_out_address0     |  out|    7|   ap_memory|         d_out|         array|
|d_out_ce0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_we0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_d0           |  out|   16|   ap_memory|         d_out|         array|
+-------------------+-----+-----+------------+--------------+--------------+

