{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511427360604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511427360604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 16:56:00 2017 " "Processing started: Thu Nov 23 16:56:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511427360604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511427360604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NameDispaly -c NameDispaly " "Command: quartus_map --read_settings_files=on --write_settings_files=off NameDispaly -c NameDispaly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511427360604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511427360931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Divider " "Found entity 1: Frequency_Divider" {  } { { "Frequency_Divider.v" "" { Text "D:/16021019/LEDmatrix/Frequency_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511427360978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511427360978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "col_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file col_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Col_Sel " "Found entity 1: Col_Sel" {  } { { "Col_Sel.v" "" { Text "D:/16021019/LEDmatrix/Col_Sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511427360978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511427360978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character1.v 1 1 " "Found 1 design units, including 1 entities, in source file character1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Character1 " "Found entity 1: Character1" {  } { { "Character1.v" "" { Text "D:/16021019/LEDmatrix/Character1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511427360978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511427360978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanner.v 1 1 " "Found 1 design units, including 1 entities, in source file scanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scanner " "Found entity 1: Scanner" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511427360978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511427360978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "namedispaly.bdf 1 1 " "Found 1 design units, including 1 entities, in source file namedispaly.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NameDispaly " "Found entity 1: NameDispaly" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511427360978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511427360978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NameDispaly " "Elaborating entity \"NameDispaly\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511427361009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Col_Sel Col_Sel:inst3 " "Elaborating entity \"Col_Sel\" for hierarchy \"Col_Sel:inst3\"" {  } { { "NameDispaly.bdf" "inst3" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 80 384 528 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427361025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scanner Scanner:inst4 " "Elaborating entity \"Scanner\" for hierarchy \"Scanner:inst4\"" {  } { { "NameDispaly.bdf" "inst4" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 184 544 752 520 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427361025 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col00 Scanner.v(9) " "Verilog HDL Always Construct warning at Scanner.v(9): variable \"Col00\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col01 Scanner.v(10) " "Verilog HDL Always Construct warning at Scanner.v(10): variable \"Col01\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col02 Scanner.v(11) " "Verilog HDL Always Construct warning at Scanner.v(11): variable \"Col02\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col03 Scanner.v(12) " "Verilog HDL Always Construct warning at Scanner.v(12): variable \"Col03\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col04 Scanner.v(13) " "Verilog HDL Always Construct warning at Scanner.v(13): variable \"Col04\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col05 Scanner.v(14) " "Verilog HDL Always Construct warning at Scanner.v(14): variable \"Col05\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col06 Scanner.v(15) " "Verilog HDL Always Construct warning at Scanner.v(15): variable \"Col06\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col07 Scanner.v(16) " "Verilog HDL Always Construct warning at Scanner.v(16): variable \"Col07\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col08 Scanner.v(17) " "Verilog HDL Always Construct warning at Scanner.v(17): variable \"Col08\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col09 Scanner.v(18) " "Verilog HDL Always Construct warning at Scanner.v(18): variable \"Col09\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col10 Scanner.v(19) " "Verilog HDL Always Construct warning at Scanner.v(19): variable \"Col10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col11 Scanner.v(20) " "Verilog HDL Always Construct warning at Scanner.v(20): variable \"Col11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col12 Scanner.v(21) " "Verilog HDL Always Construct warning at Scanner.v(21): variable \"Col12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col13 Scanner.v(22) " "Verilog HDL Always Construct warning at Scanner.v(22): variable \"Col13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col14 Scanner.v(23) " "Verilog HDL Always Construct warning at Scanner.v(23): variable \"Col14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col15 Scanner.v(24) " "Verilog HDL Always Construct warning at Scanner.v(24): variable \"Col15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427361025 "|Scanner"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Scanner.v(8) " "Verilog HDL Case Statement warning at Scanner.v(8): incomplete case statement has no default case item" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Row Scanner.v(6) " "Verilog HDL Always Construct warning at Scanner.v(6): inferring latch(es) for variable \"Row\", which holds its previous value in one or more paths through the always construct" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[0\] Scanner.v(6) " "Inferred latch for \"Row\[0\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[1\] Scanner.v(6) " "Inferred latch for \"Row\[1\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[2\] Scanner.v(6) " "Inferred latch for \"Row\[2\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[3\] Scanner.v(6) " "Inferred latch for \"Row\[3\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[4\] Scanner.v(6) " "Inferred latch for \"Row\[4\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[5\] Scanner.v(6) " "Inferred latch for \"Row\[5\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[6\] Scanner.v(6) " "Inferred latch for \"Row\[6\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[7\] Scanner.v(6) " "Inferred latch for \"Row\[7\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[8\] Scanner.v(6) " "Inferred latch for \"Row\[8\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[9\] Scanner.v(6) " "Inferred latch for \"Row\[9\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[10\] Scanner.v(6) " "Inferred latch for \"Row\[10\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[11\] Scanner.v(6) " "Inferred latch for \"Row\[11\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[12\] Scanner.v(6) " "Inferred latch for \"Row\[12\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[13\] Scanner.v(6) " "Inferred latch for \"Row\[13\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[14\] Scanner.v(6) " "Inferred latch for \"Row\[14\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[15\] Scanner.v(6) " "Inferred latch for \"Row\[15\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427361041 "|Scanner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Character1 Character1:inst1 " "Elaborating entity \"Character1\" for hierarchy \"Character1:inst1\"" {  } { { "NameDispaly.bdf" "inst1" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 200 368 528 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427361041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Divider Frequency_Divider:inst " "Elaborating entity \"Frequency_Divider\" for hierarchy \"Frequency_Divider:inst\"" {  } { { "NameDispaly.bdf" "inst" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 80 184 368 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427361041 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[3\] Scanner:inst4\|Row\[13\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[3\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[13\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427361493 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[2\] Scanner:inst4\|Row\[13\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[2\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[13\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427361493 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[12\] Scanner:inst4\|Row\[13\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[12\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[13\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427361493 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[7\] Scanner:inst4\|Row\[11\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[7\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[11\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427361493 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[8\] Scanner:inst4\|Row\[11\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[8\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[11\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427361493 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[9\] Scanner:inst4\|Row\[11\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[9\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[11\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427361493 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[10\] Scanner:inst4\|Row\[11\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[10\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[11\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427361493 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1511427361493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Scanner:inst4\|Row\[13\] " "Latch Scanner:inst4\|Row\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Scanner:inst4\|Row\[11\] " "Ports D and ENA on the latch are fed by the same signal Scanner:inst4\|Row\[11\]" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511427361493 ""}  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511427361493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Scanner:inst4\|Row\[11\] " "Latch Scanner:inst4\|Row\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Scanner:inst4\|Row\[11\] " "Ports D and ENA on the latch are fed by the same signal Scanner:inst4\|Row\[11\]" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511427361493 ""}  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511427361493 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[15\] GND " "Pin \"Row\[15\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[14\] GND " "Pin \"Row\[14\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[13\] GND " "Pin \"Row\[13\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[12\] GND " "Pin \"Row\[12\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[11\] GND " "Pin \"Row\[11\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[10\] GND " "Pin \"Row\[10\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[9\] GND " "Pin \"Row\[9\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[8\] GND " "Pin \"Row\[8\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[7\] GND " "Pin \"Row\[7\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[6\] GND " "Pin \"Row\[6\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[5\] GND " "Pin \"Row\[5\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[4\] GND " "Pin \"Row\[4\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[3\] GND " "Pin \"Row\[3\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[2\] GND " "Pin \"Row\[2\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[1\] GND " "Pin \"Row\[1\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[0\] GND " "Pin \"Row\[0\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427361509 "|NameDispaly|Row[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511427361509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1511427361633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511427361852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511427361852 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50mhz " "No output dependent on input pin \"clk_50mhz\"" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 104 0 168 120 "clk_50mhz" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511427361899 "|NameDispaly|clk_50mhz"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511427361899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511427361899 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511427361899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511427361899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511427361899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511427361914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 16:56:01 2017 " "Processing ended: Thu Nov 23 16:56:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511427361914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511427361914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511427361914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511427361914 ""}
