// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="KAN_KAN,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu13p-flga2577-2-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.141000,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1725,HLS_SYN_LUT=8346,HLS_VERSION=2023_2}" *)

module KAN (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0,
        input_1,
        input_2,
        input_3,
        input_4,
        input_5,
        input_6,
        input_7,
        input_8,
        input_9,
        input_10,
        input_11,
        input_12,
        input_13,
        input_14,
        input_15,
        output_0,
        output_1,
        output_2,
        output_3,
        output_4
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] input_0;
input  [15:0] input_1;
input  [15:0] input_2;
input  [15:0] input_3;
input  [15:0] input_4;
input  [15:0] input_5;
input  [15:0] input_6;
input  [15:0] input_7;
input  [15:0] input_8;
input  [15:0] input_9;
input  [15:0] input_10;
input  [15:0] input_11;
input  [15:0] input_12;
input  [15:0] input_13;
input  [15:0] input_14;
input  [15:0] input_15;
output  [15:0] output_0;
output  [15:0] output_1;
output  [15:0] output_2;
output  [15:0] output_3;
output  [15:0] output_4;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [7:0] lut_0_0_address0;
reg    lut_0_0_ce0;
wire   [11:0] lut_0_0_q0;
wire   [7:0] lut_0_1_address0;
reg    lut_0_1_ce0;
wire   [11:0] lut_0_1_q0;
wire   [7:0] lut_0_2_address0;
reg    lut_0_2_ce0;
wire   [11:0] lut_0_2_q0;
wire   [7:0] lut_0_3_address0;
reg    lut_0_3_ce0;
wire   [11:0] lut_0_3_q0;
wire   [7:0] lut_0_4_address0;
reg    lut_0_4_ce0;
wire   [11:0] lut_0_4_q0;
wire   [7:0] lut_0_5_address0;
reg    lut_0_5_ce0;
wire   [11:0] lut_0_5_q0;
wire   [7:0] lut_0_6_address0;
reg    lut_0_6_ce0;
wire   [11:0] lut_0_6_q0;
wire   [7:0] lut_0_7_address0;
reg    lut_0_7_ce0;
wire   [11:0] lut_0_7_q0;
wire   [7:0] lut_0_8_address0;
reg    lut_0_8_ce0;
wire   [11:0] lut_0_8_q0;
wire   [7:0] lut_0_9_address0;
reg    lut_0_9_ce0;
wire   [11:0] lut_0_9_q0;
wire   [7:0] lut_0_10_address0;
reg    lut_0_10_ce0;
wire   [11:0] lut_0_10_q0;
wire   [7:0] lut_0_11_address0;
reg    lut_0_11_ce0;
wire   [11:0] lut_0_11_q0;
wire   [7:0] lut_0_12_address0;
reg    lut_0_12_ce0;
wire   [11:0] lut_0_12_q0;
wire   [7:0] lut_0_13_address0;
reg    lut_0_13_ce0;
wire   [11:0] lut_0_13_q0;
wire   [7:0] lut_0_14_address0;
reg    lut_0_14_ce0;
wire   [11:0] lut_0_14_q0;
wire   [7:0] lut_0_15_address0;
reg    lut_0_15_ce0;
wire   [11:0] lut_0_15_q0;
wire   [7:0] lut_0_16_address0;
reg    lut_0_16_ce0;
wire   [11:0] lut_0_16_q0;
wire   [7:0] lut_0_17_address0;
reg    lut_0_17_ce0;
wire   [11:0] lut_0_17_q0;
wire   [7:0] lut_0_18_address0;
reg    lut_0_18_ce0;
wire   [11:0] lut_0_18_q0;
wire   [7:0] lut_0_19_address0;
reg    lut_0_19_ce0;
wire   [11:0] lut_0_19_q0;
wire   [7:0] lut_0_20_address0;
reg    lut_0_20_ce0;
wire   [11:0] lut_0_20_q0;
wire   [7:0] lut_0_21_address0;
reg    lut_0_21_ce0;
wire   [11:0] lut_0_21_q0;
wire   [7:0] lut_0_22_address0;
reg    lut_0_22_ce0;
wire   [11:0] lut_0_22_q0;
wire   [7:0] lut_0_23_address0;
reg    lut_0_23_ce0;
wire   [11:0] lut_0_23_q0;
wire   [7:0] lut_0_24_address0;
reg    lut_0_24_ce0;
wire   [11:0] lut_0_24_q0;
wire   [7:0] lut_0_25_address0;
reg    lut_0_25_ce0;
wire   [11:0] lut_0_25_q0;
wire   [7:0] lut_0_26_address0;
reg    lut_0_26_ce0;
wire   [11:0] lut_0_26_q0;
wire   [7:0] lut_0_27_address0;
reg    lut_0_27_ce0;
wire   [11:0] lut_0_27_q0;
wire   [7:0] lut_0_28_address0;
reg    lut_0_28_ce0;
wire   [11:0] lut_0_28_q0;
wire   [7:0] lut_0_29_address0;
reg    lut_0_29_ce0;
wire   [11:0] lut_0_29_q0;
wire   [7:0] lut_0_30_address0;
reg    lut_0_30_ce0;
wire   [11:0] lut_0_30_q0;
wire   [7:0] lut_0_31_address0;
reg    lut_0_31_ce0;
wire   [11:0] lut_0_31_q0;
wire   [7:0] lut_0_32_address0;
reg    lut_0_32_ce0;
wire   [11:0] lut_0_32_q0;
wire   [7:0] lut_0_33_address0;
reg    lut_0_33_ce0;
wire   [11:0] lut_0_33_q0;
wire   [7:0] lut_0_34_address0;
reg    lut_0_34_ce0;
wire   [11:0] lut_0_34_q0;
wire   [7:0] lut_0_35_address0;
reg    lut_0_35_ce0;
wire   [11:0] lut_0_35_q0;
wire   [7:0] lut_0_36_address0;
reg    lut_0_36_ce0;
wire   [11:0] lut_0_36_q0;
wire   [7:0] lut_0_37_address0;
reg    lut_0_37_ce0;
wire   [11:0] lut_0_37_q0;
wire   [7:0] lut_0_38_address0;
reg    lut_0_38_ce0;
wire   [11:0] lut_0_38_q0;
wire   [7:0] lut_0_39_address0;
reg    lut_0_39_ce0;
wire   [11:0] lut_0_39_q0;
wire   [7:0] lut_0_40_address0;
reg    lut_0_40_ce0;
wire   [11:0] lut_0_40_q0;
wire   [7:0] lut_0_41_address0;
reg    lut_0_41_ce0;
wire   [11:0] lut_0_41_q0;
wire   [7:0] lut_0_42_address0;
reg    lut_0_42_ce0;
wire   [11:0] lut_0_42_q0;
wire   [7:0] lut_0_43_address0;
reg    lut_0_43_ce0;
wire   [11:0] lut_0_43_q0;
wire   [7:0] lut_0_44_address0;
reg    lut_0_44_ce0;
wire   [11:0] lut_0_44_q0;
wire   [7:0] lut_0_45_address0;
reg    lut_0_45_ce0;
wire   [11:0] lut_0_45_q0;
wire   [7:0] lut_0_46_address0;
reg    lut_0_46_ce0;
wire   [11:0] lut_0_46_q0;
wire   [7:0] lut_0_47_address0;
reg    lut_0_47_ce0;
wire   [11:0] lut_0_47_q0;
wire   [7:0] lut_0_48_address0;
reg    lut_0_48_ce0;
wire   [11:0] lut_0_48_q0;
wire   [7:0] lut_0_49_address0;
reg    lut_0_49_ce0;
wire   [11:0] lut_0_49_q0;
wire   [7:0] lut_0_50_address0;
reg    lut_0_50_ce0;
wire   [11:0] lut_0_50_q0;
wire   [7:0] lut_0_51_address0;
reg    lut_0_51_ce0;
wire   [11:0] lut_0_51_q0;
wire   [7:0] lut_0_52_address0;
reg    lut_0_52_ce0;
wire   [11:0] lut_0_52_q0;
wire   [7:0] lut_0_53_address0;
reg    lut_0_53_ce0;
wire   [11:0] lut_0_53_q0;
wire   [7:0] lut_0_54_address0;
reg    lut_0_54_ce0;
wire   [11:0] lut_0_54_q0;
wire   [7:0] lut_0_55_address0;
reg    lut_0_55_ce0;
wire   [11:0] lut_0_55_q0;
wire   [7:0] lut_0_56_address0;
reg    lut_0_56_ce0;
wire   [11:0] lut_0_56_q0;
wire   [7:0] lut_0_57_address0;
reg    lut_0_57_ce0;
wire   [11:0] lut_0_57_q0;
wire   [7:0] lut_0_58_address0;
reg    lut_0_58_ce0;
wire   [11:0] lut_0_58_q0;
wire   [7:0] lut_0_59_address0;
reg    lut_0_59_ce0;
wire   [11:0] lut_0_59_q0;
wire   [7:0] lut_0_60_address0;
reg    lut_0_60_ce0;
wire   [11:0] lut_0_60_q0;
wire   [7:0] lut_0_61_address0;
reg    lut_0_61_ce0;
wire   [11:0] lut_0_61_q0;
wire   [7:0] lut_0_62_address0;
reg    lut_0_62_ce0;
wire   [11:0] lut_0_62_q0;
wire   [7:0] lut_0_63_address0;
reg    lut_0_63_ce0;
wire   [11:0] lut_0_63_q0;
wire   [7:0] lut_1_0_address0;
reg    lut_1_0_ce0;
wire   [11:0] lut_1_0_q0;
wire   [7:0] lut_1_1_address0;
reg    lut_1_1_ce0;
wire   [11:0] lut_1_1_q0;
wire   [7:0] lut_1_2_address0;
reg    lut_1_2_ce0;
wire   [11:0] lut_1_2_q0;
wire   [7:0] lut_1_3_address0;
reg    lut_1_3_ce0;
wire   [11:0] lut_1_3_q0;
wire   [7:0] lut_1_4_address0;
reg    lut_1_4_ce0;
wire   [11:0] lut_1_4_q0;
wire   [7:0] lut_1_5_address0;
reg    lut_1_5_ce0;
wire   [11:0] lut_1_5_q0;
wire   [7:0] lut_1_6_address0;
reg    lut_1_6_ce0;
wire   [11:0] lut_1_6_q0;
wire   [7:0] lut_1_7_address0;
reg    lut_1_7_ce0;
wire   [11:0] lut_1_7_q0;
wire   [7:0] lut_1_8_address0;
reg    lut_1_8_ce0;
wire   [11:0] lut_1_8_q0;
wire   [7:0] lut_1_9_address0;
reg    lut_1_9_ce0;
wire   [11:0] lut_1_9_q0;
wire   [7:0] lut_1_10_address0;
reg    lut_1_10_ce0;
wire   [11:0] lut_1_10_q0;
wire   [7:0] lut_1_11_address0;
reg    lut_1_11_ce0;
wire   [11:0] lut_1_11_q0;
wire   [7:0] lut_1_12_address0;
reg    lut_1_12_ce0;
wire   [11:0] lut_1_12_q0;
wire   [7:0] lut_1_13_address0;
reg    lut_1_13_ce0;
wire   [11:0] lut_1_13_q0;
wire   [7:0] lut_1_14_address0;
reg    lut_1_14_ce0;
wire   [11:0] lut_1_14_q0;
wire   [7:0] lut_1_15_address0;
reg    lut_1_15_ce0;
wire   [11:0] lut_1_15_q0;
wire   [7:0] lut_1_16_address0;
reg    lut_1_16_ce0;
wire   [11:0] lut_1_16_q0;
wire   [7:0] lut_1_17_address0;
reg    lut_1_17_ce0;
wire   [11:0] lut_1_17_q0;
wire   [7:0] lut_1_18_address0;
reg    lut_1_18_ce0;
wire   [11:0] lut_1_18_q0;
wire   [7:0] lut_1_19_address0;
reg    lut_1_19_ce0;
wire   [11:0] lut_1_19_q0;
wire    ap_block_pp0_stage0_11001;
wire  signed [13:0] add_ln77_2_fu_3433_p2;
reg  signed [13:0] add_ln77_2_reg_4992;
wire  signed [13:0] add_ln77_5_fu_3459_p2;
reg  signed [13:0] add_ln77_5_reg_4998;
wire  signed [13:0] add_ln77_9_fu_3485_p2;
reg  signed [13:0] add_ln77_9_reg_5004;
wire  signed [13:0] add_ln77_12_fu_3511_p2;
reg  signed [13:0] add_ln77_12_reg_5010;
wire  signed [13:0] add_ln78_2_fu_3537_p2;
reg  signed [13:0] add_ln78_2_reg_5016;
wire  signed [13:0] add_ln78_5_fu_3563_p2;
reg  signed [13:0] add_ln78_5_reg_5022;
wire  signed [13:0] add_ln78_9_fu_3589_p2;
reg  signed [13:0] add_ln78_9_reg_5028;
wire  signed [13:0] add_ln78_12_fu_3615_p2;
reg  signed [13:0] add_ln78_12_reg_5034;
wire  signed [13:0] add_ln79_2_fu_3641_p2;
reg  signed [13:0] add_ln79_2_reg_5040;
wire  signed [13:0] add_ln79_5_fu_3667_p2;
reg  signed [13:0] add_ln79_5_reg_5046;
wire  signed [13:0] add_ln79_9_fu_3693_p2;
reg  signed [13:0] add_ln79_9_reg_5052;
wire  signed [13:0] add_ln79_12_fu_3719_p2;
reg  signed [13:0] add_ln79_12_reg_5058;
wire  signed [13:0] add_ln80_2_fu_3745_p2;
reg  signed [13:0] add_ln80_2_reg_5064;
wire  signed [13:0] add_ln80_5_fu_3771_p2;
reg  signed [13:0] add_ln80_5_reg_5070;
wire  signed [13:0] add_ln80_9_fu_3797_p2;
reg  signed [13:0] add_ln80_9_reg_5076;
wire  signed [13:0] add_ln80_12_fu_3823_p2;
reg  signed [13:0] add_ln80_12_reg_5082;
wire   [5:0] add_ln8_20_fu_3877_p2;
reg   [5:0] add_ln8_20_reg_5088;
wire   [15:0] med_0_0_fu_3883_p2;
reg   [15:0] med_0_0_reg_5093;
wire   [5:0] add_ln8_21_fu_3937_p2;
reg   [5:0] add_ln8_21_reg_5098;
wire   [15:0] med_0_1_fu_3943_p2;
reg   [15:0] med_0_1_reg_5103;
wire   [5:0] add_ln8_22_fu_3997_p2;
reg   [5:0] add_ln8_22_reg_5108;
wire   [15:0] med_0_2_fu_4003_p2;
reg   [15:0] med_0_2_reg_5113;
wire   [5:0] add_ln8_23_fu_4057_p2;
reg   [5:0] add_ln8_23_reg_5118;
wire   [15:0] med_0_3_fu_4063_p2;
reg   [15:0] med_0_3_reg_5123;
reg   [9:0] tmp_51_reg_5128;
reg   [5:0] tmp_88_reg_5133;
reg   [9:0] tmp_53_reg_5138;
reg   [5:0] tmp_91_reg_5143;
reg   [9:0] tmp_55_reg_5148;
reg   [5:0] tmp_94_reg_5153;
reg   [9:0] tmp_57_reg_5158;
reg   [5:0] tmp_97_reg_5163;
wire   [63:0] zext_ln21_fu_1589_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln45_fu_1693_p1;
wire   [63:0] zext_ln69_fu_1797_p1;
wire   [63:0] zext_ln93_fu_1901_p1;
wire   [63:0] zext_ln117_fu_2005_p1;
wire   [63:0] zext_ln141_fu_2109_p1;
wire   [63:0] zext_ln165_fu_2213_p1;
wire   [63:0] zext_ln189_fu_2317_p1;
wire   [63:0] zext_ln213_fu_2421_p1;
wire   [63:0] zext_ln237_fu_2525_p1;
wire   [63:0] zext_ln261_fu_2629_p1;
wire   [63:0] zext_ln285_fu_2733_p1;
wire   [63:0] zext_ln309_fu_2837_p1;
wire   [63:0] zext_ln333_fu_2941_p1;
wire   [63:0] zext_ln357_fu_3045_p1;
wire   [63:0] zext_ln381_fu_3149_p1;
wire   [63:0] zext_ln405_fu_4217_p1;
wire   [63:0] zext_ln435_fu_4294_p1;
wire   [63:0] zext_ln465_fu_4371_p1;
wire   [63:0] zext_ln495_fu_4448_p1;
wire    ap_block_pp0_stage0_01001;
wire   [9:0] tmp_20_fu_1493_p4;
wire   [5:0] trunc_ln8_fu_1515_p1;
wire   [9:0] tmp_1_fu_1519_p3;
wire  signed [10:0] sext_ln8_fu_1503_p1;
wire   [5:0] tmp_22_fu_1539_p4;
wire   [10:0] add_ln8_fu_1533_p2;
wire   [0:0] icmp_ln8_fu_1527_p2;
wire   [6:0] tmp_24_fu_1553_p4;
wire  signed [6:0] sext_ln9_20_fu_1549_p1;
wire   [0:0] tmp_fu_1507_p3;
wire   [6:0] select_ln8_fu_1563_p3;
wire   [6:0] select_ln8_1_fu_1571_p3;
wire  signed [7:0] sext_ln9_fu_1579_p1;
wire   [7:0] index_fu_1583_p2;
wire   [9:0] tmp_21_fu_1597_p4;
wire   [5:0] trunc_ln8_1_fu_1619_p1;
wire   [9:0] tmp_3_fu_1623_p3;
wire  signed [10:0] sext_ln8_2_fu_1607_p1;
wire   [5:0] tmp_28_fu_1643_p4;
wire   [10:0] add_ln8_1_fu_1637_p2;
wire   [0:0] icmp_ln8_1_fu_1631_p2;
wire   [6:0] tmp_30_fu_1657_p4;
wire  signed [6:0] sext_ln9_21_fu_1653_p1;
wire   [0:0] tmp_26_fu_1611_p3;
wire   [6:0] select_ln8_2_fu_1667_p3;
wire   [6:0] select_ln8_3_fu_1675_p3;
wire  signed [7:0] sext_ln9_1_fu_1683_p1;
wire   [7:0] index_1_fu_1687_p2;
wire   [9:0] tmp_23_fu_1701_p4;
wire   [5:0] trunc_ln8_2_fu_1723_p1;
wire   [9:0] tmp_5_fu_1727_p3;
wire  signed [10:0] sext_ln8_4_fu_1711_p1;
wire   [5:0] tmp_34_fu_1747_p4;
wire   [10:0] add_ln8_2_fu_1741_p2;
wire   [0:0] icmp_ln8_2_fu_1735_p2;
wire   [6:0] tmp_36_fu_1761_p4;
wire  signed [6:0] sext_ln9_22_fu_1757_p1;
wire   [0:0] tmp_32_fu_1715_p3;
wire   [6:0] select_ln8_4_fu_1771_p3;
wire   [6:0] select_ln8_5_fu_1779_p3;
wire  signed [7:0] sext_ln9_2_fu_1787_p1;
wire   [7:0] index_2_fu_1791_p2;
wire   [9:0] tmp_25_fu_1805_p4;
wire   [5:0] trunc_ln8_3_fu_1827_p1;
wire   [9:0] tmp_7_fu_1831_p3;
wire  signed [10:0] sext_ln8_6_fu_1815_p1;
wire   [5:0] tmp_40_fu_1851_p4;
wire   [10:0] add_ln8_3_fu_1845_p2;
wire   [0:0] icmp_ln8_3_fu_1839_p2;
wire   [6:0] tmp_42_fu_1865_p4;
wire  signed [6:0] sext_ln9_23_fu_1861_p1;
wire   [0:0] tmp_38_fu_1819_p3;
wire   [6:0] select_ln8_6_fu_1875_p3;
wire   [6:0] select_ln8_7_fu_1883_p3;
wire  signed [7:0] sext_ln9_3_fu_1891_p1;
wire   [7:0] index_3_fu_1895_p2;
wire   [9:0] tmp_27_fu_1909_p4;
wire   [5:0] trunc_ln8_4_fu_1931_p1;
wire   [9:0] tmp_9_fu_1935_p3;
wire  signed [10:0] sext_ln8_8_fu_1919_p1;
wire   [5:0] tmp_46_fu_1955_p4;
wire   [10:0] add_ln8_4_fu_1949_p2;
wire   [0:0] icmp_ln8_4_fu_1943_p2;
wire   [6:0] tmp_48_fu_1969_p4;
wire  signed [6:0] sext_ln9_24_fu_1965_p1;
wire   [0:0] tmp_44_fu_1923_p3;
wire   [6:0] select_ln8_8_fu_1979_p3;
wire   [6:0] select_ln8_9_fu_1987_p3;
wire  signed [7:0] sext_ln9_4_fu_1995_p1;
wire   [7:0] index_4_fu_1999_p2;
wire   [9:0] tmp_29_fu_2013_p4;
wire   [5:0] trunc_ln8_5_fu_2035_p1;
wire   [9:0] tmp_s_fu_2039_p3;
wire  signed [10:0] sext_ln8_10_fu_2023_p1;
wire   [5:0] tmp_52_fu_2059_p4;
wire   [10:0] add_ln8_5_fu_2053_p2;
wire   [0:0] icmp_ln8_5_fu_2047_p2;
wire   [6:0] tmp_54_fu_2073_p4;
wire  signed [6:0] sext_ln9_25_fu_2069_p1;
wire   [0:0] tmp_50_fu_2027_p3;
wire   [6:0] select_ln8_10_fu_2083_p3;
wire   [6:0] select_ln8_11_fu_2091_p3;
wire  signed [7:0] sext_ln9_5_fu_2099_p1;
wire   [7:0] index_5_fu_2103_p2;
wire   [9:0] tmp_31_fu_2117_p4;
wire   [5:0] trunc_ln8_6_fu_2139_p1;
wire   [9:0] tmp_2_fu_2143_p3;
wire  signed [10:0] sext_ln8_12_fu_2127_p1;
wire   [5:0] tmp_58_fu_2163_p4;
wire   [10:0] add_ln8_6_fu_2157_p2;
wire   [0:0] icmp_ln8_6_fu_2151_p2;
wire   [6:0] tmp_59_fu_2177_p4;
wire  signed [6:0] sext_ln9_26_fu_2173_p1;
wire   [0:0] tmp_56_fu_2131_p3;
wire   [6:0] select_ln8_12_fu_2187_p3;
wire   [6:0] select_ln8_13_fu_2195_p3;
wire  signed [7:0] sext_ln9_6_fu_2203_p1;
wire   [7:0] index_6_fu_2207_p2;
wire   [9:0] tmp_33_fu_2221_p4;
wire   [5:0] trunc_ln8_7_fu_2243_p1;
wire   [9:0] tmp_4_fu_2247_p3;
wire  signed [10:0] sext_ln8_14_fu_2231_p1;
wire   [5:0] tmp_61_fu_2267_p4;
wire   [10:0] add_ln8_7_fu_2261_p2;
wire   [0:0] icmp_ln8_7_fu_2255_p2;
wire   [6:0] tmp_62_fu_2281_p4;
wire  signed [6:0] sext_ln9_27_fu_2277_p1;
wire   [0:0] tmp_60_fu_2235_p3;
wire   [6:0] select_ln8_14_fu_2291_p3;
wire   [6:0] select_ln8_15_fu_2299_p3;
wire  signed [7:0] sext_ln9_7_fu_2307_p1;
wire   [7:0] index_7_fu_2311_p2;
wire   [9:0] tmp_35_fu_2325_p4;
wire   [5:0] trunc_ln8_8_fu_2347_p1;
wire   [9:0] tmp_6_fu_2351_p3;
wire  signed [10:0] sext_ln8_16_fu_2335_p1;
wire   [5:0] tmp_64_fu_2371_p4;
wire   [10:0] add_ln8_8_fu_2365_p2;
wire   [0:0] icmp_ln8_8_fu_2359_p2;
wire   [6:0] tmp_65_fu_2385_p4;
wire  signed [6:0] sext_ln9_28_fu_2381_p1;
wire   [0:0] tmp_63_fu_2339_p3;
wire   [6:0] select_ln8_16_fu_2395_p3;
wire   [6:0] select_ln8_17_fu_2403_p3;
wire  signed [7:0] sext_ln9_8_fu_2411_p1;
wire   [7:0] index_8_fu_2415_p2;
wire   [9:0] tmp_37_fu_2429_p4;
wire   [5:0] trunc_ln8_9_fu_2451_p1;
wire   [9:0] tmp_8_fu_2455_p3;
wire  signed [10:0] sext_ln8_18_fu_2439_p1;
wire   [5:0] tmp_67_fu_2475_p4;
wire   [10:0] add_ln8_9_fu_2469_p2;
wire   [0:0] icmp_ln8_9_fu_2463_p2;
wire   [6:0] tmp_68_fu_2489_p4;
wire  signed [6:0] sext_ln9_29_fu_2485_p1;
wire   [0:0] tmp_66_fu_2443_p3;
wire   [6:0] select_ln8_18_fu_2499_p3;
wire   [6:0] select_ln8_19_fu_2507_p3;
wire  signed [7:0] sext_ln9_9_fu_2515_p1;
wire   [7:0] index_9_fu_2519_p2;
wire   [9:0] tmp_39_fu_2533_p4;
wire   [5:0] trunc_ln8_10_fu_2555_p1;
wire   [9:0] tmp_10_fu_2559_p3;
wire  signed [10:0] sext_ln8_20_fu_2543_p1;
wire   [5:0] tmp_70_fu_2579_p4;
wire   [10:0] add_ln8_10_fu_2573_p2;
wire   [0:0] icmp_ln8_10_fu_2567_p2;
wire   [6:0] tmp_71_fu_2593_p4;
wire  signed [6:0] sext_ln9_30_fu_2589_p1;
wire   [0:0] tmp_69_fu_2547_p3;
wire   [6:0] select_ln8_20_fu_2603_p3;
wire   [6:0] select_ln8_21_fu_2611_p3;
wire  signed [7:0] sext_ln9_10_fu_2619_p1;
wire   [7:0] index_10_fu_2623_p2;
wire   [9:0] tmp_41_fu_2637_p4;
wire   [5:0] trunc_ln8_11_fu_2659_p1;
wire   [9:0] tmp_11_fu_2663_p3;
wire  signed [10:0] sext_ln8_22_fu_2647_p1;
wire   [5:0] tmp_73_fu_2683_p4;
wire   [10:0] add_ln8_11_fu_2677_p2;
wire   [0:0] icmp_ln8_11_fu_2671_p2;
wire   [6:0] tmp_74_fu_2697_p4;
wire  signed [6:0] sext_ln9_31_fu_2693_p1;
wire   [0:0] tmp_72_fu_2651_p3;
wire   [6:0] select_ln8_22_fu_2707_p3;
wire   [6:0] select_ln8_23_fu_2715_p3;
wire  signed [7:0] sext_ln9_11_fu_2723_p1;
wire   [7:0] index_11_fu_2727_p2;
wire   [9:0] tmp_43_fu_2741_p4;
wire   [5:0] trunc_ln8_12_fu_2763_p1;
wire   [9:0] tmp_12_fu_2767_p3;
wire  signed [10:0] sext_ln8_24_fu_2751_p1;
wire   [5:0] tmp_76_fu_2787_p4;
wire   [10:0] add_ln8_12_fu_2781_p2;
wire   [0:0] icmp_ln8_12_fu_2775_p2;
wire   [6:0] tmp_77_fu_2801_p4;
wire  signed [6:0] sext_ln9_32_fu_2797_p1;
wire   [0:0] tmp_75_fu_2755_p3;
wire   [6:0] select_ln8_24_fu_2811_p3;
wire   [6:0] select_ln8_25_fu_2819_p3;
wire  signed [7:0] sext_ln9_12_fu_2827_p1;
wire   [7:0] index_12_fu_2831_p2;
wire   [9:0] tmp_45_fu_2845_p4;
wire   [5:0] trunc_ln8_13_fu_2867_p1;
wire   [9:0] tmp_13_fu_2871_p3;
wire  signed [10:0] sext_ln8_26_fu_2855_p1;
wire   [5:0] tmp_79_fu_2891_p4;
wire   [10:0] add_ln8_13_fu_2885_p2;
wire   [0:0] icmp_ln8_13_fu_2879_p2;
wire   [6:0] tmp_80_fu_2905_p4;
wire  signed [6:0] sext_ln9_33_fu_2901_p1;
wire   [0:0] tmp_78_fu_2859_p3;
wire   [6:0] select_ln8_26_fu_2915_p3;
wire   [6:0] select_ln8_27_fu_2923_p3;
wire  signed [7:0] sext_ln9_13_fu_2931_p1;
wire   [7:0] index_13_fu_2935_p2;
wire   [9:0] tmp_47_fu_2949_p4;
wire   [5:0] trunc_ln8_14_fu_2971_p1;
wire   [9:0] tmp_14_fu_2975_p3;
wire  signed [10:0] sext_ln8_28_fu_2959_p1;
wire   [5:0] tmp_82_fu_2995_p4;
wire   [10:0] add_ln8_14_fu_2989_p2;
wire   [0:0] icmp_ln8_14_fu_2983_p2;
wire   [6:0] tmp_83_fu_3009_p4;
wire  signed [6:0] sext_ln9_34_fu_3005_p1;
wire   [0:0] tmp_81_fu_2963_p3;
wire   [6:0] select_ln8_28_fu_3019_p3;
wire   [6:0] select_ln8_29_fu_3027_p3;
wire  signed [7:0] sext_ln9_14_fu_3035_p1;
wire   [7:0] index_14_fu_3039_p2;
wire   [9:0] tmp_49_fu_3053_p4;
wire   [5:0] trunc_ln8_15_fu_3075_p1;
wire   [9:0] tmp_15_fu_3079_p3;
wire  signed [10:0] sext_ln8_30_fu_3063_p1;
wire   [5:0] tmp_85_fu_3099_p4;
wire   [10:0] add_ln8_15_fu_3093_p2;
wire   [0:0] icmp_ln8_15_fu_3087_p2;
wire   [6:0] tmp_86_fu_3113_p4;
wire  signed [6:0] sext_ln9_35_fu_3109_p1;
wire   [0:0] tmp_84_fu_3067_p3;
wire   [6:0] select_ln8_30_fu_3123_p3;
wire   [6:0] select_ln8_31_fu_3131_p3;
wire  signed [7:0] sext_ln9_15_fu_3139_p1;
wire   [7:0] index_15_fu_3143_p2;
wire  signed [12:0] sext_ln339_fu_3365_p1;
wire  signed [12:0] sext_ln363_fu_3381_p1;
wire   [12:0] add_ln77_fu_3413_p2;
wire  signed [12:0] sext_ln315_fu_3349_p1;
wire  signed [12:0] sext_ln291_fu_3333_p1;
wire   [12:0] add_ln77_1_fu_3423_p2;
wire  signed [13:0] sext_ln77_1_fu_3429_p1;
wire  signed [13:0] sext_ln77_fu_3419_p1;
wire  signed [12:0] sext_ln219_fu_3285_p1;
wire  signed [12:0] sext_ln195_fu_3269_p1;
wire   [12:0] add_ln77_3_fu_3439_p2;
wire  signed [12:0] sext_ln267_fu_3317_p1;
wire  signed [12:0] sext_ln243_fu_3301_p1;
wire   [12:0] add_ln77_4_fu_3449_p2;
wire  signed [13:0] sext_ln77_4_fu_3455_p1;
wire  signed [13:0] sext_ln77_3_fu_3445_p1;
wire  signed [12:0] sext_ln51_fu_3173_p1;
wire  signed [12:0] sext_ln75_fu_3189_p1;
wire   [12:0] add_ln77_7_fu_3465_p2;
wire  signed [12:0] sext_ln27_fu_3157_p1;
wire  signed [12:0] sext_ln123_fu_3221_p1;
wire   [12:0] add_ln77_8_fu_3475_p2;
wire  signed [13:0] sext_ln77_8_fu_3481_p1;
wire  signed [13:0] sext_ln77_7_fu_3471_p1;
wire  signed [12:0] sext_ln99_fu_3205_p1;
wire  signed [12:0] sext_ln171_fu_3253_p1;
wire   [12:0] add_ln77_10_fu_3491_p2;
wire  signed [12:0] sext_ln147_fu_3237_p1;
wire  signed [12:0] sext_ln387_fu_3397_p1;
wire   [12:0] add_ln77_11_fu_3501_p2;
wire  signed [13:0] sext_ln77_11_fu_3507_p1;
wire  signed [13:0] sext_ln77_10_fu_3497_p1;
wire  signed [12:0] sext_ln345_fu_3369_p1;
wire  signed [12:0] sext_ln369_fu_3385_p1;
wire   [12:0] add_ln78_fu_3517_p2;
wire  signed [12:0] sext_ln321_fu_3353_p1;
wire  signed [12:0] sext_ln297_fu_3337_p1;
wire   [12:0] add_ln78_1_fu_3527_p2;
wire  signed [13:0] sext_ln78_1_fu_3533_p1;
wire  signed [13:0] sext_ln78_fu_3523_p1;
wire  signed [12:0] sext_ln225_fu_3289_p1;
wire  signed [12:0] sext_ln201_fu_3273_p1;
wire   [12:0] add_ln78_3_fu_3543_p2;
wire  signed [12:0] sext_ln273_fu_3321_p1;
wire  signed [12:0] sext_ln249_fu_3305_p1;
wire   [12:0] add_ln78_4_fu_3553_p2;
wire  signed [13:0] sext_ln78_4_fu_3559_p1;
wire  signed [13:0] sext_ln78_3_fu_3549_p1;
wire  signed [12:0] sext_ln57_fu_3177_p1;
wire  signed [12:0] sext_ln81_fu_3193_p1;
wire   [12:0] add_ln78_7_fu_3569_p2;
wire  signed [12:0] sext_ln33_fu_3161_p1;
wire  signed [12:0] sext_ln129_fu_3225_p1;
wire   [12:0] add_ln78_8_fu_3579_p2;
wire  signed [13:0] sext_ln78_8_fu_3585_p1;
wire  signed [13:0] sext_ln78_7_fu_3575_p1;
wire  signed [12:0] sext_ln105_fu_3209_p1;
wire  signed [12:0] sext_ln177_fu_3257_p1;
wire   [12:0] add_ln78_10_fu_3595_p2;
wire  signed [12:0] sext_ln153_fu_3241_p1;
wire  signed [12:0] sext_ln393_fu_3401_p1;
wire   [12:0] add_ln78_11_fu_3605_p2;
wire  signed [13:0] sext_ln78_11_fu_3611_p1;
wire  signed [13:0] sext_ln78_10_fu_3601_p1;
wire  signed [12:0] sext_ln8_27_fu_3373_p1;
wire  signed [12:0] sext_ln8_29_fu_3389_p1;
wire   [12:0] add_ln79_fu_3621_p2;
wire  signed [12:0] sext_ln8_25_fu_3357_p1;
wire  signed [12:0] sext_ln8_23_fu_3341_p1;
wire   [12:0] add_ln79_1_fu_3631_p2;
wire  signed [13:0] sext_ln79_1_fu_3637_p1;
wire  signed [13:0] sext_ln79_fu_3627_p1;
wire  signed [12:0] sext_ln8_17_fu_3293_p1;
wire  signed [12:0] sext_ln8_15_fu_3277_p1;
wire   [12:0] add_ln79_3_fu_3647_p2;
wire  signed [12:0] sext_ln8_21_fu_3325_p1;
wire  signed [12:0] sext_ln8_19_fu_3309_p1;
wire   [12:0] add_ln79_4_fu_3657_p2;
wire  signed [13:0] sext_ln79_4_fu_3663_p1;
wire  signed [13:0] sext_ln79_3_fu_3653_p1;
wire  signed [12:0] sext_ln8_3_fu_3181_p1;
wire  signed [12:0] sext_ln8_5_fu_3197_p1;
wire   [12:0] add_ln79_7_fu_3673_p2;
wire  signed [12:0] sext_ln8_1_fu_3165_p1;
wire  signed [12:0] sext_ln8_9_fu_3229_p1;
wire   [12:0] add_ln79_8_fu_3683_p2;
wire  signed [13:0] sext_ln79_8_fu_3689_p1;
wire  signed [13:0] sext_ln79_7_fu_3679_p1;
wire  signed [12:0] sext_ln8_7_fu_3213_p1;
wire  signed [12:0] sext_ln8_13_fu_3261_p1;
wire   [12:0] add_ln79_10_fu_3699_p2;
wire  signed [12:0] sext_ln8_11_fu_3245_p1;
wire  signed [12:0] sext_ln8_31_fu_3405_p1;
wire   [12:0] add_ln79_11_fu_3709_p2;
wire  signed [13:0] sext_ln79_11_fu_3715_p1;
wire  signed [13:0] sext_ln79_10_fu_3705_p1;
wire  signed [12:0] sext_ln66_fu_3377_p1;
wire  signed [12:0] sext_ln70_fu_3393_p1;
wire   [12:0] add_ln80_fu_3725_p2;
wire  signed [12:0] sext_ln62_fu_3361_p1;
wire  signed [12:0] sext_ln58_fu_3345_p1;
wire   [12:0] add_ln80_1_fu_3735_p2;
wire  signed [13:0] sext_ln80_1_fu_3741_p1;
wire  signed [13:0] sext_ln80_fu_3731_p1;
wire  signed [12:0] sext_ln46_fu_3297_p1;
wire  signed [12:0] sext_ln42_fu_3281_p1;
wire   [12:0] add_ln80_3_fu_3751_p2;
wire  signed [12:0] sext_ln54_fu_3329_p1;
wire  signed [12:0] sext_ln50_fu_3313_p1;
wire   [12:0] add_ln80_4_fu_3761_p2;
wire  signed [13:0] sext_ln80_4_fu_3767_p1;
wire  signed [13:0] sext_ln80_3_fu_3757_p1;
wire  signed [12:0] sext_ln18_fu_3185_p1;
wire  signed [12:0] sext_ln22_fu_3201_p1;
wire   [12:0] add_ln80_7_fu_3777_p2;
wire  signed [12:0] sext_ln14_fu_3169_p1;
wire  signed [12:0] sext_ln30_fu_3233_p1;
wire   [12:0] add_ln80_8_fu_3787_p2;
wire  signed [13:0] sext_ln80_8_fu_3793_p1;
wire  signed [13:0] sext_ln80_7_fu_3783_p1;
wire  signed [12:0] sext_ln26_fu_3217_p1;
wire  signed [12:0] sext_ln38_fu_3265_p1;
wire   [12:0] add_ln80_10_fu_3803_p2;
wire  signed [12:0] sext_ln34_fu_3249_p1;
wire  signed [12:0] sext_ln74_fu_3409_p1;
wire   [12:0] add_ln80_11_fu_3813_p2;
wire  signed [13:0] sext_ln80_11_fu_3819_p1;
wire  signed [13:0] sext_ln80_10_fu_3809_p1;
wire  signed [14:0] sext_ln77_5_fu_3832_p1;
wire  signed [14:0] sext_ln77_2_fu_3829_p1;
wire   [13:0] add_ln77_15_fu_3835_p2;
wire   [14:0] add_ln77_6_fu_3839_p2;
wire  signed [14:0] sext_ln77_12_fu_3856_p1;
wire  signed [14:0] sext_ln77_9_fu_3853_p1;
wire   [13:0] add_ln77_16_fu_3859_p2;
wire   [14:0] add_ln77_13_fu_3863_p2;
wire   [5:0] trunc_ln77_1_fu_3869_p1;
wire   [5:0] trunc_ln77_fu_3845_p1;
wire  signed [15:0] sext_ln77_13_fu_3873_p1;
wire  signed [15:0] sext_ln77_6_fu_3849_p1;
wire  signed [14:0] sext_ln78_5_fu_3892_p1;
wire  signed [14:0] sext_ln78_2_fu_3889_p1;
wire   [13:0] add_ln78_15_fu_3895_p2;
wire   [14:0] add_ln78_6_fu_3899_p2;
wire  signed [14:0] sext_ln78_12_fu_3916_p1;
wire  signed [14:0] sext_ln78_9_fu_3913_p1;
wire   [13:0] add_ln78_16_fu_3919_p2;
wire   [14:0] add_ln78_13_fu_3923_p2;
wire   [5:0] trunc_ln78_1_fu_3929_p1;
wire   [5:0] trunc_ln78_fu_3905_p1;
wire  signed [15:0] sext_ln78_13_fu_3933_p1;
wire  signed [15:0] sext_ln78_6_fu_3909_p1;
wire  signed [14:0] sext_ln79_5_fu_3952_p1;
wire  signed [14:0] sext_ln79_2_fu_3949_p1;
wire   [13:0] add_ln79_15_fu_3955_p2;
wire   [14:0] add_ln79_6_fu_3959_p2;
wire  signed [14:0] sext_ln79_12_fu_3976_p1;
wire  signed [14:0] sext_ln79_9_fu_3973_p1;
wire   [13:0] add_ln79_16_fu_3979_p2;
wire   [14:0] add_ln79_13_fu_3983_p2;
wire   [5:0] trunc_ln79_1_fu_3989_p1;
wire   [5:0] trunc_ln79_fu_3965_p1;
wire  signed [15:0] sext_ln79_13_fu_3993_p1;
wire  signed [15:0] sext_ln79_6_fu_3969_p1;
wire  signed [14:0] sext_ln80_5_fu_4012_p1;
wire  signed [14:0] sext_ln80_2_fu_4009_p1;
wire   [13:0] add_ln80_15_fu_4015_p2;
wire   [14:0] add_ln80_6_fu_4019_p2;
wire  signed [14:0] sext_ln80_12_fu_4036_p1;
wire  signed [14:0] sext_ln80_9_fu_4033_p1;
wire   [13:0] add_ln80_16_fu_4039_p2;
wire   [14:0] add_ln80_13_fu_4043_p2;
wire   [5:0] trunc_ln80_1_fu_4049_p1;
wire   [5:0] trunc_ln80_fu_4025_p1;
wire  signed [15:0] sext_ln80_13_fu_4053_p1;
wire  signed [15:0] sext_ln80_6_fu_4029_p1;
wire   [9:0] tmp_16_fu_4159_p3;
wire  signed [10:0] sext_ln8_32_fu_4149_p1;
wire   [10:0] add_ln8_16_fu_4172_p2;
wire   [0:0] icmp_ln8_16_fu_4166_p2;
wire   [6:0] tmp_89_fu_4181_p4;
wire  signed [6:0] sext_ln9_36_fu_4178_p1;
wire   [0:0] tmp_87_fu_4152_p3;
wire   [6:0] select_ln8_32_fu_4191_p3;
wire   [6:0] select_ln8_33_fu_4199_p3;
wire  signed [7:0] sext_ln9_16_fu_4207_p1;
wire   [7:0] index_16_fu_4211_p2;
wire   [9:0] tmp_17_fu_4236_p3;
wire  signed [10:0] sext_ln8_33_fu_4226_p1;
wire   [10:0] add_ln8_17_fu_4249_p2;
wire   [0:0] icmp_ln8_17_fu_4243_p2;
wire   [6:0] tmp_92_fu_4258_p4;
wire  signed [6:0] sext_ln9_37_fu_4255_p1;
wire   [0:0] tmp_90_fu_4229_p3;
wire   [6:0] select_ln8_34_fu_4268_p3;
wire   [6:0] select_ln8_35_fu_4276_p3;
wire  signed [7:0] sext_ln9_17_fu_4284_p1;
wire   [7:0] index_17_fu_4288_p2;
wire   [9:0] tmp_18_fu_4313_p3;
wire  signed [10:0] sext_ln8_34_fu_4303_p1;
wire   [10:0] add_ln8_18_fu_4326_p2;
wire   [0:0] icmp_ln8_18_fu_4320_p2;
wire   [6:0] tmp_95_fu_4335_p4;
wire  signed [6:0] sext_ln9_38_fu_4332_p1;
wire   [0:0] tmp_93_fu_4306_p3;
wire   [6:0] select_ln8_36_fu_4345_p3;
wire   [6:0] select_ln8_37_fu_4353_p3;
wire  signed [7:0] sext_ln9_18_fu_4361_p1;
wire   [7:0] index_18_fu_4365_p2;
wire   [9:0] tmp_19_fu_4390_p3;
wire  signed [10:0] sext_ln8_35_fu_4380_p1;
wire   [10:0] add_ln8_19_fu_4403_p2;
wire   [0:0] icmp_ln8_19_fu_4397_p2;
wire   [6:0] tmp_98_fu_4412_p4;
wire  signed [6:0] sext_ln9_39_fu_4409_p1;
wire   [0:0] tmp_96_fu_4383_p3;
wire   [6:0] select_ln8_38_fu_4422_p3;
wire   [6:0] select_ln8_39_fu_4430_p3;
wire  signed [7:0] sext_ln9_19_fu_4438_p1;
wire   [7:0] index_19_fu_4442_p2;
wire  signed [12:0] sext_ln105_2_fu_4461_p1;
wire  signed [12:0] sext_ln105_1_fu_4457_p1;
wire   [12:0] add_ln105_fu_4465_p2;
wire  signed [13:0] sext_ln105_3_fu_4471_p1;
wire  signed [13:0] sext_ln105_4_fu_4475_p1;
wire   [13:0] add_ln105_1_fu_4479_p2;
wire  signed [13:0] sext_ln105_5_fu_4485_p1;
wire   [13:0] add_ln105_2_fu_4489_p2;
wire  signed [12:0] sext_ln106_1_fu_4504_p1;
wire  signed [12:0] sext_ln106_fu_4500_p1;
wire   [12:0] add_ln106_fu_4508_p2;
wire  signed [13:0] sext_ln106_2_fu_4514_p1;
wire  signed [13:0] sext_ln106_3_fu_4518_p1;
wire   [13:0] add_ln106_1_fu_4522_p2;
wire  signed [13:0] sext_ln106_4_fu_4528_p1;
wire   [13:0] add_ln106_2_fu_4532_p2;
wire  signed [12:0] sext_ln107_1_fu_4547_p1;
wire  signed [12:0] sext_ln107_fu_4543_p1;
wire   [12:0] add_ln107_fu_4551_p2;
wire  signed [13:0] sext_ln107_2_fu_4557_p1;
wire  signed [13:0] sext_ln107_3_fu_4561_p1;
wire   [13:0] add_ln107_1_fu_4565_p2;
wire  signed [13:0] sext_ln107_4_fu_4571_p1;
wire   [13:0] add_ln107_2_fu_4575_p2;
wire  signed [12:0] sext_ln108_1_fu_4590_p1;
wire  signed [12:0] sext_ln108_fu_4586_p1;
wire   [12:0] add_ln108_fu_4594_p2;
wire  signed [13:0] sext_ln108_2_fu_4600_p1;
wire  signed [13:0] sext_ln108_3_fu_4604_p1;
wire   [13:0] add_ln108_1_fu_4608_p2;
wire  signed [13:0] sext_ln108_4_fu_4614_p1;
wire   [13:0] add_ln108_2_fu_4618_p2;
wire  signed [12:0] sext_ln109_1_fu_4633_p1;
wire  signed [12:0] sext_ln109_fu_4629_p1;
wire   [12:0] add_ln109_fu_4637_p2;
wire  signed [13:0] sext_ln109_2_fu_4643_p1;
wire  signed [13:0] sext_ln109_3_fu_4647_p1;
wire   [13:0] add_ln109_1_fu_4651_p2;
wire  signed [13:0] sext_ln109_4_fu_4657_p1;
wire   [13:0] add_ln109_2_fu_4661_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_0_address0),
    .ce0(lut_0_0_ce0),
    .q0(lut_0_0_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_1_address0),
    .ce0(lut_0_1_ce0),
    .q0(lut_0_1_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_2_address0),
    .ce0(lut_0_2_ce0),
    .q0(lut_0_2_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_3_address0),
    .ce0(lut_0_3_ce0),
    .q0(lut_0_3_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_4_address0),
    .ce0(lut_0_4_ce0),
    .q0(lut_0_4_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_5_address0),
    .ce0(lut_0_5_ce0),
    .q0(lut_0_5_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_6_address0),
    .ce0(lut_0_6_ce0),
    .q0(lut_0_6_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_7_address0),
    .ce0(lut_0_7_ce0),
    .q0(lut_0_7_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_8_address0),
    .ce0(lut_0_8_ce0),
    .q0(lut_0_8_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_9_address0),
    .ce0(lut_0_9_ce0),
    .q0(lut_0_9_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_10_address0),
    .ce0(lut_0_10_ce0),
    .q0(lut_0_10_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_11_address0),
    .ce0(lut_0_11_ce0),
    .q0(lut_0_11_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_12_address0),
    .ce0(lut_0_12_ce0),
    .q0(lut_0_12_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_13_address0),
    .ce0(lut_0_13_ce0),
    .q0(lut_0_13_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_14_address0),
    .ce0(lut_0_14_ce0),
    .q0(lut_0_14_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_15_address0),
    .ce0(lut_0_15_ce0),
    .q0(lut_0_15_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_16_address0),
    .ce0(lut_0_16_ce0),
    .q0(lut_0_16_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_17_address0),
    .ce0(lut_0_17_ce0),
    .q0(lut_0_17_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_18_address0),
    .ce0(lut_0_18_ce0),
    .q0(lut_0_18_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_19_address0),
    .ce0(lut_0_19_ce0),
    .q0(lut_0_19_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_20_address0),
    .ce0(lut_0_20_ce0),
    .q0(lut_0_20_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_21_address0),
    .ce0(lut_0_21_ce0),
    .q0(lut_0_21_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_22_address0),
    .ce0(lut_0_22_ce0),
    .q0(lut_0_22_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_23_address0),
    .ce0(lut_0_23_ce0),
    .q0(lut_0_23_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_24_address0),
    .ce0(lut_0_24_ce0),
    .q0(lut_0_24_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_25_address0),
    .ce0(lut_0_25_ce0),
    .q0(lut_0_25_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_26_address0),
    .ce0(lut_0_26_ce0),
    .q0(lut_0_26_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_27_address0),
    .ce0(lut_0_27_ce0),
    .q0(lut_0_27_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_28_address0),
    .ce0(lut_0_28_ce0),
    .q0(lut_0_28_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_29_address0),
    .ce0(lut_0_29_ce0),
    .q0(lut_0_29_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_30_address0),
    .ce0(lut_0_30_ce0),
    .q0(lut_0_30_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_31_address0),
    .ce0(lut_0_31_ce0),
    .q0(lut_0_31_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_32_address0),
    .ce0(lut_0_32_ce0),
    .q0(lut_0_32_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_33_address0),
    .ce0(lut_0_33_ce0),
    .q0(lut_0_33_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_34_address0),
    .ce0(lut_0_34_ce0),
    .q0(lut_0_34_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_35_address0),
    .ce0(lut_0_35_ce0),
    .q0(lut_0_35_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_36_address0),
    .ce0(lut_0_36_ce0),
    .q0(lut_0_36_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_37_address0),
    .ce0(lut_0_37_ce0),
    .q0(lut_0_37_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_38_address0),
    .ce0(lut_0_38_ce0),
    .q0(lut_0_38_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_39_address0),
    .ce0(lut_0_39_ce0),
    .q0(lut_0_39_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_40_address0),
    .ce0(lut_0_40_ce0),
    .q0(lut_0_40_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_41_address0),
    .ce0(lut_0_41_ce0),
    .q0(lut_0_41_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_42_address0),
    .ce0(lut_0_42_ce0),
    .q0(lut_0_42_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_43_address0),
    .ce0(lut_0_43_ce0),
    .q0(lut_0_43_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_44_address0),
    .ce0(lut_0_44_ce0),
    .q0(lut_0_44_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_45_address0),
    .ce0(lut_0_45_ce0),
    .q0(lut_0_45_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_46_address0),
    .ce0(lut_0_46_ce0),
    .q0(lut_0_46_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_47_address0),
    .ce0(lut_0_47_ce0),
    .q0(lut_0_47_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_48_address0),
    .ce0(lut_0_48_ce0),
    .q0(lut_0_48_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_49_address0),
    .ce0(lut_0_49_ce0),
    .q0(lut_0_49_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_50_address0),
    .ce0(lut_0_50_ce0),
    .q0(lut_0_50_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_51_address0),
    .ce0(lut_0_51_ce0),
    .q0(lut_0_51_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_52_address0),
    .ce0(lut_0_52_ce0),
    .q0(lut_0_52_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_53_address0),
    .ce0(lut_0_53_ce0),
    .q0(lut_0_53_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_54_address0),
    .ce0(lut_0_54_ce0),
    .q0(lut_0_54_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_55_address0),
    .ce0(lut_0_55_ce0),
    .q0(lut_0_55_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_56_address0),
    .ce0(lut_0_56_ce0),
    .q0(lut_0_56_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_57_address0),
    .ce0(lut_0_57_ce0),
    .q0(lut_0_57_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_58_address0),
    .ce0(lut_0_58_ce0),
    .q0(lut_0_58_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_59_address0),
    .ce0(lut_0_59_ce0),
    .q0(lut_0_59_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_60_address0),
    .ce0(lut_0_60_ce0),
    .q0(lut_0_60_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_61_address0),
    .ce0(lut_0_61_ce0),
    .q0(lut_0_61_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_62_address0),
    .ce0(lut_0_62_ce0),
    .q0(lut_0_62_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_0_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_63_address0),
    .ce0(lut_0_63_ce0),
    .q0(lut_0_63_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_0_address0),
    .ce0(lut_1_0_ce0),
    .q0(lut_1_0_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_1_address0),
    .ce0(lut_1_1_ce0),
    .q0(lut_1_1_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_2_address0),
    .ce0(lut_1_2_ce0),
    .q0(lut_1_2_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_3_address0),
    .ce0(lut_1_3_ce0),
    .q0(lut_1_3_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_4_address0),
    .ce0(lut_1_4_ce0),
    .q0(lut_1_4_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_5_address0),
    .ce0(lut_1_5_ce0),
    .q0(lut_1_5_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_6_address0),
    .ce0(lut_1_6_ce0),
    .q0(lut_1_6_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_7_address0),
    .ce0(lut_1_7_ce0),
    .q0(lut_1_7_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_8_address0),
    .ce0(lut_1_8_ce0),
    .q0(lut_1_8_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_9_address0),
    .ce0(lut_1_9_ce0),
    .q0(lut_1_9_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_10_address0),
    .ce0(lut_1_10_ce0),
    .q0(lut_1_10_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_11_address0),
    .ce0(lut_1_11_ce0),
    .q0(lut_1_11_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_12_address0),
    .ce0(lut_1_12_ce0),
    .q0(lut_1_12_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_13_address0),
    .ce0(lut_1_13_ce0),
    .q0(lut_1_13_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_14_address0),
    .ce0(lut_1_14_ce0),
    .q0(lut_1_14_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_15_address0),
    .ce0(lut_1_15_ce0),
    .q0(lut_1_15_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_16_address0),
    .ce0(lut_1_16_ce0),
    .q0(lut_1_16_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_17_address0),
    .ce0(lut_1_17_ce0),
    .q0(lut_1_17_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_18_address0),
    .ce0(lut_1_18_ce0),
    .q0(lut_1_18_q0)
);

KAN_lut_0_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_19_address0),
    .ce0(lut_1_19_ce0),
    .q0(lut_1_19_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln77_12_reg_5010 <= add_ln77_12_fu_3511_p2;
        add_ln77_2_reg_4992 <= add_ln77_2_fu_3433_p2;
        add_ln77_5_reg_4998 <= add_ln77_5_fu_3459_p2;
        add_ln77_9_reg_5004 <= add_ln77_9_fu_3485_p2;
        add_ln78_12_reg_5034 <= add_ln78_12_fu_3615_p2;
        add_ln78_2_reg_5016 <= add_ln78_2_fu_3537_p2;
        add_ln78_5_reg_5022 <= add_ln78_5_fu_3563_p2;
        add_ln78_9_reg_5028 <= add_ln78_9_fu_3589_p2;
        add_ln79_12_reg_5058 <= add_ln79_12_fu_3719_p2;
        add_ln79_2_reg_5040 <= add_ln79_2_fu_3641_p2;
        add_ln79_5_reg_5046 <= add_ln79_5_fu_3667_p2;
        add_ln79_9_reg_5052 <= add_ln79_9_fu_3693_p2;
        add_ln80_12_reg_5082 <= add_ln80_12_fu_3823_p2;
        add_ln80_2_reg_5064 <= add_ln80_2_fu_3745_p2;
        add_ln80_5_reg_5070 <= add_ln80_5_fu_3771_p2;
        add_ln80_9_reg_5076 <= add_ln80_9_fu_3797_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln8_20_reg_5088 <= add_ln8_20_fu_3877_p2;
        add_ln8_21_reg_5098 <= add_ln8_21_fu_3937_p2;
        add_ln8_22_reg_5108 <= add_ln8_22_fu_3997_p2;
        add_ln8_23_reg_5118 <= add_ln8_23_fu_4057_p2;
        med_0_0_reg_5093 <= med_0_0_fu_3883_p2;
        med_0_1_reg_5103 <= med_0_1_fu_3943_p2;
        med_0_2_reg_5113 <= med_0_2_fu_4003_p2;
        med_0_3_reg_5123 <= med_0_3_fu_4063_p2;
        tmp_51_reg_5128 <= {{med_0_0_fu_3883_p2[15:6]}};
        tmp_53_reg_5138 <= {{med_0_1_fu_3943_p2[15:6]}};
        tmp_55_reg_5148 <= {{med_0_2_fu_4003_p2[15:6]}};
        tmp_57_reg_5158 <= {{med_0_3_fu_4063_p2[15:6]}};
        tmp_88_reg_5133 <= {{med_0_0_fu_3883_p2[15:10]}};
        tmp_91_reg_5143 <= {{med_0_1_fu_3943_p2[15:10]}};
        tmp_94_reg_5153 <= {{med_0_2_fu_4003_p2[15:10]}};
        tmp_97_reg_5163 <= {{med_0_3_fu_4063_p2[15:10]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_0_ce0 = 1'b1;
    end else begin
        lut_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_10_ce0 = 1'b1;
    end else begin
        lut_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_11_ce0 = 1'b1;
    end else begin
        lut_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_12_ce0 = 1'b1;
    end else begin
        lut_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_13_ce0 = 1'b1;
    end else begin
        lut_0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_14_ce0 = 1'b1;
    end else begin
        lut_0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_15_ce0 = 1'b1;
    end else begin
        lut_0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_16_ce0 = 1'b1;
    end else begin
        lut_0_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_17_ce0 = 1'b1;
    end else begin
        lut_0_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_18_ce0 = 1'b1;
    end else begin
        lut_0_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_19_ce0 = 1'b1;
    end else begin
        lut_0_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_1_ce0 = 1'b1;
    end else begin
        lut_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_20_ce0 = 1'b1;
    end else begin
        lut_0_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_21_ce0 = 1'b1;
    end else begin
        lut_0_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_22_ce0 = 1'b1;
    end else begin
        lut_0_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_23_ce0 = 1'b1;
    end else begin
        lut_0_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_24_ce0 = 1'b1;
    end else begin
        lut_0_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_25_ce0 = 1'b1;
    end else begin
        lut_0_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_26_ce0 = 1'b1;
    end else begin
        lut_0_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_27_ce0 = 1'b1;
    end else begin
        lut_0_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_28_ce0 = 1'b1;
    end else begin
        lut_0_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_29_ce0 = 1'b1;
    end else begin
        lut_0_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_2_ce0 = 1'b1;
    end else begin
        lut_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_30_ce0 = 1'b1;
    end else begin
        lut_0_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_31_ce0 = 1'b1;
    end else begin
        lut_0_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_32_ce0 = 1'b1;
    end else begin
        lut_0_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_33_ce0 = 1'b1;
    end else begin
        lut_0_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_34_ce0 = 1'b1;
    end else begin
        lut_0_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_35_ce0 = 1'b1;
    end else begin
        lut_0_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_36_ce0 = 1'b1;
    end else begin
        lut_0_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_37_ce0 = 1'b1;
    end else begin
        lut_0_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_38_ce0 = 1'b1;
    end else begin
        lut_0_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_39_ce0 = 1'b1;
    end else begin
        lut_0_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_3_ce0 = 1'b1;
    end else begin
        lut_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_40_ce0 = 1'b1;
    end else begin
        lut_0_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_41_ce0 = 1'b1;
    end else begin
        lut_0_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_42_ce0 = 1'b1;
    end else begin
        lut_0_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_43_ce0 = 1'b1;
    end else begin
        lut_0_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_44_ce0 = 1'b1;
    end else begin
        lut_0_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_45_ce0 = 1'b1;
    end else begin
        lut_0_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_46_ce0 = 1'b1;
    end else begin
        lut_0_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_47_ce0 = 1'b1;
    end else begin
        lut_0_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_48_ce0 = 1'b1;
    end else begin
        lut_0_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_49_ce0 = 1'b1;
    end else begin
        lut_0_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_4_ce0 = 1'b1;
    end else begin
        lut_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_50_ce0 = 1'b1;
    end else begin
        lut_0_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_51_ce0 = 1'b1;
    end else begin
        lut_0_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_52_ce0 = 1'b1;
    end else begin
        lut_0_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_53_ce0 = 1'b1;
    end else begin
        lut_0_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_54_ce0 = 1'b1;
    end else begin
        lut_0_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_55_ce0 = 1'b1;
    end else begin
        lut_0_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_56_ce0 = 1'b1;
    end else begin
        lut_0_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_57_ce0 = 1'b1;
    end else begin
        lut_0_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_58_ce0 = 1'b1;
    end else begin
        lut_0_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_59_ce0 = 1'b1;
    end else begin
        lut_0_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_5_ce0 = 1'b1;
    end else begin
        lut_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_60_ce0 = 1'b1;
    end else begin
        lut_0_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_61_ce0 = 1'b1;
    end else begin
        lut_0_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_62_ce0 = 1'b1;
    end else begin
        lut_0_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_63_ce0 = 1'b1;
    end else begin
        lut_0_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_6_ce0 = 1'b1;
    end else begin
        lut_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_7_ce0 = 1'b1;
    end else begin
        lut_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_8_ce0 = 1'b1;
    end else begin
        lut_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_9_ce0 = 1'b1;
    end else begin
        lut_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_0_ce0 = 1'b1;
    end else begin
        lut_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_10_ce0 = 1'b1;
    end else begin
        lut_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_11_ce0 = 1'b1;
    end else begin
        lut_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_12_ce0 = 1'b1;
    end else begin
        lut_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_13_ce0 = 1'b1;
    end else begin
        lut_1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_14_ce0 = 1'b1;
    end else begin
        lut_1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_15_ce0 = 1'b1;
    end else begin
        lut_1_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_16_ce0 = 1'b1;
    end else begin
        lut_1_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_17_ce0 = 1'b1;
    end else begin
        lut_1_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_18_ce0 = 1'b1;
    end else begin
        lut_1_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_19_ce0 = 1'b1;
    end else begin
        lut_1_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_1_ce0 = 1'b1;
    end else begin
        lut_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_2_ce0 = 1'b1;
    end else begin
        lut_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_3_ce0 = 1'b1;
    end else begin
        lut_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_4_ce0 = 1'b1;
    end else begin
        lut_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_5_ce0 = 1'b1;
    end else begin
        lut_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_6_ce0 = 1'b1;
    end else begin
        lut_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_7_ce0 = 1'b1;
    end else begin
        lut_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_8_ce0 = 1'b1;
    end else begin
        lut_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_1_9_ce0 = 1'b1;
    end else begin
        lut_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln105_1_fu_4479_p2 = ($signed(sext_ln105_3_fu_4471_p1) + $signed(sext_ln105_4_fu_4475_p1));

assign add_ln105_2_fu_4489_p2 = ($signed(add_ln105_1_fu_4479_p2) + $signed(sext_ln105_5_fu_4485_p1));

assign add_ln105_fu_4465_p2 = ($signed(sext_ln105_2_fu_4461_p1) + $signed(sext_ln105_1_fu_4457_p1));

assign add_ln106_1_fu_4522_p2 = ($signed(sext_ln106_2_fu_4514_p1) + $signed(sext_ln106_3_fu_4518_p1));

assign add_ln106_2_fu_4532_p2 = ($signed(add_ln106_1_fu_4522_p2) + $signed(sext_ln106_4_fu_4528_p1));

assign add_ln106_fu_4508_p2 = ($signed(sext_ln106_1_fu_4504_p1) + $signed(sext_ln106_fu_4500_p1));

assign add_ln107_1_fu_4565_p2 = ($signed(sext_ln107_2_fu_4557_p1) + $signed(sext_ln107_3_fu_4561_p1));

assign add_ln107_2_fu_4575_p2 = ($signed(add_ln107_1_fu_4565_p2) + $signed(sext_ln107_4_fu_4571_p1));

assign add_ln107_fu_4551_p2 = ($signed(sext_ln107_1_fu_4547_p1) + $signed(sext_ln107_fu_4543_p1));

assign add_ln108_1_fu_4608_p2 = ($signed(sext_ln108_2_fu_4600_p1) + $signed(sext_ln108_3_fu_4604_p1));

assign add_ln108_2_fu_4618_p2 = ($signed(add_ln108_1_fu_4608_p2) + $signed(sext_ln108_4_fu_4614_p1));

assign add_ln108_fu_4594_p2 = ($signed(sext_ln108_1_fu_4590_p1) + $signed(sext_ln108_fu_4586_p1));

assign add_ln109_1_fu_4651_p2 = ($signed(sext_ln109_2_fu_4643_p1) + $signed(sext_ln109_3_fu_4647_p1));

assign add_ln109_2_fu_4661_p2 = ($signed(add_ln109_1_fu_4651_p2) + $signed(sext_ln109_4_fu_4657_p1));

assign add_ln109_fu_4637_p2 = ($signed(sext_ln109_1_fu_4633_p1) + $signed(sext_ln109_fu_4629_p1));

assign add_ln77_10_fu_3491_p2 = ($signed(sext_ln99_fu_3205_p1) + $signed(sext_ln171_fu_3253_p1));

assign add_ln77_11_fu_3501_p2 = ($signed(sext_ln147_fu_3237_p1) + $signed(sext_ln387_fu_3397_p1));

assign add_ln77_12_fu_3511_p2 = ($signed(sext_ln77_11_fu_3507_p1) + $signed(sext_ln77_10_fu_3497_p1));

assign add_ln77_13_fu_3863_p2 = ($signed(sext_ln77_12_fu_3856_p1) + $signed(sext_ln77_9_fu_3853_p1));

assign add_ln77_15_fu_3835_p2 = ($signed(add_ln77_5_reg_4998) + $signed(add_ln77_2_reg_4992));

assign add_ln77_16_fu_3859_p2 = ($signed(add_ln77_12_reg_5010) + $signed(add_ln77_9_reg_5004));

assign add_ln77_1_fu_3423_p2 = ($signed(sext_ln315_fu_3349_p1) + $signed(sext_ln291_fu_3333_p1));

assign add_ln77_2_fu_3433_p2 = ($signed(sext_ln77_1_fu_3429_p1) + $signed(sext_ln77_fu_3419_p1));

assign add_ln77_3_fu_3439_p2 = ($signed(sext_ln219_fu_3285_p1) + $signed(sext_ln195_fu_3269_p1));

assign add_ln77_4_fu_3449_p2 = ($signed(sext_ln267_fu_3317_p1) + $signed(sext_ln243_fu_3301_p1));

assign add_ln77_5_fu_3459_p2 = ($signed(sext_ln77_4_fu_3455_p1) + $signed(sext_ln77_3_fu_3445_p1));

assign add_ln77_6_fu_3839_p2 = ($signed(sext_ln77_5_fu_3832_p1) + $signed(sext_ln77_2_fu_3829_p1));

assign add_ln77_7_fu_3465_p2 = ($signed(sext_ln51_fu_3173_p1) + $signed(sext_ln75_fu_3189_p1));

assign add_ln77_8_fu_3475_p2 = ($signed(sext_ln27_fu_3157_p1) + $signed(sext_ln123_fu_3221_p1));

assign add_ln77_9_fu_3485_p2 = ($signed(sext_ln77_8_fu_3481_p1) + $signed(sext_ln77_7_fu_3471_p1));

assign add_ln77_fu_3413_p2 = ($signed(sext_ln339_fu_3365_p1) + $signed(sext_ln363_fu_3381_p1));

assign add_ln78_10_fu_3595_p2 = ($signed(sext_ln105_fu_3209_p1) + $signed(sext_ln177_fu_3257_p1));

assign add_ln78_11_fu_3605_p2 = ($signed(sext_ln153_fu_3241_p1) + $signed(sext_ln393_fu_3401_p1));

assign add_ln78_12_fu_3615_p2 = ($signed(sext_ln78_11_fu_3611_p1) + $signed(sext_ln78_10_fu_3601_p1));

assign add_ln78_13_fu_3923_p2 = ($signed(sext_ln78_12_fu_3916_p1) + $signed(sext_ln78_9_fu_3913_p1));

assign add_ln78_15_fu_3895_p2 = ($signed(add_ln78_5_reg_5022) + $signed(add_ln78_2_reg_5016));

assign add_ln78_16_fu_3919_p2 = ($signed(add_ln78_12_reg_5034) + $signed(add_ln78_9_reg_5028));

assign add_ln78_1_fu_3527_p2 = ($signed(sext_ln321_fu_3353_p1) + $signed(sext_ln297_fu_3337_p1));

assign add_ln78_2_fu_3537_p2 = ($signed(sext_ln78_1_fu_3533_p1) + $signed(sext_ln78_fu_3523_p1));

assign add_ln78_3_fu_3543_p2 = ($signed(sext_ln225_fu_3289_p1) + $signed(sext_ln201_fu_3273_p1));

assign add_ln78_4_fu_3553_p2 = ($signed(sext_ln273_fu_3321_p1) + $signed(sext_ln249_fu_3305_p1));

assign add_ln78_5_fu_3563_p2 = ($signed(sext_ln78_4_fu_3559_p1) + $signed(sext_ln78_3_fu_3549_p1));

assign add_ln78_6_fu_3899_p2 = ($signed(sext_ln78_5_fu_3892_p1) + $signed(sext_ln78_2_fu_3889_p1));

assign add_ln78_7_fu_3569_p2 = ($signed(sext_ln57_fu_3177_p1) + $signed(sext_ln81_fu_3193_p1));

assign add_ln78_8_fu_3579_p2 = ($signed(sext_ln33_fu_3161_p1) + $signed(sext_ln129_fu_3225_p1));

assign add_ln78_9_fu_3589_p2 = ($signed(sext_ln78_8_fu_3585_p1) + $signed(sext_ln78_7_fu_3575_p1));

assign add_ln78_fu_3517_p2 = ($signed(sext_ln345_fu_3369_p1) + $signed(sext_ln369_fu_3385_p1));

assign add_ln79_10_fu_3699_p2 = ($signed(sext_ln8_7_fu_3213_p1) + $signed(sext_ln8_13_fu_3261_p1));

assign add_ln79_11_fu_3709_p2 = ($signed(sext_ln8_11_fu_3245_p1) + $signed(sext_ln8_31_fu_3405_p1));

assign add_ln79_12_fu_3719_p2 = ($signed(sext_ln79_11_fu_3715_p1) + $signed(sext_ln79_10_fu_3705_p1));

assign add_ln79_13_fu_3983_p2 = ($signed(sext_ln79_12_fu_3976_p1) + $signed(sext_ln79_9_fu_3973_p1));

assign add_ln79_15_fu_3955_p2 = ($signed(add_ln79_5_reg_5046) + $signed(add_ln79_2_reg_5040));

assign add_ln79_16_fu_3979_p2 = ($signed(add_ln79_12_reg_5058) + $signed(add_ln79_9_reg_5052));

assign add_ln79_1_fu_3631_p2 = ($signed(sext_ln8_25_fu_3357_p1) + $signed(sext_ln8_23_fu_3341_p1));

assign add_ln79_2_fu_3641_p2 = ($signed(sext_ln79_1_fu_3637_p1) + $signed(sext_ln79_fu_3627_p1));

assign add_ln79_3_fu_3647_p2 = ($signed(sext_ln8_17_fu_3293_p1) + $signed(sext_ln8_15_fu_3277_p1));

assign add_ln79_4_fu_3657_p2 = ($signed(sext_ln8_21_fu_3325_p1) + $signed(sext_ln8_19_fu_3309_p1));

assign add_ln79_5_fu_3667_p2 = ($signed(sext_ln79_4_fu_3663_p1) + $signed(sext_ln79_3_fu_3653_p1));

assign add_ln79_6_fu_3959_p2 = ($signed(sext_ln79_5_fu_3952_p1) + $signed(sext_ln79_2_fu_3949_p1));

assign add_ln79_7_fu_3673_p2 = ($signed(sext_ln8_3_fu_3181_p1) + $signed(sext_ln8_5_fu_3197_p1));

assign add_ln79_8_fu_3683_p2 = ($signed(sext_ln8_1_fu_3165_p1) + $signed(sext_ln8_9_fu_3229_p1));

assign add_ln79_9_fu_3693_p2 = ($signed(sext_ln79_8_fu_3689_p1) + $signed(sext_ln79_7_fu_3679_p1));

assign add_ln79_fu_3621_p2 = ($signed(sext_ln8_27_fu_3373_p1) + $signed(sext_ln8_29_fu_3389_p1));

assign add_ln80_10_fu_3803_p2 = ($signed(sext_ln26_fu_3217_p1) + $signed(sext_ln38_fu_3265_p1));

assign add_ln80_11_fu_3813_p2 = ($signed(sext_ln34_fu_3249_p1) + $signed(sext_ln74_fu_3409_p1));

assign add_ln80_12_fu_3823_p2 = ($signed(sext_ln80_11_fu_3819_p1) + $signed(sext_ln80_10_fu_3809_p1));

assign add_ln80_13_fu_4043_p2 = ($signed(sext_ln80_12_fu_4036_p1) + $signed(sext_ln80_9_fu_4033_p1));

assign add_ln80_15_fu_4015_p2 = ($signed(add_ln80_5_reg_5070) + $signed(add_ln80_2_reg_5064));

assign add_ln80_16_fu_4039_p2 = ($signed(add_ln80_12_reg_5082) + $signed(add_ln80_9_reg_5076));

assign add_ln80_1_fu_3735_p2 = ($signed(sext_ln62_fu_3361_p1) + $signed(sext_ln58_fu_3345_p1));

assign add_ln80_2_fu_3745_p2 = ($signed(sext_ln80_1_fu_3741_p1) + $signed(sext_ln80_fu_3731_p1));

assign add_ln80_3_fu_3751_p2 = ($signed(sext_ln46_fu_3297_p1) + $signed(sext_ln42_fu_3281_p1));

assign add_ln80_4_fu_3761_p2 = ($signed(sext_ln54_fu_3329_p1) + $signed(sext_ln50_fu_3313_p1));

assign add_ln80_5_fu_3771_p2 = ($signed(sext_ln80_4_fu_3767_p1) + $signed(sext_ln80_3_fu_3757_p1));

assign add_ln80_6_fu_4019_p2 = ($signed(sext_ln80_5_fu_4012_p1) + $signed(sext_ln80_2_fu_4009_p1));

assign add_ln80_7_fu_3777_p2 = ($signed(sext_ln18_fu_3185_p1) + $signed(sext_ln22_fu_3201_p1));

assign add_ln80_8_fu_3787_p2 = ($signed(sext_ln14_fu_3169_p1) + $signed(sext_ln30_fu_3233_p1));

assign add_ln80_9_fu_3797_p2 = ($signed(sext_ln80_8_fu_3793_p1) + $signed(sext_ln80_7_fu_3783_p1));

assign add_ln80_fu_3725_p2 = ($signed(sext_ln66_fu_3377_p1) + $signed(sext_ln70_fu_3393_p1));

assign add_ln8_10_fu_2573_p2 = ($signed(sext_ln8_20_fu_2543_p1) + $signed(11'd1));

assign add_ln8_11_fu_2677_p2 = ($signed(sext_ln8_22_fu_2647_p1) + $signed(11'd1));

assign add_ln8_12_fu_2781_p2 = ($signed(sext_ln8_24_fu_2751_p1) + $signed(11'd1));

assign add_ln8_13_fu_2885_p2 = ($signed(sext_ln8_26_fu_2855_p1) + $signed(11'd1));

assign add_ln8_14_fu_2989_p2 = ($signed(sext_ln8_28_fu_2959_p1) + $signed(11'd1));

assign add_ln8_15_fu_3093_p2 = ($signed(sext_ln8_30_fu_3063_p1) + $signed(11'd1));

assign add_ln8_16_fu_4172_p2 = ($signed(sext_ln8_32_fu_4149_p1) + $signed(11'd1));

assign add_ln8_17_fu_4249_p2 = ($signed(sext_ln8_33_fu_4226_p1) + $signed(11'd1));

assign add_ln8_18_fu_4326_p2 = ($signed(sext_ln8_34_fu_4303_p1) + $signed(11'd1));

assign add_ln8_19_fu_4403_p2 = ($signed(sext_ln8_35_fu_4380_p1) + $signed(11'd1));

assign add_ln8_1_fu_1637_p2 = ($signed(sext_ln8_2_fu_1607_p1) + $signed(11'd1));

assign add_ln8_20_fu_3877_p2 = (trunc_ln77_1_fu_3869_p1 + trunc_ln77_fu_3845_p1);

assign add_ln8_21_fu_3937_p2 = (trunc_ln78_1_fu_3929_p1 + trunc_ln78_fu_3905_p1);

assign add_ln8_22_fu_3997_p2 = (trunc_ln79_1_fu_3989_p1 + trunc_ln79_fu_3965_p1);

assign add_ln8_23_fu_4057_p2 = (trunc_ln80_1_fu_4049_p1 + trunc_ln80_fu_4025_p1);

assign add_ln8_2_fu_1741_p2 = ($signed(sext_ln8_4_fu_1711_p1) + $signed(11'd1));

assign add_ln8_3_fu_1845_p2 = ($signed(sext_ln8_6_fu_1815_p1) + $signed(11'd1));

assign add_ln8_4_fu_1949_p2 = ($signed(sext_ln8_8_fu_1919_p1) + $signed(11'd1));

assign add_ln8_5_fu_2053_p2 = ($signed(sext_ln8_10_fu_2023_p1) + $signed(11'd1));

assign add_ln8_6_fu_2157_p2 = ($signed(sext_ln8_12_fu_2127_p1) + $signed(11'd1));

assign add_ln8_7_fu_2261_p2 = ($signed(sext_ln8_14_fu_2231_p1) + $signed(11'd1));

assign add_ln8_8_fu_2365_p2 = ($signed(sext_ln8_16_fu_2335_p1) + $signed(11'd1));

assign add_ln8_9_fu_2469_p2 = ($signed(sext_ln8_18_fu_2439_p1) + $signed(11'd1));

assign add_ln8_fu_1533_p2 = ($signed(sext_ln8_fu_1503_p1) + $signed(11'd1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign icmp_ln8_10_fu_2567_p2 = ((tmp_10_fu_2559_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_11_fu_2671_p2 = ((tmp_11_fu_2663_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_12_fu_2775_p2 = ((tmp_12_fu_2767_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_13_fu_2879_p2 = ((tmp_13_fu_2871_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_14_fu_2983_p2 = ((tmp_14_fu_2975_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_15_fu_3087_p2 = ((tmp_15_fu_3079_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_16_fu_4166_p2 = ((tmp_16_fu_4159_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_17_fu_4243_p2 = ((tmp_17_fu_4236_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_18_fu_4320_p2 = ((tmp_18_fu_4313_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_19_fu_4397_p2 = ((tmp_19_fu_4390_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_1_fu_1631_p2 = ((tmp_3_fu_1623_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_2_fu_1735_p2 = ((tmp_5_fu_1727_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_3_fu_1839_p2 = ((tmp_7_fu_1831_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_4_fu_1943_p2 = ((tmp_9_fu_1935_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_5_fu_2047_p2 = ((tmp_s_fu_2039_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_6_fu_2151_p2 = ((tmp_2_fu_2143_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_7_fu_2255_p2 = ((tmp_4_fu_2247_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_8_fu_2359_p2 = ((tmp_6_fu_2351_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_9_fu_2463_p2 = ((tmp_8_fu_2455_p3 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_1527_p2 = ((tmp_1_fu_1519_p3 != 10'd0) ? 1'b1 : 1'b0);

assign index_10_fu_2623_p2 = (sext_ln9_10_fu_2619_p1 ^ 8'd128);

assign index_11_fu_2727_p2 = (sext_ln9_11_fu_2723_p1 ^ 8'd128);

assign index_12_fu_2831_p2 = (sext_ln9_12_fu_2827_p1 ^ 8'd128);

assign index_13_fu_2935_p2 = (sext_ln9_13_fu_2931_p1 ^ 8'd128);

assign index_14_fu_3039_p2 = (sext_ln9_14_fu_3035_p1 ^ 8'd128);

assign index_15_fu_3143_p2 = (sext_ln9_15_fu_3139_p1 ^ 8'd128);

assign index_16_fu_4211_p2 = (sext_ln9_16_fu_4207_p1 ^ 8'd128);

assign index_17_fu_4288_p2 = (sext_ln9_17_fu_4284_p1 ^ 8'd128);

assign index_18_fu_4365_p2 = (sext_ln9_18_fu_4361_p1 ^ 8'd128);

assign index_19_fu_4442_p2 = (sext_ln9_19_fu_4438_p1 ^ 8'd128);

assign index_1_fu_1687_p2 = (sext_ln9_1_fu_1683_p1 ^ 8'd128);

assign index_2_fu_1791_p2 = (sext_ln9_2_fu_1787_p1 ^ 8'd128);

assign index_3_fu_1895_p2 = (sext_ln9_3_fu_1891_p1 ^ 8'd128);

assign index_4_fu_1999_p2 = (sext_ln9_4_fu_1995_p1 ^ 8'd128);

assign index_5_fu_2103_p2 = (sext_ln9_5_fu_2099_p1 ^ 8'd128);

assign index_6_fu_2207_p2 = (sext_ln9_6_fu_2203_p1 ^ 8'd128);

assign index_7_fu_2311_p2 = (sext_ln9_7_fu_2307_p1 ^ 8'd128);

assign index_8_fu_2415_p2 = (sext_ln9_8_fu_2411_p1 ^ 8'd128);

assign index_9_fu_2519_p2 = (sext_ln9_9_fu_2515_p1 ^ 8'd128);

assign index_fu_1583_p2 = (sext_ln9_fu_1579_p1 ^ 8'd128);

assign lut_0_0_address0 = zext_ln21_fu_1589_p1;

assign lut_0_10_address0 = zext_ln69_fu_1797_p1;

assign lut_0_11_address0 = zext_ln69_fu_1797_p1;

assign lut_0_12_address0 = zext_ln93_fu_1901_p1;

assign lut_0_13_address0 = zext_ln93_fu_1901_p1;

assign lut_0_14_address0 = zext_ln93_fu_1901_p1;

assign lut_0_15_address0 = zext_ln93_fu_1901_p1;

assign lut_0_16_address0 = zext_ln117_fu_2005_p1;

assign lut_0_17_address0 = zext_ln117_fu_2005_p1;

assign lut_0_18_address0 = zext_ln117_fu_2005_p1;

assign lut_0_19_address0 = zext_ln117_fu_2005_p1;

assign lut_0_1_address0 = zext_ln21_fu_1589_p1;

assign lut_0_20_address0 = zext_ln141_fu_2109_p1;

assign lut_0_21_address0 = zext_ln141_fu_2109_p1;

assign lut_0_22_address0 = zext_ln141_fu_2109_p1;

assign lut_0_23_address0 = zext_ln141_fu_2109_p1;

assign lut_0_24_address0 = zext_ln165_fu_2213_p1;

assign lut_0_25_address0 = zext_ln165_fu_2213_p1;

assign lut_0_26_address0 = zext_ln165_fu_2213_p1;

assign lut_0_27_address0 = zext_ln165_fu_2213_p1;

assign lut_0_28_address0 = zext_ln189_fu_2317_p1;

assign lut_0_29_address0 = zext_ln189_fu_2317_p1;

assign lut_0_2_address0 = zext_ln21_fu_1589_p1;

assign lut_0_30_address0 = zext_ln189_fu_2317_p1;

assign lut_0_31_address0 = zext_ln189_fu_2317_p1;

assign lut_0_32_address0 = zext_ln213_fu_2421_p1;

assign lut_0_33_address0 = zext_ln213_fu_2421_p1;

assign lut_0_34_address0 = zext_ln213_fu_2421_p1;

assign lut_0_35_address0 = zext_ln213_fu_2421_p1;

assign lut_0_36_address0 = zext_ln237_fu_2525_p1;

assign lut_0_37_address0 = zext_ln237_fu_2525_p1;

assign lut_0_38_address0 = zext_ln237_fu_2525_p1;

assign lut_0_39_address0 = zext_ln237_fu_2525_p1;

assign lut_0_3_address0 = zext_ln21_fu_1589_p1;

assign lut_0_40_address0 = zext_ln261_fu_2629_p1;

assign lut_0_41_address0 = zext_ln261_fu_2629_p1;

assign lut_0_42_address0 = zext_ln261_fu_2629_p1;

assign lut_0_43_address0 = zext_ln261_fu_2629_p1;

assign lut_0_44_address0 = zext_ln285_fu_2733_p1;

assign lut_0_45_address0 = zext_ln285_fu_2733_p1;

assign lut_0_46_address0 = zext_ln285_fu_2733_p1;

assign lut_0_47_address0 = zext_ln285_fu_2733_p1;

assign lut_0_48_address0 = zext_ln309_fu_2837_p1;

assign lut_0_49_address0 = zext_ln309_fu_2837_p1;

assign lut_0_4_address0 = zext_ln45_fu_1693_p1;

assign lut_0_50_address0 = zext_ln309_fu_2837_p1;

assign lut_0_51_address0 = zext_ln309_fu_2837_p1;

assign lut_0_52_address0 = zext_ln333_fu_2941_p1;

assign lut_0_53_address0 = zext_ln333_fu_2941_p1;

assign lut_0_54_address0 = zext_ln333_fu_2941_p1;

assign lut_0_55_address0 = zext_ln333_fu_2941_p1;

assign lut_0_56_address0 = zext_ln357_fu_3045_p1;

assign lut_0_57_address0 = zext_ln357_fu_3045_p1;

assign lut_0_58_address0 = zext_ln357_fu_3045_p1;

assign lut_0_59_address0 = zext_ln357_fu_3045_p1;

assign lut_0_5_address0 = zext_ln45_fu_1693_p1;

assign lut_0_60_address0 = zext_ln381_fu_3149_p1;

assign lut_0_61_address0 = zext_ln381_fu_3149_p1;

assign lut_0_62_address0 = zext_ln381_fu_3149_p1;

assign lut_0_63_address0 = zext_ln381_fu_3149_p1;

assign lut_0_6_address0 = zext_ln45_fu_1693_p1;

assign lut_0_7_address0 = zext_ln45_fu_1693_p1;

assign lut_0_8_address0 = zext_ln69_fu_1797_p1;

assign lut_0_9_address0 = zext_ln69_fu_1797_p1;

assign lut_1_0_address0 = zext_ln405_fu_4217_p1;

assign lut_1_10_address0 = zext_ln465_fu_4371_p1;

assign lut_1_11_address0 = zext_ln465_fu_4371_p1;

assign lut_1_12_address0 = zext_ln465_fu_4371_p1;

assign lut_1_13_address0 = zext_ln465_fu_4371_p1;

assign lut_1_14_address0 = zext_ln465_fu_4371_p1;

assign lut_1_15_address0 = zext_ln495_fu_4448_p1;

assign lut_1_16_address0 = zext_ln495_fu_4448_p1;

assign lut_1_17_address0 = zext_ln495_fu_4448_p1;

assign lut_1_18_address0 = zext_ln495_fu_4448_p1;

assign lut_1_19_address0 = zext_ln495_fu_4448_p1;

assign lut_1_1_address0 = zext_ln405_fu_4217_p1;

assign lut_1_2_address0 = zext_ln405_fu_4217_p1;

assign lut_1_3_address0 = zext_ln405_fu_4217_p1;

assign lut_1_4_address0 = zext_ln405_fu_4217_p1;

assign lut_1_5_address0 = zext_ln435_fu_4294_p1;

assign lut_1_6_address0 = zext_ln435_fu_4294_p1;

assign lut_1_7_address0 = zext_ln435_fu_4294_p1;

assign lut_1_8_address0 = zext_ln435_fu_4294_p1;

assign lut_1_9_address0 = zext_ln435_fu_4294_p1;

assign med_0_0_fu_3883_p2 = ($signed(sext_ln77_13_fu_3873_p1) + $signed(sext_ln77_6_fu_3849_p1));

assign med_0_1_fu_3943_p2 = ($signed(sext_ln78_13_fu_3933_p1) + $signed(sext_ln78_6_fu_3909_p1));

assign med_0_2_fu_4003_p2 = ($signed(sext_ln79_13_fu_3993_p1) + $signed(sext_ln79_6_fu_3969_p1));

assign med_0_3_fu_4063_p2 = ($signed(sext_ln80_13_fu_4053_p1) + $signed(sext_ln80_6_fu_4029_p1));

assign output_0 = $signed(add_ln105_2_fu_4489_p2);

assign output_1 = $signed(add_ln106_2_fu_4532_p2);

assign output_2 = $signed(add_ln107_2_fu_4575_p2);

assign output_3 = $signed(add_ln108_2_fu_4618_p2);

assign output_4 = $signed(add_ln109_2_fu_4661_p2);

assign select_ln8_10_fu_2083_p3 = ((icmp_ln8_5_fu_2047_p2[0:0] == 1'b1) ? tmp_54_fu_2073_p4 : sext_ln9_25_fu_2069_p1);

assign select_ln8_11_fu_2091_p3 = ((tmp_50_fu_2027_p3[0:0] == 1'b1) ? select_ln8_10_fu_2083_p3 : sext_ln9_25_fu_2069_p1);

assign select_ln8_12_fu_2187_p3 = ((icmp_ln8_6_fu_2151_p2[0:0] == 1'b1) ? tmp_59_fu_2177_p4 : sext_ln9_26_fu_2173_p1);

assign select_ln8_13_fu_2195_p3 = ((tmp_56_fu_2131_p3[0:0] == 1'b1) ? select_ln8_12_fu_2187_p3 : sext_ln9_26_fu_2173_p1);

assign select_ln8_14_fu_2291_p3 = ((icmp_ln8_7_fu_2255_p2[0:0] == 1'b1) ? tmp_62_fu_2281_p4 : sext_ln9_27_fu_2277_p1);

assign select_ln8_15_fu_2299_p3 = ((tmp_60_fu_2235_p3[0:0] == 1'b1) ? select_ln8_14_fu_2291_p3 : sext_ln9_27_fu_2277_p1);

assign select_ln8_16_fu_2395_p3 = ((icmp_ln8_8_fu_2359_p2[0:0] == 1'b1) ? tmp_65_fu_2385_p4 : sext_ln9_28_fu_2381_p1);

assign select_ln8_17_fu_2403_p3 = ((tmp_63_fu_2339_p3[0:0] == 1'b1) ? select_ln8_16_fu_2395_p3 : sext_ln9_28_fu_2381_p1);

assign select_ln8_18_fu_2499_p3 = ((icmp_ln8_9_fu_2463_p2[0:0] == 1'b1) ? tmp_68_fu_2489_p4 : sext_ln9_29_fu_2485_p1);

assign select_ln8_19_fu_2507_p3 = ((tmp_66_fu_2443_p3[0:0] == 1'b1) ? select_ln8_18_fu_2499_p3 : sext_ln9_29_fu_2485_p1);

assign select_ln8_1_fu_1571_p3 = ((tmp_fu_1507_p3[0:0] == 1'b1) ? select_ln8_fu_1563_p3 : sext_ln9_20_fu_1549_p1);

assign select_ln8_20_fu_2603_p3 = ((icmp_ln8_10_fu_2567_p2[0:0] == 1'b1) ? tmp_71_fu_2593_p4 : sext_ln9_30_fu_2589_p1);

assign select_ln8_21_fu_2611_p3 = ((tmp_69_fu_2547_p3[0:0] == 1'b1) ? select_ln8_20_fu_2603_p3 : sext_ln9_30_fu_2589_p1);

assign select_ln8_22_fu_2707_p3 = ((icmp_ln8_11_fu_2671_p2[0:0] == 1'b1) ? tmp_74_fu_2697_p4 : sext_ln9_31_fu_2693_p1);

assign select_ln8_23_fu_2715_p3 = ((tmp_72_fu_2651_p3[0:0] == 1'b1) ? select_ln8_22_fu_2707_p3 : sext_ln9_31_fu_2693_p1);

assign select_ln8_24_fu_2811_p3 = ((icmp_ln8_12_fu_2775_p2[0:0] == 1'b1) ? tmp_77_fu_2801_p4 : sext_ln9_32_fu_2797_p1);

assign select_ln8_25_fu_2819_p3 = ((tmp_75_fu_2755_p3[0:0] == 1'b1) ? select_ln8_24_fu_2811_p3 : sext_ln9_32_fu_2797_p1);

assign select_ln8_26_fu_2915_p3 = ((icmp_ln8_13_fu_2879_p2[0:0] == 1'b1) ? tmp_80_fu_2905_p4 : sext_ln9_33_fu_2901_p1);

assign select_ln8_27_fu_2923_p3 = ((tmp_78_fu_2859_p3[0:0] == 1'b1) ? select_ln8_26_fu_2915_p3 : sext_ln9_33_fu_2901_p1);

assign select_ln8_28_fu_3019_p3 = ((icmp_ln8_14_fu_2983_p2[0:0] == 1'b1) ? tmp_83_fu_3009_p4 : sext_ln9_34_fu_3005_p1);

assign select_ln8_29_fu_3027_p3 = ((tmp_81_fu_2963_p3[0:0] == 1'b1) ? select_ln8_28_fu_3019_p3 : sext_ln9_34_fu_3005_p1);

assign select_ln8_2_fu_1667_p3 = ((icmp_ln8_1_fu_1631_p2[0:0] == 1'b1) ? tmp_30_fu_1657_p4 : sext_ln9_21_fu_1653_p1);

assign select_ln8_30_fu_3123_p3 = ((icmp_ln8_15_fu_3087_p2[0:0] == 1'b1) ? tmp_86_fu_3113_p4 : sext_ln9_35_fu_3109_p1);

assign select_ln8_31_fu_3131_p3 = ((tmp_84_fu_3067_p3[0:0] == 1'b1) ? select_ln8_30_fu_3123_p3 : sext_ln9_35_fu_3109_p1);

assign select_ln8_32_fu_4191_p3 = ((icmp_ln8_16_fu_4166_p2[0:0] == 1'b1) ? tmp_89_fu_4181_p4 : sext_ln9_36_fu_4178_p1);

assign select_ln8_33_fu_4199_p3 = ((tmp_87_fu_4152_p3[0:0] == 1'b1) ? select_ln8_32_fu_4191_p3 : sext_ln9_36_fu_4178_p1);

assign select_ln8_34_fu_4268_p3 = ((icmp_ln8_17_fu_4243_p2[0:0] == 1'b1) ? tmp_92_fu_4258_p4 : sext_ln9_37_fu_4255_p1);

assign select_ln8_35_fu_4276_p3 = ((tmp_90_fu_4229_p3[0:0] == 1'b1) ? select_ln8_34_fu_4268_p3 : sext_ln9_37_fu_4255_p1);

assign select_ln8_36_fu_4345_p3 = ((icmp_ln8_18_fu_4320_p2[0:0] == 1'b1) ? tmp_95_fu_4335_p4 : sext_ln9_38_fu_4332_p1);

assign select_ln8_37_fu_4353_p3 = ((tmp_93_fu_4306_p3[0:0] == 1'b1) ? select_ln8_36_fu_4345_p3 : sext_ln9_38_fu_4332_p1);

assign select_ln8_38_fu_4422_p3 = ((icmp_ln8_19_fu_4397_p2[0:0] == 1'b1) ? tmp_98_fu_4412_p4 : sext_ln9_39_fu_4409_p1);

assign select_ln8_39_fu_4430_p3 = ((tmp_96_fu_4383_p3[0:0] == 1'b1) ? select_ln8_38_fu_4422_p3 : sext_ln9_39_fu_4409_p1);

assign select_ln8_3_fu_1675_p3 = ((tmp_26_fu_1611_p3[0:0] == 1'b1) ? select_ln8_2_fu_1667_p3 : sext_ln9_21_fu_1653_p1);

assign select_ln8_4_fu_1771_p3 = ((icmp_ln8_2_fu_1735_p2[0:0] == 1'b1) ? tmp_36_fu_1761_p4 : sext_ln9_22_fu_1757_p1);

assign select_ln8_5_fu_1779_p3 = ((tmp_32_fu_1715_p3[0:0] == 1'b1) ? select_ln8_4_fu_1771_p3 : sext_ln9_22_fu_1757_p1);

assign select_ln8_6_fu_1875_p3 = ((icmp_ln8_3_fu_1839_p2[0:0] == 1'b1) ? tmp_42_fu_1865_p4 : sext_ln9_23_fu_1861_p1);

assign select_ln8_7_fu_1883_p3 = ((tmp_38_fu_1819_p3[0:0] == 1'b1) ? select_ln8_6_fu_1875_p3 : sext_ln9_23_fu_1861_p1);

assign select_ln8_8_fu_1979_p3 = ((icmp_ln8_4_fu_1943_p2[0:0] == 1'b1) ? tmp_48_fu_1969_p4 : sext_ln9_24_fu_1965_p1);

assign select_ln8_9_fu_1987_p3 = ((tmp_44_fu_1923_p3[0:0] == 1'b1) ? select_ln8_8_fu_1979_p3 : sext_ln9_24_fu_1965_p1);

assign select_ln8_fu_1563_p3 = ((icmp_ln8_fu_1527_p2[0:0] == 1'b1) ? tmp_24_fu_1553_p4 : sext_ln9_20_fu_1549_p1);

assign sext_ln105_1_fu_4457_p1 = $signed(lut_1_0_q0);

assign sext_ln105_2_fu_4461_p1 = $signed(lut_1_5_q0);

assign sext_ln105_3_fu_4471_p1 = $signed(add_ln105_fu_4465_p2);

assign sext_ln105_4_fu_4475_p1 = $signed(lut_1_10_q0);

assign sext_ln105_5_fu_4485_p1 = $signed(lut_1_15_q0);

assign sext_ln105_fu_3209_p1 = $signed(lut_0_13_q0);

assign sext_ln106_1_fu_4504_p1 = $signed(lut_1_6_q0);

assign sext_ln106_2_fu_4514_p1 = $signed(add_ln106_fu_4508_p2);

assign sext_ln106_3_fu_4518_p1 = $signed(lut_1_11_q0);

assign sext_ln106_4_fu_4528_p1 = $signed(lut_1_16_q0);

assign sext_ln106_fu_4500_p1 = $signed(lut_1_1_q0);

assign sext_ln107_1_fu_4547_p1 = $signed(lut_1_7_q0);

assign sext_ln107_2_fu_4557_p1 = $signed(add_ln107_fu_4551_p2);

assign sext_ln107_3_fu_4561_p1 = $signed(lut_1_12_q0);

assign sext_ln107_4_fu_4571_p1 = $signed(lut_1_17_q0);

assign sext_ln107_fu_4543_p1 = $signed(lut_1_2_q0);

assign sext_ln108_1_fu_4590_p1 = $signed(lut_1_8_q0);

assign sext_ln108_2_fu_4600_p1 = $signed(add_ln108_fu_4594_p2);

assign sext_ln108_3_fu_4604_p1 = $signed(lut_1_13_q0);

assign sext_ln108_4_fu_4614_p1 = $signed(lut_1_18_q0);

assign sext_ln108_fu_4586_p1 = $signed(lut_1_3_q0);

assign sext_ln109_1_fu_4633_p1 = $signed(lut_1_9_q0);

assign sext_ln109_2_fu_4643_p1 = $signed(add_ln109_fu_4637_p2);

assign sext_ln109_3_fu_4647_p1 = $signed(lut_1_14_q0);

assign sext_ln109_4_fu_4657_p1 = $signed(lut_1_19_q0);

assign sext_ln109_fu_4629_p1 = $signed(lut_1_4_q0);

assign sext_ln123_fu_3221_p1 = $signed(lut_0_16_q0);

assign sext_ln129_fu_3225_p1 = $signed(lut_0_17_q0);

assign sext_ln147_fu_3237_p1 = $signed(lut_0_20_q0);

assign sext_ln14_fu_3169_p1 = $signed(lut_0_3_q0);

assign sext_ln153_fu_3241_p1 = $signed(lut_0_21_q0);

assign sext_ln171_fu_3253_p1 = $signed(lut_0_24_q0);

assign sext_ln177_fu_3257_p1 = $signed(lut_0_25_q0);

assign sext_ln18_fu_3185_p1 = $signed(lut_0_7_q0);

assign sext_ln195_fu_3269_p1 = $signed(lut_0_28_q0);

assign sext_ln201_fu_3273_p1 = $signed(lut_0_29_q0);

assign sext_ln219_fu_3285_p1 = $signed(lut_0_32_q0);

assign sext_ln225_fu_3289_p1 = $signed(lut_0_33_q0);

assign sext_ln22_fu_3201_p1 = $signed(lut_0_11_q0);

assign sext_ln243_fu_3301_p1 = $signed(lut_0_36_q0);

assign sext_ln249_fu_3305_p1 = $signed(lut_0_37_q0);

assign sext_ln267_fu_3317_p1 = $signed(lut_0_40_q0);

assign sext_ln26_fu_3217_p1 = $signed(lut_0_15_q0);

assign sext_ln273_fu_3321_p1 = $signed(lut_0_41_q0);

assign sext_ln27_fu_3157_p1 = $signed(lut_0_0_q0);

assign sext_ln291_fu_3333_p1 = $signed(lut_0_44_q0);

assign sext_ln297_fu_3337_p1 = $signed(lut_0_45_q0);

assign sext_ln30_fu_3233_p1 = $signed(lut_0_19_q0);

assign sext_ln315_fu_3349_p1 = $signed(lut_0_48_q0);

assign sext_ln321_fu_3353_p1 = $signed(lut_0_49_q0);

assign sext_ln339_fu_3365_p1 = $signed(lut_0_52_q0);

assign sext_ln33_fu_3161_p1 = $signed(lut_0_1_q0);

assign sext_ln345_fu_3369_p1 = $signed(lut_0_53_q0);

assign sext_ln34_fu_3249_p1 = $signed(lut_0_23_q0);

assign sext_ln363_fu_3381_p1 = $signed(lut_0_56_q0);

assign sext_ln369_fu_3385_p1 = $signed(lut_0_57_q0);

assign sext_ln387_fu_3397_p1 = $signed(lut_0_60_q0);

assign sext_ln38_fu_3265_p1 = $signed(lut_0_27_q0);

assign sext_ln393_fu_3401_p1 = $signed(lut_0_61_q0);

assign sext_ln42_fu_3281_p1 = $signed(lut_0_31_q0);

assign sext_ln46_fu_3297_p1 = $signed(lut_0_35_q0);

assign sext_ln50_fu_3313_p1 = $signed(lut_0_39_q0);

assign sext_ln51_fu_3173_p1 = $signed(lut_0_4_q0);

assign sext_ln54_fu_3329_p1 = $signed(lut_0_43_q0);

assign sext_ln57_fu_3177_p1 = $signed(lut_0_5_q0);

assign sext_ln58_fu_3345_p1 = $signed(lut_0_47_q0);

assign sext_ln62_fu_3361_p1 = $signed(lut_0_51_q0);

assign sext_ln66_fu_3377_p1 = $signed(lut_0_55_q0);

assign sext_ln70_fu_3393_p1 = $signed(lut_0_59_q0);

assign sext_ln74_fu_3409_p1 = $signed(lut_0_63_q0);

assign sext_ln75_fu_3189_p1 = $signed(lut_0_8_q0);

assign sext_ln77_10_fu_3497_p1 = $signed(add_ln77_10_fu_3491_p2);

assign sext_ln77_11_fu_3507_p1 = $signed(add_ln77_11_fu_3501_p2);

assign sext_ln77_12_fu_3856_p1 = add_ln77_12_reg_5010;

assign sext_ln77_13_fu_3873_p1 = $signed(add_ln77_13_fu_3863_p2);

assign sext_ln77_1_fu_3429_p1 = $signed(add_ln77_1_fu_3423_p2);

assign sext_ln77_2_fu_3829_p1 = add_ln77_2_reg_4992;

assign sext_ln77_3_fu_3445_p1 = $signed(add_ln77_3_fu_3439_p2);

assign sext_ln77_4_fu_3455_p1 = $signed(add_ln77_4_fu_3449_p2);

assign sext_ln77_5_fu_3832_p1 = add_ln77_5_reg_4998;

assign sext_ln77_6_fu_3849_p1 = $signed(add_ln77_6_fu_3839_p2);

assign sext_ln77_7_fu_3471_p1 = $signed(add_ln77_7_fu_3465_p2);

assign sext_ln77_8_fu_3481_p1 = $signed(add_ln77_8_fu_3475_p2);

assign sext_ln77_9_fu_3853_p1 = add_ln77_9_reg_5004;

assign sext_ln77_fu_3419_p1 = $signed(add_ln77_fu_3413_p2);

assign sext_ln78_10_fu_3601_p1 = $signed(add_ln78_10_fu_3595_p2);

assign sext_ln78_11_fu_3611_p1 = $signed(add_ln78_11_fu_3605_p2);

assign sext_ln78_12_fu_3916_p1 = add_ln78_12_reg_5034;

assign sext_ln78_13_fu_3933_p1 = $signed(add_ln78_13_fu_3923_p2);

assign sext_ln78_1_fu_3533_p1 = $signed(add_ln78_1_fu_3527_p2);

assign sext_ln78_2_fu_3889_p1 = add_ln78_2_reg_5016;

assign sext_ln78_3_fu_3549_p1 = $signed(add_ln78_3_fu_3543_p2);

assign sext_ln78_4_fu_3559_p1 = $signed(add_ln78_4_fu_3553_p2);

assign sext_ln78_5_fu_3892_p1 = add_ln78_5_reg_5022;

assign sext_ln78_6_fu_3909_p1 = $signed(add_ln78_6_fu_3899_p2);

assign sext_ln78_7_fu_3575_p1 = $signed(add_ln78_7_fu_3569_p2);

assign sext_ln78_8_fu_3585_p1 = $signed(add_ln78_8_fu_3579_p2);

assign sext_ln78_9_fu_3913_p1 = add_ln78_9_reg_5028;

assign sext_ln78_fu_3523_p1 = $signed(add_ln78_fu_3517_p2);

assign sext_ln79_10_fu_3705_p1 = $signed(add_ln79_10_fu_3699_p2);

assign sext_ln79_11_fu_3715_p1 = $signed(add_ln79_11_fu_3709_p2);

assign sext_ln79_12_fu_3976_p1 = add_ln79_12_reg_5058;

assign sext_ln79_13_fu_3993_p1 = $signed(add_ln79_13_fu_3983_p2);

assign sext_ln79_1_fu_3637_p1 = $signed(add_ln79_1_fu_3631_p2);

assign sext_ln79_2_fu_3949_p1 = add_ln79_2_reg_5040;

assign sext_ln79_3_fu_3653_p1 = $signed(add_ln79_3_fu_3647_p2);

assign sext_ln79_4_fu_3663_p1 = $signed(add_ln79_4_fu_3657_p2);

assign sext_ln79_5_fu_3952_p1 = add_ln79_5_reg_5046;

assign sext_ln79_6_fu_3969_p1 = $signed(add_ln79_6_fu_3959_p2);

assign sext_ln79_7_fu_3679_p1 = $signed(add_ln79_7_fu_3673_p2);

assign sext_ln79_8_fu_3689_p1 = $signed(add_ln79_8_fu_3683_p2);

assign sext_ln79_9_fu_3973_p1 = add_ln79_9_reg_5052;

assign sext_ln79_fu_3627_p1 = $signed(add_ln79_fu_3621_p2);

assign sext_ln80_10_fu_3809_p1 = $signed(add_ln80_10_fu_3803_p2);

assign sext_ln80_11_fu_3819_p1 = $signed(add_ln80_11_fu_3813_p2);

assign sext_ln80_12_fu_4036_p1 = add_ln80_12_reg_5082;

assign sext_ln80_13_fu_4053_p1 = $signed(add_ln80_13_fu_4043_p2);

assign sext_ln80_1_fu_3741_p1 = $signed(add_ln80_1_fu_3735_p2);

assign sext_ln80_2_fu_4009_p1 = add_ln80_2_reg_5064;

assign sext_ln80_3_fu_3757_p1 = $signed(add_ln80_3_fu_3751_p2);

assign sext_ln80_4_fu_3767_p1 = $signed(add_ln80_4_fu_3761_p2);

assign sext_ln80_5_fu_4012_p1 = add_ln80_5_reg_5070;

assign sext_ln80_6_fu_4029_p1 = $signed(add_ln80_6_fu_4019_p2);

assign sext_ln80_7_fu_3783_p1 = $signed(add_ln80_7_fu_3777_p2);

assign sext_ln80_8_fu_3793_p1 = $signed(add_ln80_8_fu_3787_p2);

assign sext_ln80_9_fu_4033_p1 = add_ln80_9_reg_5076;

assign sext_ln80_fu_3731_p1 = $signed(add_ln80_fu_3725_p2);

assign sext_ln81_fu_3193_p1 = $signed(lut_0_9_q0);

assign sext_ln8_10_fu_2023_p1 = $signed(tmp_29_fu_2013_p4);

assign sext_ln8_11_fu_3245_p1 = $signed(lut_0_22_q0);

assign sext_ln8_12_fu_2127_p1 = $signed(tmp_31_fu_2117_p4);

assign sext_ln8_13_fu_3261_p1 = $signed(lut_0_26_q0);

assign sext_ln8_14_fu_2231_p1 = $signed(tmp_33_fu_2221_p4);

assign sext_ln8_15_fu_3277_p1 = $signed(lut_0_30_q0);

assign sext_ln8_16_fu_2335_p1 = $signed(tmp_35_fu_2325_p4);

assign sext_ln8_17_fu_3293_p1 = $signed(lut_0_34_q0);

assign sext_ln8_18_fu_2439_p1 = $signed(tmp_37_fu_2429_p4);

assign sext_ln8_19_fu_3309_p1 = $signed(lut_0_38_q0);

assign sext_ln8_1_fu_3165_p1 = $signed(lut_0_2_q0);

assign sext_ln8_20_fu_2543_p1 = $signed(tmp_39_fu_2533_p4);

assign sext_ln8_21_fu_3325_p1 = $signed(lut_0_42_q0);

assign sext_ln8_22_fu_2647_p1 = $signed(tmp_41_fu_2637_p4);

assign sext_ln8_23_fu_3341_p1 = $signed(lut_0_46_q0);

assign sext_ln8_24_fu_2751_p1 = $signed(tmp_43_fu_2741_p4);

assign sext_ln8_25_fu_3357_p1 = $signed(lut_0_50_q0);

assign sext_ln8_26_fu_2855_p1 = $signed(tmp_45_fu_2845_p4);

assign sext_ln8_27_fu_3373_p1 = $signed(lut_0_54_q0);

assign sext_ln8_28_fu_2959_p1 = $signed(tmp_47_fu_2949_p4);

assign sext_ln8_29_fu_3389_p1 = $signed(lut_0_58_q0);

assign sext_ln8_2_fu_1607_p1 = $signed(tmp_21_fu_1597_p4);

assign sext_ln8_30_fu_3063_p1 = $signed(tmp_49_fu_3053_p4);

assign sext_ln8_31_fu_3405_p1 = $signed(lut_0_62_q0);

assign sext_ln8_32_fu_4149_p1 = $signed(tmp_51_reg_5128);

assign sext_ln8_33_fu_4226_p1 = $signed(tmp_53_reg_5138);

assign sext_ln8_34_fu_4303_p1 = $signed(tmp_55_reg_5148);

assign sext_ln8_35_fu_4380_p1 = $signed(tmp_57_reg_5158);

assign sext_ln8_3_fu_3181_p1 = $signed(lut_0_6_q0);

assign sext_ln8_4_fu_1711_p1 = $signed(tmp_23_fu_1701_p4);

assign sext_ln8_5_fu_3197_p1 = $signed(lut_0_10_q0);

assign sext_ln8_6_fu_1815_p1 = $signed(tmp_25_fu_1805_p4);

assign sext_ln8_7_fu_3213_p1 = $signed(lut_0_14_q0);

assign sext_ln8_8_fu_1919_p1 = $signed(tmp_27_fu_1909_p4);

assign sext_ln8_9_fu_3229_p1 = $signed(lut_0_18_q0);

assign sext_ln8_fu_1503_p1 = $signed(tmp_20_fu_1493_p4);

assign sext_ln99_fu_3205_p1 = $signed(lut_0_12_q0);

assign sext_ln9_10_fu_2619_p1 = $signed(select_ln8_21_fu_2611_p3);

assign sext_ln9_11_fu_2723_p1 = $signed(select_ln8_23_fu_2715_p3);

assign sext_ln9_12_fu_2827_p1 = $signed(select_ln8_25_fu_2819_p3);

assign sext_ln9_13_fu_2931_p1 = $signed(select_ln8_27_fu_2923_p3);

assign sext_ln9_14_fu_3035_p1 = $signed(select_ln8_29_fu_3027_p3);

assign sext_ln9_15_fu_3139_p1 = $signed(select_ln8_31_fu_3131_p3);

assign sext_ln9_16_fu_4207_p1 = $signed(select_ln8_33_fu_4199_p3);

assign sext_ln9_17_fu_4284_p1 = $signed(select_ln8_35_fu_4276_p3);

assign sext_ln9_18_fu_4361_p1 = $signed(select_ln8_37_fu_4353_p3);

assign sext_ln9_19_fu_4438_p1 = $signed(select_ln8_39_fu_4430_p3);

assign sext_ln9_1_fu_1683_p1 = $signed(select_ln8_3_fu_1675_p3);

assign sext_ln9_20_fu_1549_p1 = $signed(tmp_22_fu_1539_p4);

assign sext_ln9_21_fu_1653_p1 = $signed(tmp_28_fu_1643_p4);

assign sext_ln9_22_fu_1757_p1 = $signed(tmp_34_fu_1747_p4);

assign sext_ln9_23_fu_1861_p1 = $signed(tmp_40_fu_1851_p4);

assign sext_ln9_24_fu_1965_p1 = $signed(tmp_46_fu_1955_p4);

assign sext_ln9_25_fu_2069_p1 = $signed(tmp_52_fu_2059_p4);

assign sext_ln9_26_fu_2173_p1 = $signed(tmp_58_fu_2163_p4);

assign sext_ln9_27_fu_2277_p1 = $signed(tmp_61_fu_2267_p4);

assign sext_ln9_28_fu_2381_p1 = $signed(tmp_64_fu_2371_p4);

assign sext_ln9_29_fu_2485_p1 = $signed(tmp_67_fu_2475_p4);

assign sext_ln9_2_fu_1787_p1 = $signed(select_ln8_5_fu_1779_p3);

assign sext_ln9_30_fu_2589_p1 = $signed(tmp_70_fu_2579_p4);

assign sext_ln9_31_fu_2693_p1 = $signed(tmp_73_fu_2683_p4);

assign sext_ln9_32_fu_2797_p1 = $signed(tmp_76_fu_2787_p4);

assign sext_ln9_33_fu_2901_p1 = $signed(tmp_79_fu_2891_p4);

assign sext_ln9_34_fu_3005_p1 = $signed(tmp_82_fu_2995_p4);

assign sext_ln9_35_fu_3109_p1 = $signed(tmp_85_fu_3099_p4);

assign sext_ln9_36_fu_4178_p1 = $signed(tmp_88_reg_5133);

assign sext_ln9_37_fu_4255_p1 = $signed(tmp_91_reg_5143);

assign sext_ln9_38_fu_4332_p1 = $signed(tmp_94_reg_5153);

assign sext_ln9_39_fu_4409_p1 = $signed(tmp_97_reg_5163);

assign sext_ln9_3_fu_1891_p1 = $signed(select_ln8_7_fu_1883_p3);

assign sext_ln9_4_fu_1995_p1 = $signed(select_ln8_9_fu_1987_p3);

assign sext_ln9_5_fu_2099_p1 = $signed(select_ln8_11_fu_2091_p3);

assign sext_ln9_6_fu_2203_p1 = $signed(select_ln8_13_fu_2195_p3);

assign sext_ln9_7_fu_2307_p1 = $signed(select_ln8_15_fu_2299_p3);

assign sext_ln9_8_fu_2411_p1 = $signed(select_ln8_17_fu_2403_p3);

assign sext_ln9_9_fu_2515_p1 = $signed(select_ln8_19_fu_2507_p3);

assign sext_ln9_fu_1579_p1 = $signed(select_ln8_1_fu_1571_p3);

assign tmp_10_fu_2559_p3 = {{trunc_ln8_10_fu_2555_p1}, {4'd0}};

assign tmp_11_fu_2663_p3 = {{trunc_ln8_11_fu_2659_p1}, {4'd0}};

assign tmp_12_fu_2767_p3 = {{trunc_ln8_12_fu_2763_p1}, {4'd0}};

assign tmp_13_fu_2871_p3 = {{trunc_ln8_13_fu_2867_p1}, {4'd0}};

assign tmp_14_fu_2975_p3 = {{trunc_ln8_14_fu_2971_p1}, {4'd0}};

assign tmp_15_fu_3079_p3 = {{trunc_ln8_15_fu_3075_p1}, {4'd0}};

assign tmp_16_fu_4159_p3 = {{add_ln8_20_reg_5088}, {4'd0}};

assign tmp_17_fu_4236_p3 = {{add_ln8_21_reg_5098}, {4'd0}};

assign tmp_18_fu_4313_p3 = {{add_ln8_22_reg_5108}, {4'd0}};

assign tmp_19_fu_4390_p3 = {{add_ln8_23_reg_5118}, {4'd0}};

assign tmp_1_fu_1519_p3 = {{trunc_ln8_fu_1515_p1}, {4'd0}};

assign tmp_20_fu_1493_p4 = {{input_0[15:6]}};

assign tmp_21_fu_1597_p4 = {{input_1[15:6]}};

assign tmp_22_fu_1539_p4 = {{input_0[15:10]}};

assign tmp_23_fu_1701_p4 = {{input_2[15:6]}};

assign tmp_24_fu_1553_p4 = {{add_ln8_fu_1533_p2[10:4]}};

assign tmp_25_fu_1805_p4 = {{input_3[15:6]}};

assign tmp_26_fu_1611_p3 = input_1[32'd15];

assign tmp_27_fu_1909_p4 = {{input_4[15:6]}};

assign tmp_28_fu_1643_p4 = {{input_1[15:10]}};

assign tmp_29_fu_2013_p4 = {{input_5[15:6]}};

assign tmp_2_fu_2143_p3 = {{trunc_ln8_6_fu_2139_p1}, {4'd0}};

assign tmp_30_fu_1657_p4 = {{add_ln8_1_fu_1637_p2[10:4]}};

assign tmp_31_fu_2117_p4 = {{input_6[15:6]}};

assign tmp_32_fu_1715_p3 = input_2[32'd15];

assign tmp_33_fu_2221_p4 = {{input_7[15:6]}};

assign tmp_34_fu_1747_p4 = {{input_2[15:10]}};

assign tmp_35_fu_2325_p4 = {{input_8[15:6]}};

assign tmp_36_fu_1761_p4 = {{add_ln8_2_fu_1741_p2[10:4]}};

assign tmp_37_fu_2429_p4 = {{input_9[15:6]}};

assign tmp_38_fu_1819_p3 = input_3[32'd15];

assign tmp_39_fu_2533_p4 = {{input_10[15:6]}};

assign tmp_3_fu_1623_p3 = {{trunc_ln8_1_fu_1619_p1}, {4'd0}};

assign tmp_40_fu_1851_p4 = {{input_3[15:10]}};

assign tmp_41_fu_2637_p4 = {{input_11[15:6]}};

assign tmp_42_fu_1865_p4 = {{add_ln8_3_fu_1845_p2[10:4]}};

assign tmp_43_fu_2741_p4 = {{input_12[15:6]}};

assign tmp_44_fu_1923_p3 = input_4[32'd15];

assign tmp_45_fu_2845_p4 = {{input_13[15:6]}};

assign tmp_46_fu_1955_p4 = {{input_4[15:10]}};

assign tmp_47_fu_2949_p4 = {{input_14[15:6]}};

assign tmp_48_fu_1969_p4 = {{add_ln8_4_fu_1949_p2[10:4]}};

assign tmp_49_fu_3053_p4 = {{input_15[15:6]}};

assign tmp_4_fu_2247_p3 = {{trunc_ln8_7_fu_2243_p1}, {4'd0}};

assign tmp_50_fu_2027_p3 = input_5[32'd15];

assign tmp_52_fu_2059_p4 = {{input_5[15:10]}};

assign tmp_54_fu_2073_p4 = {{add_ln8_5_fu_2053_p2[10:4]}};

assign tmp_56_fu_2131_p3 = input_6[32'd15];

assign tmp_58_fu_2163_p4 = {{input_6[15:10]}};

assign tmp_59_fu_2177_p4 = {{add_ln8_6_fu_2157_p2[10:4]}};

assign tmp_5_fu_1727_p3 = {{trunc_ln8_2_fu_1723_p1}, {4'd0}};

assign tmp_60_fu_2235_p3 = input_7[32'd15];

assign tmp_61_fu_2267_p4 = {{input_7[15:10]}};

assign tmp_62_fu_2281_p4 = {{add_ln8_7_fu_2261_p2[10:4]}};

assign tmp_63_fu_2339_p3 = input_8[32'd15];

assign tmp_64_fu_2371_p4 = {{input_8[15:10]}};

assign tmp_65_fu_2385_p4 = {{add_ln8_8_fu_2365_p2[10:4]}};

assign tmp_66_fu_2443_p3 = input_9[32'd15];

assign tmp_67_fu_2475_p4 = {{input_9[15:10]}};

assign tmp_68_fu_2489_p4 = {{add_ln8_9_fu_2469_p2[10:4]}};

assign tmp_69_fu_2547_p3 = input_10[32'd15];

assign tmp_6_fu_2351_p3 = {{trunc_ln8_8_fu_2347_p1}, {4'd0}};

assign tmp_70_fu_2579_p4 = {{input_10[15:10]}};

assign tmp_71_fu_2593_p4 = {{add_ln8_10_fu_2573_p2[10:4]}};

assign tmp_72_fu_2651_p3 = input_11[32'd15];

assign tmp_73_fu_2683_p4 = {{input_11[15:10]}};

assign tmp_74_fu_2697_p4 = {{add_ln8_11_fu_2677_p2[10:4]}};

assign tmp_75_fu_2755_p3 = input_12[32'd15];

assign tmp_76_fu_2787_p4 = {{input_12[15:10]}};

assign tmp_77_fu_2801_p4 = {{add_ln8_12_fu_2781_p2[10:4]}};

assign tmp_78_fu_2859_p3 = input_13[32'd15];

assign tmp_79_fu_2891_p4 = {{input_13[15:10]}};

assign tmp_7_fu_1831_p3 = {{trunc_ln8_3_fu_1827_p1}, {4'd0}};

assign tmp_80_fu_2905_p4 = {{add_ln8_13_fu_2885_p2[10:4]}};

assign tmp_81_fu_2963_p3 = input_14[32'd15];

assign tmp_82_fu_2995_p4 = {{input_14[15:10]}};

assign tmp_83_fu_3009_p4 = {{add_ln8_14_fu_2989_p2[10:4]}};

assign tmp_84_fu_3067_p3 = input_15[32'd15];

assign tmp_85_fu_3099_p4 = {{input_15[15:10]}};

assign tmp_86_fu_3113_p4 = {{add_ln8_15_fu_3093_p2[10:4]}};

assign tmp_87_fu_4152_p3 = med_0_0_reg_5093[32'd15];

assign tmp_89_fu_4181_p4 = {{add_ln8_16_fu_4172_p2[10:4]}};

assign tmp_8_fu_2455_p3 = {{trunc_ln8_9_fu_2451_p1}, {4'd0}};

assign tmp_90_fu_4229_p3 = med_0_1_reg_5103[32'd15];

assign tmp_92_fu_4258_p4 = {{add_ln8_17_fu_4249_p2[10:4]}};

assign tmp_93_fu_4306_p3 = med_0_2_reg_5113[32'd15];

assign tmp_95_fu_4335_p4 = {{add_ln8_18_fu_4326_p2[10:4]}};

assign tmp_96_fu_4383_p3 = med_0_3_reg_5123[32'd15];

assign tmp_98_fu_4412_p4 = {{add_ln8_19_fu_4403_p2[10:4]}};

assign tmp_9_fu_1935_p3 = {{trunc_ln8_4_fu_1931_p1}, {4'd0}};

assign tmp_fu_1507_p3 = input_0[32'd15];

assign tmp_s_fu_2039_p3 = {{trunc_ln8_5_fu_2035_p1}, {4'd0}};

assign trunc_ln77_1_fu_3869_p1 = add_ln77_16_fu_3859_p2[5:0];

assign trunc_ln77_fu_3845_p1 = add_ln77_15_fu_3835_p2[5:0];

assign trunc_ln78_1_fu_3929_p1 = add_ln78_16_fu_3919_p2[5:0];

assign trunc_ln78_fu_3905_p1 = add_ln78_15_fu_3895_p2[5:0];

assign trunc_ln79_1_fu_3989_p1 = add_ln79_16_fu_3979_p2[5:0];

assign trunc_ln79_fu_3965_p1 = add_ln79_15_fu_3955_p2[5:0];

assign trunc_ln80_1_fu_4049_p1 = add_ln80_16_fu_4039_p2[5:0];

assign trunc_ln80_fu_4025_p1 = add_ln80_15_fu_4015_p2[5:0];

assign trunc_ln8_10_fu_2555_p1 = input_10[5:0];

assign trunc_ln8_11_fu_2659_p1 = input_11[5:0];

assign trunc_ln8_12_fu_2763_p1 = input_12[5:0];

assign trunc_ln8_13_fu_2867_p1 = input_13[5:0];

assign trunc_ln8_14_fu_2971_p1 = input_14[5:0];

assign trunc_ln8_15_fu_3075_p1 = input_15[5:0];

assign trunc_ln8_1_fu_1619_p1 = input_1[5:0];

assign trunc_ln8_2_fu_1723_p1 = input_2[5:0];

assign trunc_ln8_3_fu_1827_p1 = input_3[5:0];

assign trunc_ln8_4_fu_1931_p1 = input_4[5:0];

assign trunc_ln8_5_fu_2035_p1 = input_5[5:0];

assign trunc_ln8_6_fu_2139_p1 = input_6[5:0];

assign trunc_ln8_7_fu_2243_p1 = input_7[5:0];

assign trunc_ln8_8_fu_2347_p1 = input_8[5:0];

assign trunc_ln8_9_fu_2451_p1 = input_9[5:0];

assign trunc_ln8_fu_1515_p1 = input_0[5:0];

assign zext_ln117_fu_2005_p1 = index_4_fu_1999_p2;

assign zext_ln141_fu_2109_p1 = index_5_fu_2103_p2;

assign zext_ln165_fu_2213_p1 = index_6_fu_2207_p2;

assign zext_ln189_fu_2317_p1 = index_7_fu_2311_p2;

assign zext_ln213_fu_2421_p1 = index_8_fu_2415_p2;

assign zext_ln21_fu_1589_p1 = index_fu_1583_p2;

assign zext_ln237_fu_2525_p1 = index_9_fu_2519_p2;

assign zext_ln261_fu_2629_p1 = index_10_fu_2623_p2;

assign zext_ln285_fu_2733_p1 = index_11_fu_2727_p2;

assign zext_ln309_fu_2837_p1 = index_12_fu_2831_p2;

assign zext_ln333_fu_2941_p1 = index_13_fu_2935_p2;

assign zext_ln357_fu_3045_p1 = index_14_fu_3039_p2;

assign zext_ln381_fu_3149_p1 = index_15_fu_3143_p2;

assign zext_ln405_fu_4217_p1 = index_16_fu_4211_p2;

assign zext_ln435_fu_4294_p1 = index_17_fu_4288_p2;

assign zext_ln45_fu_1693_p1 = index_1_fu_1687_p2;

assign zext_ln465_fu_4371_p1 = index_18_fu_4365_p2;

assign zext_ln495_fu_4448_p1 = index_19_fu_4442_p2;

assign zext_ln69_fu_1797_p1 = index_2_fu_1791_p2;

assign zext_ln93_fu_1901_p1 = index_3_fu_1895_p2;

endmodule //KAN
