<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>C55XX CSL 3.06.00 API: DMA Symbols Defined</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">C55XX CSL 3.06.00 API
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DMA Symbols Defined<div class="ingroups"><a class="el" href="group___c_s_l___d_m_a___a_p_i.html">DMA</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga325347146e7a55c60880b672efaa828c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga325347146e7a55c60880b672efaa828c">CSL_DMA_MIN_TX_SIZE</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:ga325347146e7a55c60880b672efaa828c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae079462068bd13021857ff9d358dddf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#gae079462068bd13021857ff9d358dddf6">CSL_DMA_CHAN_MAX</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:gae079462068bd13021857ff9d358dddf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8c39027c3ed32df438382de06060ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga1d8c39027c3ed32df438382de06060ea">CSL_DMA_CHAN_COUNT</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:ga1d8c39027c3ed32df438382de06060ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a5728fb02c32955b8dd5dc50ffdbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#gac4a5728fb02c32955b8dd5dc50ffdbfb">CSL_DMA_CHANNEL_BUSY</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:gac4a5728fb02c32955b8dd5dc50ffdbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945ba529552db4e72a489c984d4c4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga945ba529552db4e72a489c984d4c4a5d">CSL_DMA_CHANNEL_FREE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ga945ba529552db4e72a489c984d4c4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239ba1ab24d85a3f40da8eefba7a12fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga239ba1ab24d85a3f40da8eefba7a12fc">CSL_DMA_CHANNEL_ENABLE</a>&#160;&#160;&#160;(Uint16)1</td></tr>
<tr class="separator:ga239ba1ab24d85a3f40da8eefba7a12fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc28ae9b2979eafa0be5afaf573975b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga9fc28ae9b2979eafa0be5afaf573975b">CSL_DMA_CHANNEL_DISABLE</a>&#160;&#160;&#160;(Uint16)0</td></tr>
<tr class="separator:ga9fc28ae9b2979eafa0be5afaf573975b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6e84cf203f45d125a07d102b7aa5be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga3d6e84cf203f45d125a07d102b7aa5be">CSL_DMA_DMATCR2_DMASTART_SYNC_MASK</a>&#160;&#160;&#160;(0x8004)</td></tr>
<tr class="separator:ga3d6e84cf203f45d125a07d102b7aa5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11228faba8da4dd4cbab4b36bc60f86a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga11228faba8da4dd4cbab4b36bc60f86a">CSL_DMA_UINT16_MASK</a>&#160;&#160;&#160;(0xFFFF)</td></tr>
<tr class="separator:ga11228faba8da4dd4cbab4b36bc60f86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f380e05c6f69523e4b5e3c7ca28a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga89f380e05c6f69523e4b5e3c7ca28a02">CSL_DMA_UINT16_NUMBER_BITS</a>&#160;&#160;&#160;(0x0010)</td></tr>
<tr class="separator:ga89f380e05c6f69523e4b5e3c7ca28a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711b536193413f7c2b17e06460031977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga711b536193413f7c2b17e06460031977">CSL_DMA_RESET_CLOCK_CYCLE</a>&#160;&#160;&#160;(0x20)</td></tr>
<tr class="separator:ga711b536193413f7c2b17e06460031977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91cfa5206eeb35a1971aea4b9a8be22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga91cfa5206eeb35a1971aea4b9a8be22f">CSL_DMA_ADDR_MODE_FIXED</a>&#160;&#160;&#160;(0x02)</td></tr>
<tr class="separator:ga91cfa5206eeb35a1971aea4b9a8be22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16b4f5342f096a51f94c2c1a5f03941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#gac16b4f5342f096a51f94c2c1a5f03941">CSL_DMA_ADDR_MODE_INCREMENT</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr class="separator:gac16b4f5342f096a51f94c2c1a5f03941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f276a3c51b58d207fb1e017c0f9e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga42f276a3c51b58d207fb1e017c0f9e1b">CSL_DMA_ADDR_SHIFT</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr class="separator:ga42f276a3c51b58d207fb1e017c0f9e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78638b7d3a01069368f3aa6d14eba34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga78638b7d3a01069368f3aa6d14eba34a">CSL_DMA_DARAM_START_ADDR</a>&#160;&#160;&#160;(0x00060)</td></tr>
<tr class="separator:ga78638b7d3a01069368f3aa6d14eba34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943fa66d8fa4b9f6596ee63a50bdeb3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga943fa66d8fa4b9f6596ee63a50bdeb3a">CSL_DMA_DARAM_END_ADDR</a>&#160;&#160;&#160;(0x07FFF)</td></tr>
<tr class="separator:ga943fa66d8fa4b9f6596ee63a50bdeb3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752499c402af81644c69e162f40aba15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga752499c402af81644c69e162f40aba15">CSL_DMA_SARAM_START_ADDR</a>&#160;&#160;&#160;(0x08000)</td></tr>
<tr class="separator:ga752499c402af81644c69e162f40aba15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b486a4aa306dc78d3e403098d00a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#ga74b486a4aa306dc78d3e403098d00a76">CSL_DMA_SARAM_END_ADDR</a>&#160;&#160;&#160;(0x27FFF)</td></tr>
<tr class="separator:ga74b486a4aa306dc78d3e403098d00a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11e5b9dbdf2f4429dba76aab25bf11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#gac11e5b9dbdf2f4429dba76aab25bf11a">CSL_DMA_DARAM_ADDR_OFFSET</a>&#160;&#160;&#160;(0x010000)</td></tr>
<tr class="separator:gac11e5b9dbdf2f4429dba76aab25bf11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6119990c056e24410fcf773d02e893c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#gad6119990c056e24410fcf773d02e893c">CSL_DMA_SARAM_ADDR_OFFSET</a>&#160;&#160;&#160;(0x080000)</td></tr>
<tr class="separator:gad6119990c056e24410fcf773d02e893c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b7078cb7bdfaed2d4048f5f747bada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#gaf4b7078cb7bdfaed2d4048f5f747bada">CSL_DMA_16BIT_MASK</a>&#160;&#160;&#160;(0xFFFFu)</td></tr>
<tr class="separator:gaf4b7078cb7bdfaed2d4048f5f747bada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a2bf62d8643e107004da6001ed3f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_m_a___s_y_m_b_o_l.html#gad0a2bf62d8643e107004da6001ed3f91">CSL_DMA_16BIT_SHIFT</a>&#160;&#160;&#160;(16u)</td></tr>
<tr class="separator:gad0a2bf62d8643e107004da6001ed3f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gaf4b7078cb7bdfaed2d4048f5f747bada"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_16BIT_MASK&#160;&#160;&#160;(0xFFFFu)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro to mask 16 bits in DMA buffer </p>

</div>
</div>
<a class="anchor" id="gad0a2bf62d8643e107004da6001ed3f91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_16BIT_SHIFT&#160;&#160;&#160;(16u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maro to shift 16 bits in DMA buffer </p>

</div>
</div>
<a class="anchor" id="ga91cfa5206eeb35a1971aea4b9a8be22f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_ADDR_MODE_FIXED&#160;&#160;&#160;(0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value for fixed addr mode </p>

</div>
</div>
<a class="anchor" id="gac16b4f5342f096a51f94c2c1a5f03941"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_ADDR_MODE_INCREMENT&#160;&#160;&#160;(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value for incr. addr mode </p>

</div>
</div>
<a class="anchor" id="ga42f276a3c51b58d207fb1e017c0f9e1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_ADDR_SHIFT&#160;&#160;&#160;(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>shift value to change cpu addr for DMA </p>

</div>
</div>
<a class="anchor" id="ga1d8c39027c3ed32df438382de06060ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CHAN_COUNT&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of channels on each DMA Engine </p>

</div>
</div>
<a class="anchor" id="gae079462068bd13021857ff9d358dddf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CHAN_MAX&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Total no of channels for all DMA Engines </p>

</div>
</div>
<a class="anchor" id="gac4a5728fb02c32955b8dd5dc50ffdbfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CHANNEL_BUSY&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>hash define value for channel busy status </p>

</div>
</div>
<a class="anchor" id="ga9fc28ae9b2979eafa0be5afaf573975b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CHANNEL_DISABLE&#160;&#160;&#160;(Uint16)0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>hash define value for channel disable bit </p>

</div>
</div>
<a class="anchor" id="ga239ba1ab24d85a3f40da8eefba7a12fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CHANNEL_ENABLE&#160;&#160;&#160;(Uint16)1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>hash define value for channel enable bit </p>

</div>
</div>
<a class="anchor" id="ga945ba529552db4e72a489c984d4c4a5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CHANNEL_FREE&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>hash define value for channel free status </p>

</div>
</div>
<a class="anchor" id="gac11e5b9dbdf2f4429dba76aab25bf11a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_DARAM_ADDR_OFFSET&#160;&#160;&#160;(0x010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DARAM starting address seen by DMA </p>

</div>
</div>
<a class="anchor" id="ga943fa66d8fa4b9f6596ee63a50bdeb3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_DARAM_END_ADDR&#160;&#160;&#160;(0x07FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DARAM ending address </p>

</div>
</div>
<a class="anchor" id="ga78638b7d3a01069368f3aa6d14eba34a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_DARAM_START_ADDR&#160;&#160;&#160;(0x00060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DARAM starting address </p>

</div>
</div>
<a class="anchor" id="ga3d6e84cf203f45d125a07d102b7aa5be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_DMATCR2_DMASTART_SYNC_MASK&#160;&#160;&#160;(0x8004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>hash define value for dma start and sync bit mask value </p>

</div>
</div>
<a class="anchor" id="ga325347146e7a55c60880b672efaa828c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_MIN_TX_SIZE&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Minimum Number of Bytes transfered by DMA </p>

</div>
</div>
<a class="anchor" id="ga711b536193413f7c2b17e06460031977"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_RESET_CLOCK_CYCLE&#160;&#160;&#160;(0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA reset clock cycle count </p>

</div>
</div>
<a class="anchor" id="gad6119990c056e24410fcf773d02e893c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_SARAM_ADDR_OFFSET&#160;&#160;&#160;(0x080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SARAM starting address seen by DMA </p>

</div>
</div>
<a class="anchor" id="ga74b486a4aa306dc78d3e403098d00a76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_SARAM_END_ADDR&#160;&#160;&#160;(0x27FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SARAM ending address </p>

</div>
</div>
<a class="anchor" id="ga752499c402af81644c69e162f40aba15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_SARAM_START_ADDR&#160;&#160;&#160;(0x08000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SARAM starting address </p>

</div>
</div>
<a class="anchor" id="ga11228faba8da4dd4cbab4b36bc60f86a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_UINT16_MASK&#160;&#160;&#160;(0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>mask value for 16 bit variable </p>

</div>
</div>
<a class="anchor" id="ga89f380e05c6f69523e4b5e3c7ca28a02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_UINT16_NUMBER_BITS&#160;&#160;&#160;(0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>no of bits in a Uint16 datatype variable </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
