#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan  9 17:47:08 2023
# Process ID: 17156
# Current directory: C:/Users/user/final_7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18408 C:\Users\user\final_7\final_7.xpr
# Log file: C:/Users/user/final_7/vivado.log
# Journal file: C:/Users/user/final_7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/final_7/final_7.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/OneDrive - 清華大學/桌面/final_thing/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/OneDrive - 清華大學/桌面/final_thing/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'KeyboardCtrl_0' is locked:
* IP definition 'KeyboardCtrl (1.0)' for IP 'KeyboardCtrl_0' (customized with software release 2019.2) was not found in the IP Catalog.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 852.520 ; gain = 155.969
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {C:/Users/user/Pictrans/map.coe C:/Users/user/Pictrans/king_all.coe}
WARNING: [filemgmt 56-12] File 'C:/Users/user/Pictrans/map.coe' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/user/Pictrans/king_all.coe' cannot be added to the project because it already exists in the project, skipping this file
import_files -norecurse {C:/Users/user/Pictrans/map.coe C:/Users/user/Pictrans/king_all.coe}
import_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1116.164 ; gain = 24.398
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/map.coe' provided. It will be converted relative to IP Instance files '../../../../final_7.srcs/sources_1/imports/Pictrans/map.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/map.coe' provided. It will be converted relative to IP Instance files '../../../../final_7.srcs/sources_1/imports/Pictrans/map.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/map.coe}] [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/map.coe' provided. It will be converted relative to IP Instance files '../../imports/Pictrans/map.coe'
reset_run blk_mem_gen_1_synth_1
launch_runs -jobs 16 blk_mem_gen_1_synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci' is already up-to-date
[Mon Jan  9 17:51:04 2023] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/blk_mem_gen_1_synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/king_all.coe' provided. It will be converted relative to IP Instance files '../../../../final_7.srcs/sources_1/imports/Pictrans/king_all.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/king_all.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/king_all.coe' provided. It will be converted relative to IP Instance files '../../imports/Pictrans/king_all.coe'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jan  9 17:54:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/synth_1/runme.log
[Mon Jan  9 17:54:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1116.164 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B30C48A
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B30C48A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B30C48A
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jan  9 21:38:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/synth_1/runme.log
[Mon Jan  9 21:38:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jan  9 21:42:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/synth_1/runme.log
[Mon Jan  9 21:42:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jan  9 21:58:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/synth_1/runme.log
[Mon Jan  9 21:58:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jan  9 22:02:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/synth_1/runme.log
[Mon Jan  9 22:02:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jan  9 22:14:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/synth_1/runme.log
[Mon Jan  9 22:14:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jan  9 22:27:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/synth_1/runme.log
[Mon Jan  9 22:27:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
add_files -norecurse -scan_for_includes {C:/Users/user/Pictrans/end_title.coe C:/Users/user/Pictrans/init_title.coe}
import_files -norecurse {C:/Users/user/Pictrans/end_title.coe C:/Users/user/Pictrans/init_title.coe}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/init_title.coe' provided. It will be converted relative to IP Instance files '../../../../final_7.srcs/sources_1/imports/Pictrans/init_title.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_2 -dir c:/Users/user/final_7/final_7.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {4000} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/init_title.coe}] [get_ips blk_mem_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/init_title.coe' provided. It will be converted relative to IP Instance files '../../imports/Pictrans/init_title.coe'
generate_target {instantiation_template} [get_files c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_2'...
generate_target all [get_files  c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_2'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_2] }
export_ip_user_files -of_objects [get_files c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
launch_runs -jobs 16 blk_mem_gen_2_synth_1
[Mon Jan  9 22:59:08 2023] Launched blk_mem_gen_2_synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/blk_mem_gen_2_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory C:/Users/user/final_7/final_7.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/final_7/final_7.ip_user_files -ipstatic_source_dir C:/Users/user/final_7/final_7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/final_7/final_7.cache/compile_simlib/modelsim} {questa=C:/Users/user/final_7/final_7.cache/compile_simlib/questa} {riviera=C:/Users/user/final_7/final_7.cache/compile_simlib/riviera} {activehdl=C:/Users/user/final_7/final_7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/end_title.coe' provided. It will be converted relative to IP Instance files '../../../../final_7.srcs/sources_1/imports/Pictrans/end_title.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_3 -dir c:/Users/user/final_7/final_7.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {4000} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/end_title.coe}] [get_ips blk_mem_gen_3]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/end_title.coe' provided. It will be converted relative to IP Instance files '../../imports/Pictrans/end_title.coe'
generate_target {instantiation_template} [get_files c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_3'...
generate_target all [get_files  c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_3'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_3] }
export_ip_user_files -of_objects [get_files c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
launch_runs -jobs 16 blk_mem_gen_3_synth_1
[Mon Jan  9 22:59:46 2023] Launched blk_mem_gen_3_synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/blk_mem_gen_3_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -directory C:/Users/user/final_7/final_7.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/final_7/final_7.ip_user_files -ipstatic_source_dir C:/Users/user/final_7/final_7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/final_7/final_7.cache/compile_simlib/modelsim} {questa=C:/Users/user/final_7/final_7.cache/compile_simlib/questa} {riviera=C:/Users/user/final_7/final_7.cache/compile_simlib/riviera} {activehdl=C:/Users/user/final_7/final_7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
add_files -norecurse -scan_for_includes {C:/Users/user/Pictrans/end_title_2.coe C:/Users/user/Pictrans/init_title_2.coe}
import_files -norecurse {C:/Users/user/Pictrans/end_title_2.coe C:/Users/user/Pictrans/init_title_2.coe}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/init_title_2.coe' provided. It will be converted relative to IP Instance files '../../../../final_7.srcs/sources_1/imports/Pictrans/init_title_2.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/init_title_2.coe}] [get_ips blk_mem_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/init_title_2.coe' provided. It will be converted relative to IP Instance files '../../imports/Pictrans/init_title_2.coe'
generate_target all [get_files  c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_2'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_2] }
export_ip_user_files -of_objects [get_files c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_2_synth_1
launch_runs -jobs 16 blk_mem_gen_2_synth_1
[Mon Jan  9 23:17:02 2023] Launched blk_mem_gen_2_synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/blk_mem_gen_2_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory C:/Users/user/final_7/final_7.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/final_7/final_7.ip_user_files -ipstatic_source_dir C:/Users/user/final_7/final_7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/final_7/final_7.cache/compile_simlib/modelsim} {questa=C:/Users/user/final_7/final_7.cache/compile_simlib/questa} {riviera=C:/Users/user/final_7/final_7.cache/compile_simlib/riviera} {activehdl=C:/Users/user/final_7/final_7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/end_title_2.coe' provided. It will be converted relative to IP Instance files '../../../../final_7.srcs/sources_1/imports/Pictrans/end_title_2.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/end_title_2.coe}] [get_ips blk_mem_gen_3]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/final_7/final_7.srcs/sources_1/imports/Pictrans/end_title_2.coe' provided. It will be converted relative to IP Instance files '../../imports/Pictrans/end_title_2.coe'
generate_target all [get_files  c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_3'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_3] }
export_ip_user_files -of_objects [get_files c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/final_7/final_7.runs/blk_mem_gen_3_synth_1

launch_runs -jobs 16 blk_mem_gen_3_synth_1
[Mon Jan  9 23:17:22 2023] Launched blk_mem_gen_3_synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/blk_mem_gen_3_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/user/final_7/final_7.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -directory C:/Users/user/final_7/final_7.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/final_7/final_7.ip_user_files -ipstatic_source_dir C:/Users/user/final_7/final_7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/final_7/final_7.cache/compile_simlib/modelsim} {questa=C:/Users/user/final_7/final_7.cache/compile_simlib/questa} {riviera=C:/Users/user/final_7/final_7.cache/compile_simlib/riviera} {activehdl=C:/Users/user/final_7/final_7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jan  9 23:30:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/synth_1/runme.log
[Mon Jan  9 23:30:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jan  9 23:38:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/synth_1/runme.log
[Mon Jan  9 23:38:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jan 10 00:05:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/synth_1/runme.log
[Tue Jan 10 00:05:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Jan 10 00:13:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jan 10 00:17:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/synth_1/runme.log
[Tue Jan 10 00:17:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/final_7/final_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/final_7/final_7.runs/impl_1/demo_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 10 00:27:36 2023...
