INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripplecarry_adder_better_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sim_1/new/tb_ripplecarry_adder_better_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ripplecarry_adder_better_gstl
