// Seed: 341996658
module module_0 (
    output wand module_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wand id_7,
    output tri id_8,
    output tri id_9,
    output supply0 id_10,
    input supply1 id_11
);
  tri0 id_13;
  assign id_13 = 1;
  assign id_10 = id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd35
) (
    input wire id_0,
    output tri1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    output tri id_4,
    input wand id_5,
    input wire id_6,
    input supply1 _id_7
    , id_9
);
  assign id_3 = -1 > id_2;
  logic [1  +  id_7 : -1 'b0] id_10;
  ;
  assign id_3 = 1'b0;
  logic id_11;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_6,
      id_5,
      id_2,
      id_4,
      id_5,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_11 = 0;
endmodule
