// Seed: 1811610351
module module_0 (
    output wire id_0,
    input wire id_1,
    output tri0 id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    input wor id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    output wand id_10,
    input uwire id_11,
    input tri0 id_12,
    input wor id_13
);
  supply1 id_15, id_16 = id_6 == id_8 ? 1 : id_8, id_17;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output wor id_4,
    output tri id_5,
    input tri id_6,
    input uwire id_7,
    input wire id_8,
    input wor id_9,
    input wor id_10,
    output supply0 id_11
);
  assign id_1 = 1;
  logic [7:0][1] id_13;
  module_0(
      id_11, id_7, id_1, id_7, id_11, id_9, id_7, id_1, id_10, id_8, id_1, id_10, id_6, id_8
  );
  wire id_14;
endmodule
