// Seed: 2426806173
module module_0 (
    output wand id_0,
    input wand id_1,
    input supply0 id_2,
    input wor id_3,
    input wor id_4
    , id_7,
    output tri0 id_5
);
  assign {id_4, 1} = id_3 - id_1;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output logic id_2,
    output wor id_3,
    input wor id_4,
    output wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    output logic id_8,
    output uwire id_9,
    input wand id_10
    , id_15,
    input tri1 id_11,
    input wor id_12,
    input logic id_13
);
  always @(id_12)
    if (1 && id_7 && 1)
      if ((id_0 < id_10#(1))) id_1 = 1;
      else if (1'b0) id_2 <= id_13;
      else begin : LABEL_0
        id_8 <= id_13;
      end
  wire id_16;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_10,
      id_10,
      id_0,
      id_3
  );
  id_17(
      .id_0(1'h0),
      .id_1(id_13),
      .id_2(1),
      .id_3(1'h0),
      .id_4(""),
      .id_5(1),
      .id_6(),
      .id_7(1'b0),
      .id_8()
  );
  wire id_18;
endmodule
