// Seed: 889594303
module module_0;
  assign id_1 = 1'd0;
  tri1 id_2;
  always @(negedge 1) begin : id_3
    disable id_4;
    $display(id_1);
  end
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  module_0();
  always @* begin
    id_5 <= id_2;
  end
endmodule
