digraph "CFG for '_Z11MatrixMulShPfS_S_i' function" {
	label="CFG for '_Z11MatrixMulShPfS_S_i' function";

	Node0x457a570 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = shl i32 %5, 1\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = add i32 %6, %7\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %10 = sdiv i32 %3, 2\l  %11 = icmp sgt i32 %3, 1\l  br i1 %11, label %12, label %27\l|{<s0>T|<s1>F}}"];
	Node0x457a570:s0 -> Node0x457c610;
	Node0x457a570:s1 -> Node0x457c6a0;
	Node0x457c610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%12:\l12:                                               \l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %14 = shl i32 %13, 1\l  %15 = add i32 %14, %9\l  %16 = mul i32 %15, %3\l  %17 = add i32 %16, %7\l  %18 = getelementptr inbounds [2 x [2 x float]], [2 x [2 x float]]\l... addrspace(3)* @_ZZ11MatrixMulShPfS_S_iE3Mds, i32 0, i32 %9, i32 %7\l  %19 = getelementptr inbounds [2 x [2 x float]], [2 x [2 x float]]\l... addrspace(3)* @_ZZ11MatrixMulShPfS_S_iE3Nds, i32 0, i32 %9, i32 %7\l  %20 = add i32 %16, %8\l  %21 = zext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %2, i64 %21\l  %23 = getelementptr inbounds [2 x [2 x float]], [2 x [2 x float]]\l... addrspace(3)* @_ZZ11MatrixMulShPfS_S_iE3Mds, i32 0, i32 %7, i32 0\l  %24 = getelementptr inbounds [2 x [2 x float]], [2 x [2 x float]]\l... addrspace(3)* @_ZZ11MatrixMulShPfS_S_iE3Nds, i32 0, i32 0, i32 %9\l  %25 = getelementptr inbounds [2 x [2 x float]], [2 x [2 x float]]\l... addrspace(3)* @_ZZ11MatrixMulShPfS_S_iE3Mds, i32 0, i32 %7, i32 1\l  %26 = getelementptr inbounds [2 x [2 x float]], [2 x [2 x float]]\l... addrspace(3)* @_ZZ11MatrixMulShPfS_S_iE3Nds, i32 0, i32 1, i32 %9\l  br label %28\l}"];
	Node0x457c610 -> Node0x457d3f0;
	Node0x457c6a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%27:\l27:                                               \l  ret void\l}"];
	Node0x457d3f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%28:\l28:                                               \l  %29 = phi i32 [ 0, %12 ], [ %50, %28 ]\l  %30 = shl nuw nsw i32 %29, 1\l  %31 = add i32 %17, %30\l  %32 = zext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %0, i64 %32\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !5\l  store float %34, float addrspace(3)* %18, align 4, !tbaa !5\l  %35 = add nuw i32 %30, %9\l  %36 = mul i32 %35, %3\l  %37 = add i32 %36, %8\l  %38 = zext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %1, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !5\l  store float %40, float addrspace(3)* %19, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %41 = load float, float addrspace(1)* %22, align 4, !tbaa !5\l  %42 = load float, float addrspace(3)* %23, align 8, !tbaa !5\l  %43 = load float, float addrspace(3)* %24, align 4, !tbaa !5\l  %44 = fmul contract float %42, %43\l  %45 = fadd contract float %41, %44\l  %46 = load float, float addrspace(3)* %25, align 4, !tbaa !5\l  %47 = load float, float addrspace(3)* %26, align 4, !tbaa !5\l  %48 = fmul contract float %46, %47\l  %49 = fadd contract float %45, %48\l  store float %49, float addrspace(1)* %22, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %50 = add nuw nsw i32 %29, 1\l  %51 = icmp eq i32 %50, %10\l  br i1 %51, label %27, label %28, !llvm.loop !9\l|{<s0>T|<s1>F}}"];
	Node0x457d3f0:s0 -> Node0x457c6a0;
	Node0x457d3f0:s1 -> Node0x457d3f0;
}
