-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\test_switching_states_6Phase_without_delays\hdlsrc\test_switching_states_6Phase_without_delays\test_swithcing_states_6Phase_without_delays_src_HDL_DUT2_pkg.vhd
-- Created: 2022-10-14 16:22:04
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

PACKAGE test_swithcing_states_6Phase_without_delays_src_HDL_DUT2_pkg IS
  TYPE matrix_of_signed8 IS ARRAY (NATURAL RANGE <>, NATURAL RANGE <>) OF signed(7 DOWNTO 0);
END test_swithcing_states_6Phase_without_delays_src_HDL_DUT2_pkg;

