{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745990717648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745990717649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 23:25:17 2025 " "Processing started: Tue Apr 29 23:25:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745990717649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1745990717649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1745990717649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1745990717969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1745990717970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file startscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startScreen " "Found entity 1: startScreen" {  } { { "startScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winner_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file winner_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 winner_detection " "Found entity 1: winner_detection" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/videoGen.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/vgaController.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tic_tac_toe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tic_tac_toe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tic_tac_toe_fsm_tb " "Found entity 1: tic_tac_toe_fsm_tb" {  } { { "toplevel_tic_tac_toe_tb.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe_tb.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_connect4.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_connect4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_connect4 " "Found entity 1: toplevel_connect4" {  } { { "toplevel_connect4.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Timer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START SPI_main.sv(9) " "Verilog HDL Declaration information at SPI_main.sv(9): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "SPI_main.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/SPI_main.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1745990723388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_main " "Found entity 1: SPI_main" {  } { { "SPI_main.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/SPI_main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723389 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random_selector.sv(19) " "Verilog HDL information at random_selector.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "random_selector.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/random_selector.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1745990723390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_selector " "Found entity 1: random_selector" {  } { { "random_selector.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/random_selector.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/pll.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723391 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrixTableroControl.sv(42) " "Verilog HDL information at matrixTableroControl.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1745990723392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtablerocontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixtablerocontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixTableroControl " "Found entity 1: matrixTableroControl" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723393 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrixTablero.sv(25) " "Verilog HDL information at matrixTablero.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "matrixTablero.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTablero.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1745990723394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtablero.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixtablero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixTablero " "Found entity 1: matrixTablero" {  } { { "matrixTablero.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTablero.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameoverscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameOverScreen " "Found entity 1: gameOverScreen" {  } { { "gameOverScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/gameOverScreen.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Timer " "Found entity 1: Full_Timer" {  } { { "Full_Timer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Full_Timer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "game_over GAME_OVER connect4_fsm.sv(18) " "Verilog HDL Declaration information at connect4_fsm.sv(18): object \"game_over\" differs only in case from object \"GAME_OVER\" in the same scope" {  } { { "connect4_fsm.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/connect4_fsm.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1745990723398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect4_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file connect4_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 connect4_fsm " "Found entity 1: connect4_fsm" {  } { { "connect4_fsm.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/connect4_fsm.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_debonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Button_debounce " "Found entity 1: Button_debounce" {  } { { "Button_debonce.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Button_debonce.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_visualizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_visualizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Visualizer " "Found entity 1: BCD_Visualizer" {  } { { "BCD_Visualizer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/BCD_Visualizer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_interface " "Found entity 1: arduino_interface" {  } { { "arduino_interface.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/arduino_interface.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_toplevel_connect4.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_toplevel_connect4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_toplevel_connect4 " "Found entity 1: tb_toplevel_connect4" {  } { { "tb_toplevel_connect4.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/tb_toplevel_connect4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_connect4_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_connect4_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_connect4_test " "Found entity 1: toplevel_connect4_test" {  } { { "toplevel_connect4_test.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4_test.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745990723405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745990723405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel_connect4 " "Elaborating entity \"toplevel_connect4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1745990723429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button_debounce Button_debounce:debounce_left " "Elaborating entity \"Button_debounce\" for hierarchy \"Button_debounce:debounce_left\"" {  } { { "toplevel_connect4.sv" "debounce_left" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745990723440 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_debounced_state Button_debonce.sv(20) " "Verilog HDL or VHDL warning at Button_debonce.sv(20): object \"next_debounced_state\" assigned a value but never read" {  } { { "Button_debonce.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Button_debonce.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1745990723440 "|toplevel_connect4|Button_debounce:debounce_left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Button_debonce.sv(44) " "Verilog HDL assignment warning at Button_debonce.sv(44): truncated value with size 32 to match size of target (19)" {  } { { "Button_debonce.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Button_debonce.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723441 "|toplevel_connect4|Button_debounce:debounce_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "toplevel_connect4.sv" "vgapll" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745990723446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "toplevel_connect4.sv" "vgaCont" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745990723449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connect4_fsm connect4_fsm:fsm " "Elaborating entity \"connect4_fsm\" for hierarchy \"connect4_fsm:fsm\"" {  } { { "toplevel_connect4.sv" "fsm" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745990723454 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "connect4_fsm.sv(125) " "Verilog HDL Case Statement information at connect4_fsm.sv(125): all case item expressions in this case statement are onehot" {  } { { "connect4_fsm.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/connect4_fsm.sv" 125 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1745990723455 "|toplevel_connect4|connect4_fsm:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixTableroControl matrixTableroControl:matrixCtrl " "Elaborating entity \"matrixTableroControl\" for hierarchy \"matrixTableroControl:matrixCtrl\"" {  } { { "toplevel_connect4.sv" "matrixCtrl" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745990723461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "84 42 matrixTableroControl.sv(44) " "Verilog HDL assignment warning at matrixTableroControl.sv(44): truncated value with size 84 to match size of target (42)" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723461 "|toplevel_connect4|matrixTableroControl:matrixCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "84 42 matrixTableroControl.sv(53) " "Verilog HDL assignment warning at matrixTableroControl.sv(53): truncated value with size 84 to match size of target (42)" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723461 "|toplevel_connect4|matrixTableroControl:matrixCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixTablero matrixTablero:matrixReg " "Elaborating entity \"matrixTablero\" for hierarchy \"matrixTablero:matrixReg\"" {  } { { "toplevel_connect4.sv" "matrixReg" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745990723472 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 toplevel_connect4_test.sv(216) " "Verilog HDL assignment warning at toplevel_connect4_test.sv(216): truncated value with size 32 to match size of target (3)" {  } { { "toplevel_connect4_test.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4_test.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723473 "|toplevel_connect4|matrixTablero:matrixReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "winner_detection winner_detection:winnerDetect " "Elaborating entity \"winner_detection\" for hierarchy \"winner_detection:winnerDetect\"" {  } { { "toplevel_connect4.sv" "winnerDetect" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745990723494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(42) " "Verilog HDL assignment warning at winner_detection.sv(42): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723494 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(45) " "Verilog HDL assignment warning at winner_detection.sv(45): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723494 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(46) " "Verilog HDL assignment warning at winner_detection.sv(46): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723494 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(47) " "Verilog HDL assignment warning at winner_detection.sv(47): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723494 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(48) " "Verilog HDL assignment warning at winner_detection.sv(48): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723494 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 winner_detection.sv(56) " "Verilog HDL assignment warning at winner_detection.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723495 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(67) " "Verilog HDL assignment warning at winner_detection.sv(67): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723503 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(69) " "Verilog HDL assignment warning at winner_detection.sv(69): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723503 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(70) " "Verilog HDL assignment warning at winner_detection.sv(70): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723503 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(71) " "Verilog HDL assignment warning at winner_detection.sv(71): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723503 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(72) " "Verilog HDL assignment warning at winner_detection.sv(72): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723503 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 winner_detection.sv(79) " "Verilog HDL assignment warning at winner_detection.sv(79): truncated value with size 32 to match size of target (1)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723503 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(89) " "Verilog HDL assignment warning at winner_detection.sv(89): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723511 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(90) " "Verilog HDL assignment warning at winner_detection.sv(90): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723511 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(91) " "Verilog HDL assignment warning at winner_detection.sv(91): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723511 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(92) " "Verilog HDL assignment warning at winner_detection.sv(92): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723511 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(94) " "Verilog HDL assignment warning at winner_detection.sv(94): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723511 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(95) " "Verilog HDL assignment warning at winner_detection.sv(95): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723511 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(96) " "Verilog HDL assignment warning at winner_detection.sv(96): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723511 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(97) " "Verilog HDL assignment warning at winner_detection.sv(97): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723511 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 winner_detection.sv(104) " "Verilog HDL assignment warning at winner_detection.sv(104): truncated value with size 32 to match size of target (1)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723512 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(115) " "Verilog HDL assignment warning at winner_detection.sv(115): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723516 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(116) " "Verilog HDL assignment warning at winner_detection.sv(116): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723516 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(117) " "Verilog HDL assignment warning at winner_detection.sv(117): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723516 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(118) " "Verilog HDL assignment warning at winner_detection.sv(118): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723516 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(121) " "Verilog HDL assignment warning at winner_detection.sv(121): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723516 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(122) " "Verilog HDL assignment warning at winner_detection.sv(122): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723516 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(123) " "Verilog HDL assignment warning at winner_detection.sv(123): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723516 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(124) " "Verilog HDL assignment warning at winner_detection.sv(124): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723516 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 winner_detection.sv(132) " "Verilog HDL assignment warning at winner_detection.sv(132): truncated value with size 32 to match size of target (1)" {  } { { "winner_detection.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723516 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Timer Full_Timer:timer " "Elaborating entity \"Full_Timer\" for hierarchy \"Full_Timer:timer\"" {  } { { "toplevel_connect4.sv" "timer" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745990723585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Full_Timer.sv(27) " "Verilog HDL assignment warning at Full_Timer.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "Full_Timer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Full_Timer.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723585 "|toplevel_connect4|Full_Timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Full_Timer.sv(31) " "Verilog HDL assignment warning at Full_Timer.sv(31): truncated value with size 32 to match size of target (27)" {  } { { "Full_Timer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Full_Timer.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723586 "|toplevel_connect4|Full_Timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Visualizer BCD_Visualizer:segDisplay " "Elaborating entity \"BCD_Visualizer\" for hierarchy \"BCD_Visualizer:segDisplay\"" {  } { { "toplevel_connect4.sv" "segDisplay" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745990723590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_interface arduino_interface:arduino " "Elaborating entity \"arduino_interface\" for hierarchy \"arduino_interface:arduino\"" {  } { { "toplevel_connect4.sv" "arduino" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745990723594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 arduino_interface.sv(49) " "Verilog HDL assignment warning at arduino_interface.sv(49): truncated value with size 32 to match size of target (16)" {  } { { "arduino_interface.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/arduino_interface.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723595 "|toplevel_connect4|arduino_interface:arduino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 arduino_interface.sv(60) " "Verilog HDL assignment warning at arduino_interface.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "arduino_interface.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/arduino_interface.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723595 "|toplevel_connect4|arduino_interface:arduino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 arduino_interface.sv(82) " "Verilog HDL assignment warning at arduino_interface.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "arduino_interface.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/arduino_interface.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723595 "|toplevel_connect4|arduino_interface:arduino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 arduino_interface.sv(92) " "Verilog HDL assignment warning at arduino_interface.sv(92): truncated value with size 8 to match size of target (3)" {  } { { "arduino_interface.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/arduino_interface.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723595 "|toplevel_connect4|arduino_interface:arduino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_selector random_selector:randomSel " "Elaborating entity \"random_selector\" for hierarchy \"random_selector:randomSel\"" {  } { { "toplevel_connect4.sv" "randomSel" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745990723602 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random_selector.sv(33) " "Verilog HDL assignment warning at random_selector.sv(33): truncated value with size 32 to match size of target (3)" {  } { { "random_selector.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/random_selector.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723603 "|toplevel_connect4|random_selector:randomSel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:vgaGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:vgaGen\"" {  } { { "toplevel_connect4.sv" "vgaGen" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745990723609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 videoGen.sv(20) " "Verilog HDL assignment warning at videoGen.sv(20): truncated value with size 32 to match size of target (11)" {  } { { "videoGen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/videoGen.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723610 "|toplevel_connect4|videoGen:vgaGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 videoGen.sv(21) " "Verilog HDL assignment warning at videoGen.sv(21): truncated value with size 32 to match size of target (11)" {  } { { "videoGen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/videoGen.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723610 "|toplevel_connect4|videoGen:vgaGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 3 videoGen.sv(36) " "Verilog HDL assignment warning at videoGen.sv(36): truncated value with size 11 to match size of target (3)" {  } { { "videoGen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/videoGen.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723610 "|toplevel_connect4|videoGen:vgaGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 3 videoGen.sv(38) " "Verilog HDL assignment warning at videoGen.sv(38): truncated value with size 11 to match size of target (3)" {  } { { "videoGen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/videoGen.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723610 "|toplevel_connect4|videoGen:vgaGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startScreen startScreen:splash " "Elaborating entity \"startScreen\" for hierarchy \"startScreen:splash\"" {  } { { "toplevel_connect4.sv" "splash" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745990723620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(25) " "Verilog HDL assignment warning at startScreen.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723620 "|toplevel_connect4|startScreen:splash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(26) " "Verilog HDL assignment warning at startScreen.sv(26): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723621 "|toplevel_connect4|startScreen:splash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(27) " "Verilog HDL assignment warning at startScreen.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723621 "|toplevel_connect4|startScreen:splash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(28) " "Verilog HDL assignment warning at startScreen.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745990723621 "|toplevel_connect4|startScreen:splash"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1745990723732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745990723740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 23:25:23 2025 " "Processing ended: Tue Apr 29 23:25:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745990723740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745990723740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745990723740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1745990723740 ""}
