
*** Running vivado
    with args -log seg_led.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source seg_led.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source seg_led.tcl -notrace
Command: link_design -top seg_led -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1552.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[3]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[2]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[1]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[0]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[3]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[2]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[1]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[0]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[3]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[2]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[1]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_0[0]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[3]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[2]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[1]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_10[0]'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'stop_number'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'stop_number'. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.srcs/constrs_1/new/segled.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1552.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 26 Warnings, 26 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1552.664 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1552.664 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a2eb98f3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1762.871 ; gain = 210.207

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2a2eb98f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2061.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2ccddab80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2061.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20257aefc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2061.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20257aefc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2061.156 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20257aefc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2061.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20257aefc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 2061.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2061.156 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 225598b5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 2061.156 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 225598b5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2061.156 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 225598b5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.156 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.156 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 225598b5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.156 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 26 Warnings, 26 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2061.156 ; gain = 508.492
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2061.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file seg_led_drc_opted.rpt -pb seg_led_drc_opted.pb -rpx seg_led_drc_opted.rpx
Command: report_drc -file seg_led_drc_opted.rpt -pb seg_led_drc_opted.pb -rpx seg_led_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.273 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1937a1d25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2102.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 157dce66e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.410 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d27aaf54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d27aaf54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 2102.273 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d27aaf54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.717 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24ea7776b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.972 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 22eccf3c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22eccf3c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 1 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2102.273 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |              0  |                     1  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 211186046

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.273 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 271218f23

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.273 ; gain = 0.000
Phase 2 Global Placement | Checksum: 271218f23

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 276e3b87d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cddd5251

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2270d6523

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cb483015

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1642c2335

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1836eaacf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1effa2120

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 253c39472

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 224e95ac1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.273 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 224e95ac1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f84cb09c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.165 | TNS=-19.591 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c1b129b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2102.273 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1998f7e6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2102.273 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f84cb09c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.092. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13c5046e7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2102.273 ; gain = 0.000

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2102.273 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13c5046e7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13c5046e7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13c5046e7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2102.273 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 13c5046e7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2102.273 ; gain = 0.000

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2102.273 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 132cbeceb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2102.273 ; gain = 0.000
Ending Placer Task | Checksum: 12c871db3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2102.273 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 26 Warnings, 26 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2102.273 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.163 . Memory (MB): peak = 2102.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file seg_led_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2102.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file seg_led_utilization_placed.rpt -pb seg_led_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file seg_led_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2102.273 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.17s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2102.273 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-16.313 |
Phase 1 Physical Synthesis Initialization | Checksum: 20fce97b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 2102.273 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-16.313 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 20fce97b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.266 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-16.313 |
INFO: [Physopt 32-702] Processed net LED_number[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net current_number_reg_n_0_[10].  Re-placed instance current_number_reg[10]
INFO: [Physopt 32-735] Processed net current_number_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.116 | TNS=-15.513 |
INFO: [Physopt 32-81] Processed net current_number_reg_n_0_[10]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net current_number_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.082 | TNS=-15.377 |
INFO: [Physopt 32-702] Processed net current_number_reg_n_0_[10]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LED_number[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell LED_number[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net LED_number[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.985 | TNS=-14.982 |
INFO: [Physopt 32-702] Processed net LED_number[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LED_number[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell LED_number[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net LED_number[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.863 | TNS=-14.629 |
INFO: [Physopt 32-702] Processed net LED_number[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LED_number[3]_i_1_n_0. Critical path length was reduced through logic transformation on cell LED_number[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net LED_number[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.830 | TNS=-14.596 |
INFO: [Physopt 32-663] Processed net LED_number[3]_i_5_n_0.  Re-placed instance LED_number[3]_i_5
INFO: [Physopt 32-735] Processed net LED_number[3]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.740 | TNS=-14.506 |
INFO: [Physopt 32-702] Processed net LED_number[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net LED_number[0]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.714 | TNS=-14.480 |
INFO: [Physopt 32-702] Processed net LED_number[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_5_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[2]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_16_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[2]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net LED_number[3]_i_55_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net LED_number[3]_i_55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.686 | TNS=-14.368 |
INFO: [Physopt 32-134] Processed net LED_number[3]_i_55_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_18_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_64_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_65_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_26_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[2]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net LED_number[3]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.659 | TNS=-14.237 |
INFO: [Physopt 32-710] Processed net LED_number[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell LED_number[1]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net LED_number[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.641 | TNS=-14.219 |
INFO: [Physopt 32-702] Processed net LED_number[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net LED_number[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.631 | TNS=-14.175 |
INFO: [Physopt 32-702] Processed net LED_number[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net LED_number[1]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.624 | TNS=-14.168 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net LED_number[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.604 | TNS=-14.078 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net LED_number[1]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.589 | TNS=-14.063 |
INFO: [Physopt 32-702] Processed net LED_number[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net current_number_reg_n_0_[10]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[2]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_16_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[2]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_18_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_64_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_65_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_26_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[2]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.589 | TNS=-14.063 |
Phase 3 Critical Path Optimization | Checksum: 20fce97b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2102.273 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.589 | TNS=-14.063 |
INFO: [Physopt 32-702] Processed net LED_number[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net current_number_reg_n_0_[10]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[2]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_16_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[2]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net LED_number[3]_i_55_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_18_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_64_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_65_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_26_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[2]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net current_number_reg_n_0_[10]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[2]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_16_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[2]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_18_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_64_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[3]_i_65_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[3]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number_reg[2]_i_26_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[2]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LED_number[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.589 | TNS=-14.063 |
Phase 4 Critical Path Optimization | Checksum: 20fce97b3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2102.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2102.273 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.589 | TNS=-14.063 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.727  |          2.250  |            2  |              0  |                    14  |           0  |           2  |  00:00:04  |
|  Total          |          0.727  |          2.250  |            2  |              0  |                    14  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.273 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 193f487d7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2102.273 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
221 Infos, 26 Warnings, 26 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.211 . Memory (MB): peak = 2102.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 96536aae ConstDB: 0 ShapeSum: 9e4a2cc4 RouteDB: 0
Post Restoration Checksum: NetGraph: 15f6355a NumContArr: 8816db5b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 9e0d10b5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2174.977 ; gain = 63.723

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9e0d10b5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2174.977 ; gain = 63.723

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9e0d10b5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2180.992 ; gain = 69.738

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9e0d10b5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2180.992 ; gain = 69.738
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c833a514

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2187.957 ; gain = 76.703
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.383 | TNS=-13.257| WHS=-0.090 | THS=-1.230 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 625
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 625
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 174fd2570

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2187.957 ; gain = 76.703

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 174fd2570

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2187.957 ; gain = 76.703
Phase 3 Initial Routing | Checksum: 211ae22f7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2187.957 ; gain = 76.703
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============+===============+=====================+
| Launch Clock | Capture Clock | Pin                 |
+==============+===============+=====================+
| sys_clk_pin  | sys_clk_pin   | LED_number_reg[0]/D |
+--------------+---------------+---------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.365 | TNS=-16.861| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14c519467

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2187.957 ; gain = 76.703

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.755 | TNS=-17.642| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 219dc4d0d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2196.512 ; gain = 85.258
Phase 4 Rip-up And Reroute | Checksum: 219dc4d0d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2196.512 ; gain = 85.258

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 185fc13e0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.512 ; gain = 85.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.286 | TNS=-16.545| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1bfab9fc8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.512 ; gain = 85.258

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bfab9fc8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.512 ; gain = 85.258
Phase 5 Delay and Skew Optimization | Checksum: 1bfab9fc8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.512 ; gain = 85.258

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e11ec338

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.512 ; gain = 85.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.286 | TNS=-16.545| WHS=0.182  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e11ec338

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.512 ; gain = 85.258
Phase 6 Post Hold Fix | Checksum: 1e11ec338

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.512 ; gain = 85.258

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.196923 %
  Global Horizontal Routing Utilization  = 0.241801 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 290724980

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.512 ; gain = 85.258

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 290724980

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.512 ; gain = 85.258

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2bb6069d0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.512 ; gain = 85.258

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.286 | TNS=-16.545| WHS=0.182  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2bb6069d0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.512 ; gain = 85.258
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.512 ; gain = 85.258

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
240 Infos, 27 Warnings, 26 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 2196.512 ; gain = 94.238
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.197 . Memory (MB): peak = 2198.234 ; gain = 1.723
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file seg_led_drc_routed.rpt -pb seg_led_drc_routed.pb -rpx seg_led_drc_routed.rpx
Command: report_drc -file seg_led_drc_routed.rpt -pb seg_led_drc_routed.pb -rpx seg_led_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file seg_led_methodology_drc_routed.rpt -pb seg_led_methodology_drc_routed.pb -rpx seg_led_methodology_drc_routed.rpx
Command: report_methodology -file seg_led_methodology_drc_routed.rpt -pb seg_led_methodology_drc_routed.pb -rpx seg_led_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/User/Desktop/Anstek Training/LAB2/Basys/Basys.runs/impl_1/seg_led_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file seg_led_power_routed.rpt -pb seg_led_power_summary_routed.pb -rpx seg_led_power_routed.rpx
Command: report_power -file seg_led_power_routed.rpt -pb seg_led_power_summary_routed.pb -rpx seg_led_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
252 Infos, 27 Warnings, 26 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file seg_led_route_status.rpt -pb seg_led_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file seg_led_timing_summary_routed.rpt -pb seg_led_timing_summary_routed.pb -rpx seg_led_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file seg_led_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file seg_led_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file seg_led_bus_skew_routed.rpt -pb seg_led_bus_skew_routed.pb -rpx seg_led_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force seg_led.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./seg_led.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2640.383 ; gain = 412.090
INFO: [Common 17-206] Exiting Vivado at Tue Jun  7 13:46:46 2022...

*** Running vivado
    with args -log seg_led.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source seg_led.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source seg_led.tcl -notrace
Command: open_checkpoint seg_led_routed.dcp

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1553.090 ; gain = 0.000
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1553.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1757.570 ; gain = 7.254
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1757.570 ; gain = 7.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1757.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1757.570 ; gain = 204.480
Command: write_bitstream -force seg_led.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./seg_led.bit...
Writing bitstream ./seg_led.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2243.250 ; gain = 485.680
INFO: [Common 17-206] Exiting Vivado at Tue Jun  7 13:59:42 2022...

*** Running vivado
    with args -log seg_led.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source seg_led.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source seg_led.tcl -notrace
Command: open_checkpoint seg_led_routed.dcp

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1556.730 ; gain = 0.000
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1556.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1755.859 ; gain = 6.230
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1755.859 ; gain = 6.230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1755.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1755.859 ; gain = 199.129
Command: write_bitstream -force seg_led.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./seg_led.bit...
Writing bitstream ./seg_led.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2249.398 ; gain = 493.539
INFO: [Common 17-206] Exiting Vivado at Tue Jun  7 14:02:43 2022...
