/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [22:0] _03_;
  wire [8:0] _04_;
  wire [10:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [28:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [16:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [10:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [8:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [15:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_64z;
  wire celloutsig_0_67z;
  wire [8:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire celloutsig_0_91z;
  wire celloutsig_0_92z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [21:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_22z = celloutsig_0_18z ? celloutsig_0_12z : celloutsig_0_18z;
  assign celloutsig_0_46z = ~(celloutsig_0_45z[0] & celloutsig_0_19z);
  assign celloutsig_0_48z = ~(celloutsig_0_3z & celloutsig_0_41z);
  assign celloutsig_0_7z = ~(celloutsig_0_3z & celloutsig_0_3z);
  assign celloutsig_0_91z = ~(in_data[63] & celloutsig_0_48z);
  assign celloutsig_1_8z = ~(celloutsig_1_3z & celloutsig_1_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_8z & celloutsig_1_18z);
  assign celloutsig_0_16z = ~(celloutsig_0_7z & celloutsig_0_6z);
  assign celloutsig_0_19z = ~(celloutsig_0_3z & celloutsig_0_4z[1]);
  assign celloutsig_0_92z = ~(celloutsig_0_81z | celloutsig_0_25z);
  assign celloutsig_1_1z = ~(in_data[180] | in_data[178]);
  assign celloutsig_0_12z = ~celloutsig_0_10z;
  assign celloutsig_0_15z = ~in_data[19];
  assign celloutsig_0_59z = celloutsig_0_40z[2] | ~(celloutsig_0_22z);
  assign celloutsig_0_32z = celloutsig_0_4z[5] | ~(celloutsig_0_7z);
  assign celloutsig_0_8z = celloutsig_0_4z[8] | celloutsig_0_0z;
  assign celloutsig_0_28z = celloutsig_0_0z | celloutsig_0_7z;
  assign celloutsig_0_35z = celloutsig_0_24z ^ celloutsig_0_25z;
  assign celloutsig_0_14z = celloutsig_0_10z ^ celloutsig_0_11z[3];
  assign celloutsig_0_18z = celloutsig_0_13z ^ celloutsig_0_0z;
  assign celloutsig_0_38z = ~(_02_ ^ celloutsig_0_32z);
  assign celloutsig_0_42z = ~(celloutsig_0_15z ^ celloutsig_0_27z[0]);
  assign celloutsig_0_53z = ~(celloutsig_0_51z ^ celloutsig_0_6z);
  assign celloutsig_1_12z = ~(celloutsig_1_4z[19] ^ celloutsig_1_3z);
  assign celloutsig_1_18z = ~(celloutsig_1_12z ^ celloutsig_1_13z[1]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z ^ celloutsig_0_0z);
  reg [10:0] _32_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _32_ <= 11'h000;
    else _32_ <= { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z };
  assign { _05_[10:1], _02_ } = _32_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 23'h000000;
    else _03_ <= { celloutsig_0_9z, celloutsig_0_50z, celloutsig_0_44z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_46z, celloutsig_0_39z, celloutsig_0_38z, celloutsig_0_53z, celloutsig_0_16z, celloutsig_0_48z };
  reg [8:0] _34_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _34_ <= 9'h000;
    else _34_ <= { celloutsig_0_36z[12:5], celloutsig_0_59z };
  assign { _04_[8:6], _01_, _04_[4:1], _00_ } = _34_;
  assign celloutsig_0_64z = { celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_40z, celloutsig_0_3z } == { _00_, celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_51z };
  assign celloutsig_0_39z = { celloutsig_0_36z[15], celloutsig_0_35z, celloutsig_0_15z, celloutsig_0_31z } > { celloutsig_0_23z[2:1], celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z } > { in_data[6], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_20z = { in_data[10:1], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_13z } > { celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[90:86] > in_data[42:38];
  assign celloutsig_0_17z = ! { celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[112:108] % { 1'h1, in_data[162:159] };
  assign celloutsig_1_13z = celloutsig_1_5z[2:0] % { 1'h1, celloutsig_1_5z[3:2] };
  assign celloutsig_0_27z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_13z } % { 1'h1, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_40z = { celloutsig_0_23z[6:1], celloutsig_0_19z, celloutsig_0_6z } * in_data[25:18];
  assign celloutsig_0_44z = { _05_[4:2], celloutsig_0_7z, celloutsig_0_13z } * { celloutsig_0_36z[14:13], celloutsig_0_38z, celloutsig_0_42z, celloutsig_0_17z };
  assign celloutsig_0_58z = { _05_[10:1], _02_, celloutsig_0_44z } * { celloutsig_0_23z[10], celloutsig_0_45z[3:2], celloutsig_0_31z, celloutsig_0_45z[0], _05_[10:1], _02_ };
  assign celloutsig_0_68z = { celloutsig_0_58z[11:5], celloutsig_0_64z, celloutsig_0_67z } * { celloutsig_0_21z[12:5], celloutsig_0_32z };
  assign celloutsig_0_23z = { celloutsig_0_21z[9:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_18z } * { _05_[10:1], celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_0_26z = { _05_[9:8], celloutsig_0_3z, _05_[10:1], _02_, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_10z } * { in_data[84:57], celloutsig_0_2z };
  assign { celloutsig_0_45z[3:2], celloutsig_0_45z[0] } = celloutsig_0_11z[0] ? { in_data[92:91], celloutsig_0_10z } : { celloutsig_0_40z[6], celloutsig_0_19z, celloutsig_0_17z };
  assign celloutsig_1_5z = celloutsig_1_0z[0] ? { celloutsig_1_0z[3:1], 1'h1, celloutsig_1_1z, celloutsig_1_2z } : { celloutsig_1_4z[9], celloutsig_1_0z[4:1], 1'h0 };
  assign celloutsig_0_33z = celloutsig_0_3z ? { celloutsig_0_23z[9:3], celloutsig_0_28z } : celloutsig_0_30z[11:4];
  assign celloutsig_0_4z = - in_data[22:14];
  assign celloutsig_0_50z = - { celloutsig_0_40z, celloutsig_0_46z };
  assign celloutsig_0_11z = - { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_29z = - { in_data[71:70], celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_6z };
  assign celloutsig_0_10z = { in_data[61:49], celloutsig_0_0z } !== { _05_[5:1], _02_, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_24z = { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_6z } !== _05_[5:3];
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_6z = & _05_[10:2];
  assign celloutsig_0_43z = | { celloutsig_0_4z[7:5], celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_17z };
  assign celloutsig_0_51z = | celloutsig_0_40z[4:0];
  assign celloutsig_0_67z = | _03_[22:14];
  assign celloutsig_1_2z = ~^ celloutsig_1_0z[2:0];
  assign celloutsig_0_31z = ~^ { celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_36z = { celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_10z, _05_[10:1], _02_, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_15z } ~^ { celloutsig_0_26z[4:0], celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_16z };
  assign celloutsig_1_4z = in_data[137:116] ~^ { in_data[131:123], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_30z = { celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_29z } ~^ { celloutsig_0_21z[1:0], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_0_47z = { celloutsig_0_26z[24:17], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_18z } ^ { celloutsig_0_0z, celloutsig_0_43z, celloutsig_0_40z, celloutsig_0_24z };
  assign celloutsig_0_21z = { celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_8z } ^ { in_data[53:48], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_20z };
  assign celloutsig_0_34z = ~((celloutsig_0_18z & celloutsig_0_3z) | celloutsig_0_31z);
  assign celloutsig_0_13z = ~((celloutsig_0_6z & celloutsig_0_0z) | celloutsig_0_7z);
  assign celloutsig_0_25z = ~((celloutsig_0_16z & celloutsig_0_18z) | celloutsig_0_11z[0]);
  assign celloutsig_0_0z = ~((in_data[68] & in_data[58]) | (in_data[46] & in_data[18]));
  assign celloutsig_0_41z = ~((celloutsig_0_16z & celloutsig_0_3z) | (celloutsig_0_4z[0] & celloutsig_0_31z));
  assign celloutsig_0_81z = ~((celloutsig_0_34z & celloutsig_0_47z[6]) | (celloutsig_0_13z & celloutsig_0_68z[3]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_1z) | (in_data[163] & celloutsig_1_0z[2]));
  assign { _04_[5], _04_[0] } = { _01_, _00_ };
  assign _05_[0] = _02_;
  assign celloutsig_0_45z[1] = celloutsig_0_31z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
