<stg><name>div</name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln10"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in_1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_out_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %data_out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:8 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %data_in_0, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:9 %br_ln14 = br i1 %tmp, void %if.then, void %lor.lhs.false

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
lor.lhs.false:0 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %data_in_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false:1 %br_ln14 = br i1 %tmp_1, void %if.then, void %if.end

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
if.then:0 %br_ln15 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end:0 %data_in_0_read = nbread i33 @_ssdm_op_NbRead.ap_fifo.volatile.i32P0A, i32 %data_in_0

]]></Node>
<StgValue><ssdm name="data_in_0_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="33">
<![CDATA[
if.end:1 %in0 = extractvalue i33 %data_in_0_read

]]></Node>
<StgValue><ssdm name="in0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end:2 %data_in_1_read = nbread i33 @_ssdm_op_NbRead.ap_fifo.volatile.i32P0A, i32 %data_in_1

]]></Node>
<StgValue><ssdm name="data_in_1_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="33">
<![CDATA[
if.end:3 %in1 = extractvalue i33 %data_in_1_read

]]></Node>
<StgValue><ssdm name="in1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="63" st_id="10" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="64" st_id="11" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="65" st_id="12" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="66" st_id="13" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="67" st_id="14" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="68" st_id="15" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="69" st_id="16" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="70" st_id="17" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="71" st_id="18" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="72" st_id="19" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="73" st_id="20" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="74" st_id="21" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="75" st_id="22" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="76" st_id="23" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="77" st_id="24" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="78" st_id="25" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="79" st_id="26" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="80" st_id="27" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="81" st_id="28" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="82" st_id="29" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="83" st_id="30" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="84" st_id="31" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="85" st_id="32" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="86" st_id="33" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="87" st_id="34" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="88" st_id="35" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="89" st_id="36" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %sdiv_ln20 = sdiv i32 %in0, i32 %in1

]]></Node>
<StgValue><ssdm name="sdiv_ln20"/></StgValue>
</operation>

<operation id="90" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16">
<![CDATA[
if.end:5 %res = trunc i16 %sdiv_ln20

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="91" st_id="36" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end:6 %empty = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i16P0A, i16 %data_out_0, i16 %res

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
if.end:7 %br_ln23 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="93" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
return:0 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
