{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729363575346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729363575346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 15:46:15 2024 " "Processing started: Sat Oct 19 15:46:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729363575346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729363575346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729363575346 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729363575727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_1bit " "Found entity 1: ula_1bit" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/decoder2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/decoder3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/full_adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8bit " "Found entity 1: full_adder_8bit" {  } { { "full_adder_8bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/full_adder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/logic_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit_ula " "Found entity 1: full_adder_1bit_ula" {  } { { "full_adder_1bit_ula.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/full_adder_1bit_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_8bit " "Found entity 1: ula_8bit" {  } { { "ula_8bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_32bit " "Found entity 1: ula_32bit" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "register_4bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_EXTENSOR " "Found entity 1: MBR_EXTENSOR" {  } { { "MBR_EXTENSOR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/MBR_EXTENSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_initial_address " "Found entity 1: LV_initial_address" {  } { { "LV_initial_address.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/LV_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_initial_address " "Found entity 1: CPP_initial_address" {  } { { "CPP_initial_address.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/CPP_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_regs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_regs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REGS " "Found entity 1: BANK_REGS" {  } { { "BANK_REGS.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_path.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_PATH " "Found entity 1: DATA_PATH" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729363575800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729363575800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATA_PATH " "Elaborating entity \"DATA_PATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729363575826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_32bit ula_32bit:inst2 " "Elaborating entity \"ula_32bit\" for hierarchy \"ula_32bit:inst2\"" {  } { { "DATA_PATH.bdf" "inst2" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 208 928 1080 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363575829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_8bit ula_32bit:inst2\|ula_8bit:inst4 " "Elaborating entity \"ula_8bit\" for hierarchy \"ula_32bit:inst2\|ula_8bit:inst4\"" {  } { { "ula_32bit.bdf" "inst4" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_32bit.bdf" { { 128 792 920 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363575831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_1bit ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3 " "Elaborating entity \"ula_1bit\" for hierarchy \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\"" {  } { { "ula_8bit.bdf" "inst3" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_8bit.bdf" { { -120 1560 1680 72 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363575833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit_ula ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|full_adder_1bit_ula:inst10 " "Elaborating entity \"full_adder_1bit_ula\" for hierarchy \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|full_adder_1bit_ula:inst10\"" {  } { { "ula_1bit.bdf" "inst10" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 360 608 728 488 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363575835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|decoder2_4:inst6 " "Elaborating entity \"decoder2_4\" for hierarchy \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|decoder2_4:inst6\"" {  } { { "ula_1bit.bdf" "inst6" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 408 280 376 536 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363575837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|logic_unit:inst1 " "Elaborating entity \"logic_unit\" for hierarchy \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|logic_unit:inst1\"" {  } { { "ula_1bit.bdf" "inst1" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 192 408 528 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363575838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ula_32bit:inst2\|shifter:inst1 " "Elaborating entity \"shifter\" for hierarchy \"ula_32bit:inst2\|shifter:inst1\"" {  } { { "ula_32bit.bdf" "inst1" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_32bit.bdf" { { 352 1072 1224 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363575964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_REGS BANK_REGS:inst " "Elaborating entity \"BANK_REGS\" for hierarchy \"BANK_REGS:inst\"" {  } { { "DATA_PATH.bdf" "inst" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 128 512 736 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363575967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR BANK_REGS:inst\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"BANK_REGS:inst\|MAR:inst\"" {  } { { "BANK_REGS.bdf" "inst" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -1232 448 696 -1104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363575969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit BANK_REGS:inst\|MAR:inst\|register_32bit:inst " "Elaborating entity \"register_32bit\" for hierarchy \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\"" {  } { { "MAR.bdf" "inst" { Schematic "D:/Backup/AULAS/AOC/MIC-1/MAR.bdf" { { 272 512 776 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363575971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|register_4bit:inst4 " "Elaborating entity \"register_4bit\" for hierarchy \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|register_4bit:inst4\"" {  } { { "register_32bit.bdf" "inst4" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 296 736 920 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363575973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR BANK_REGS:inst\|MBR:inst4 " "Elaborating entity \"MBR\" for hierarchy \"BANK_REGS:inst\|MBR:inst4\"" {  } { { "BANK_REGS.bdf" "inst4" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -760 424 696 -632 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363575982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_EXTENSOR BANK_REGS:inst\|MBR:inst4\|MBR_EXTENSOR:inst44 " "Elaborating entity \"MBR_EXTENSOR\" for hierarchy \"BANK_REGS:inst\|MBR:inst4\|MBR_EXTENSOR:inst44\"" {  } { { "MBR.bdf" "inst44" { Schematic "D:/Backup/AULAS/AOC/MIC-1/MBR.bdf" { { 184 464 704 280 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363575993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR BANK_REGS:inst\|MDR:inst2 " "Elaborating entity \"MDR\" for hierarchy \"BANK_REGS:inst\|MDR:inst2\"" {  } { { "BANK_REGS.bdf" "inst2" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -1064 424 696 -936 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363576004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H BANK_REGS:inst\|H:inst10 " "Elaborating entity \"H\" for hierarchy \"BANK_REGS:inst\|H:inst10\"" {  } { { "BANK_REGS.bdf" "inst10" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { 184 504 696 312 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363576016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC BANK_REGS:inst\|OPC:inst9 " "Elaborating entity \"OPC\" for hierarchy \"BANK_REGS:inst\|OPC:inst9\"" {  } { { "BANK_REGS.bdf" "inst9" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { 24 504 696 152 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363576027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS BANK_REGS:inst\|TOS:inst8 " "Elaborating entity \"TOS\" for hierarchy \"BANK_REGS:inst\|TOS:inst8\"" {  } { { "BANK_REGS.bdf" "inst8" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -144 504 696 -16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363576037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP BANK_REGS:inst\|CPP:inst7 " "Elaborating entity \"CPP\" for hierarchy \"BANK_REGS:inst\|CPP:inst7\"" {  } { { "BANK_REGS.bdf" "inst7" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -288 504 696 -160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363576048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP_initial_address BANK_REGS:inst\|CPP:inst7\|CPP_initial_address:inst5 " "Elaborating entity \"CPP_initial_address\" for hierarchy \"BANK_REGS:inst\|CPP:inst7\|CPP_initial_address:inst5\"" {  } { { "CPP.bdf" "inst5" { Schematic "D:/Backup/AULAS/AOC/MIC-1/CPP.bdf" { { 96 592 728 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363576059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV BANK_REGS:inst\|LV:inst6 " "Elaborating entity \"LV\" for hierarchy \"BANK_REGS:inst\|LV:inst6\"" {  } { { "BANK_REGS.bdf" "inst6" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -440 504 696 -312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363576061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_initial_address BANK_REGS:inst\|LV:inst6\|LV_initial_address:inst5 " "Elaborating entity \"LV_initial_address\" for hierarchy \"BANK_REGS:inst\|LV:inst6\|LV_initial_address:inst5\"" {  } { { "LV.bdf" "inst5" { Schematic "D:/Backup/AULAS/AOC/MIC-1/LV.bdf" { { 248 544 680 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363576071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP BANK_REGS:inst\|SP:inst5 " "Elaborating entity \"SP\" for hierarchy \"BANK_REGS:inst\|SP:inst5\"" {  } { { "BANK_REGS.bdf" "inst5" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -608 504 696 -480 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363576073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC BANK_REGS:inst\|PC:inst3 " "Elaborating entity \"PC\" for hierarchy \"BANK_REGS:inst\|PC:inst3\"" {  } { { "BANK_REGS.bdf" "inst3" { Schematic "D:/Backup/AULAS/AOC/MIC-1/BANK_REGS.bdf" { { -904 424 696 -776 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729363576085 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[31\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[31\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[30\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[30\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[29\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[29\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[28\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[28\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[27\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[27\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[26\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[26\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[25\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[25\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[24\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[24\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[23\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[23\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[22\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[22\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[21\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[21\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[20\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[20\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[19\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[19\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[18\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[18\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[17\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[17\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[16\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[16\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[15\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[15\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[14\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[14\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[13\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[13\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[12\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[12\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[11\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[11\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[10\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[10\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[9\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[9\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[8\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[8\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[7\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[7\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[6\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[6\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[5\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[5\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[4\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[4\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[3\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[3\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[2\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[2\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[1\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[1\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BANK_REGS:inst\|OUT_B\[0\]\" " "Converted tri-state node \"BANK_REGS:inst\|OUT_B\[0\]\" into a selector" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/ula_1bit.bdf" { { 288 208 272 336 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1729363576337 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1729363576337 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[31\] MAR\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[31\]\" to the node \"MAR\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[30\] MAR\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[30\]\" to the node \"MAR\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[29\] MAR\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[29\]\" to the node \"MAR\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[28\] MAR\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[28\]\" to the node \"MAR\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[27\] MAR\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[27\]\" to the node \"MAR\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[26\] MAR\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[26\]\" to the node \"MAR\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[25\] MAR\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[25\]\" to the node \"MAR\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[24\] MAR\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[24\]\" to the node \"MAR\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[23\] MAR\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[23\]\" to the node \"MAR\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[22\] MAR\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[22\]\" to the node \"MAR\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[21\] MAR\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[21\]\" to the node \"MAR\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[20\] MAR\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[20\]\" to the node \"MAR\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[19\] MAR\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[19\]\" to the node \"MAR\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[18\] MAR\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[18\]\" to the node \"MAR\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[17\] MAR\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[17\]\" to the node \"MAR\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[16\] MAR\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[16\]\" to the node \"MAR\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[15\] MAR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[15\]\" to the node \"MAR\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[14\] MAR\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[14\]\" to the node \"MAR\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[13\] MAR\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[13\]\" to the node \"MAR\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[12\] MAR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[12\]\" to the node \"MAR\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[11\] MAR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[11\]\" to the node \"MAR\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[10\] MAR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[10\]\" to the node \"MAR\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[9\] MAR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[9\]\" to the node \"MAR\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[8\] MAR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[8\]\" to the node \"MAR\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[7\] MAR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[7\]\" to the node \"MAR\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[6\] MAR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[6\]\" to the node \"MAR\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[5\] MAR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[5\]\" to the node \"MAR\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[4\] MAR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[4\]\" to the node \"MAR\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[3\] MAR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[3\]\" to the node \"MAR\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[2\] MAR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[2\]\" to the node \"MAR\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[1\] MAR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[1\]\" to the node \"MAR\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[0\] MAR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[0\]\" to the node \"MAR\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[7\] MBR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[7\]\" to the node \"MBR_OUT\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[6\] MBR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[6\]\" to the node \"MBR_OUT\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[5\] MBR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[5\]\" to the node \"MBR_OUT\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[4\] MBR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[4\]\" to the node \"MBR_OUT\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[3\] MBR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[3\]\" to the node \"MBR_OUT\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[2\] MBR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[2\]\" to the node \"MBR_OUT\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[1\] MBR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[1\]\" to the node \"MBR_OUT\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[0\] MBR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[0\]\" to the node \"MBR_OUT\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\] A\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\]\" to the node \"A\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\] B\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\]\" to the node \"B\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\] A\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\]\" to the node \"A\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\] B\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\]\" to the node \"B\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\] A\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\]\" to the node \"A\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\] B\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\]\" to the node \"B\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\] A\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\]\" to the node \"A\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\] B\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\]\" to the node \"B\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\] A\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\]\" to the node \"A\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\] B\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\]\" to the node \"B\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\] A\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\]\" to the node \"A\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\] B\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\]\" to the node \"B\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\] A\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\]\" to the node \"A\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\] B\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\]\" to the node \"B\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\] A\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\]\" to the node \"A\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\] B\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\]\" to the node \"B\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\] A\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\]\" to the node \"A\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\] B\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\]\" to the node \"B\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\] A\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\]\" to the node \"A\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\] B\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\]\" to the node \"B\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\] A\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\]\" to the node \"A\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\] B\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\]\" to the node \"B\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\] A\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\]\" to the node \"A\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\] B\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\]\" to the node \"B\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\] A\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\]\" to the node \"A\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\] B\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\]\" to the node \"B\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\] A\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\]\" to the node \"A\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\] B\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\]\" to the node \"B\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\] A\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\]\" to the node \"A\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\] B\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\]\" to the node \"B\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\] A\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\]\" to the node \"A\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\] B\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\]\" to the node \"B\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\] A\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\]\" to the node \"A\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\] B\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\]\" to the node \"B\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\] A\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\]\" to the node \"A\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\] B\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\]\" to the node \"B\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\] A\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\]\" to the node \"A\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\] B\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\]\" to the node \"B\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\] A\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\]\" to the node \"A\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\] B\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\]\" to the node \"B\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\] A\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\]\" to the node \"A\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\] B\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\]\" to the node \"B\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\] A\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\]\" to the node \"A\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\] B\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\]\" to the node \"B\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\] A\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\]\" to the node \"A\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\] B\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\]\" to the node \"B\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\] A\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\]\" to the node \"A\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\] B\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\]\" to the node \"B\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\] A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\]\" to the node \"A\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\] B\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\]\" to the node \"B\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\] A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\]\" to the node \"A\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\] B\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\]\" to the node \"B\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\] A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\]\" to the node \"A\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\] B\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\]\" to the node \"B\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\] A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\]\" to the node \"A\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\] B\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\]\" to the node \"B\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\] A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\]\" to the node \"A\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\] B\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\]\" to the node \"B\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\] A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\]\" to the node \"A\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\] B\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\]\" to the node \"B\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\] A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\]\" to the node \"A\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\] B\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\]\" to the node \"B\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\] A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\]\" to the node \"A\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\] B\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\]\" to the node \"B\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst4\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst4\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst2\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst2\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst7\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst7\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst8\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst8\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst5\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst5\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\] ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst6\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst6\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst3\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst3\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst4\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst4\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst2\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst2\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst7\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst7\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst8\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst8\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst5\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst5\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\] ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst6\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst6\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst3\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst3\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst4\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst4\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst2\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst2\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst7\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst7\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst8\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst8\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst5\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst5\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\] ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst6\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst6\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst3\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst3\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst4\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst4\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst2\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst2\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst7\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst7\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst8\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst8\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst5\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst5\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\] ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst6\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\]\" to the node \"ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst6\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729363576695 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1729363576695 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "register_4bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_4bit.bdf" { { 200 304 368 280 "inst" "" } } } } { "register_4bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_4bit.bdf" { { 200 616 680 280 "inst3" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1729363576711 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1729363576712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729363577453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729363577453 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[35\] " "No output dependent on input pin \"MIR\[35\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729363577524 "|DATA_PATH|MIR[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[34\] " "No output dependent on input pin \"MIR\[34\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729363577524 "|DATA_PATH|MIR[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[33\] " "No output dependent on input pin \"MIR\[33\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729363577524 "|DATA_PATH|MIR[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[32\] " "No output dependent on input pin \"MIR\[32\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729363577524 "|DATA_PATH|MIR[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[31\] " "No output dependent on input pin \"MIR\[31\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729363577524 "|DATA_PATH|MIR[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[30\] " "No output dependent on input pin \"MIR\[30\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729363577524 "|DATA_PATH|MIR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[29\] " "No output dependent on input pin \"MIR\[29\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729363577524 "|DATA_PATH|MIR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[28\] " "No output dependent on input pin \"MIR\[28\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729363577524 "|DATA_PATH|MIR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[27\] " "No output dependent on input pin \"MIR\[27\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729363577524 "|DATA_PATH|MIR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[26\] " "No output dependent on input pin \"MIR\[26\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729363577524 "|DATA_PATH|MIR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[25\] " "No output dependent on input pin \"MIR\[25\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729363577524 "|DATA_PATH|MIR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[24\] " "No output dependent on input pin \"MIR\[24\]\"" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729363577524 "|DATA_PATH|MIR[24]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1729363577524 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1022 " "Implemented 1022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "78 " "Implemented 78 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729363577525 ""} { "Info" "ICUT_CUT_TM_OPINS" "202 " "Implemented 202 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729363577525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "742 " "Implemented 742 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729363577525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729363577525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 216 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 216 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729363577557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 15:46:17 2024 " "Processing ended: Sat Oct 19 15:46:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729363577557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729363577557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729363577557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729363577557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729363578536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729363578536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 15:46:18 2024 " "Processing started: Sat Oct 19 15:46:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729363578536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729363578536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729363578536 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1729363578612 ""}
{ "Info" "0" "" "Project  = MIC1" {  } {  } 0 0 "Project  = MIC1" 0 0 "Fitter" 0 0 1729363578613 ""}
{ "Info" "0" "" "Revision = MIC1" {  } {  } 0 0 "Revision = MIC1" 0 0 "Fitter" 0 0 1729363578613 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1729363578687 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIC1 EP2C70F896I8 " "Selected device EP2C70F896I8 for design \"MIC1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729363578695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729363578717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729363578717 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729363578774 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729363578781 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F896C8 " "Device EP2C70F896C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1729363579509 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1729363579509 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 1434 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1729363579512 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 1435 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1729363579512 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1729363579512 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1729363579512 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "280 280 " "No exact pin location assignment(s) for 280 pins of 280 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[31\] " "Pin MDR_OUT\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[31] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[30\] " "Pin MDR_OUT\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[30] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[29\] " "Pin MDR_OUT\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[29] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[28\] " "Pin MDR_OUT\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[28] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[27\] " "Pin MDR_OUT\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[27] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[26\] " "Pin MDR_OUT\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[26] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[25\] " "Pin MDR_OUT\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[25] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[24\] " "Pin MDR_OUT\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[24] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[23\] " "Pin MDR_OUT\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[23] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[22\] " "Pin MDR_OUT\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[22] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[21\] " "Pin MDR_OUT\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[21] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[20\] " "Pin MDR_OUT\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[20] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[19\] " "Pin MDR_OUT\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[19] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[18\] " "Pin MDR_OUT\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[18] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[17\] " "Pin MDR_OUT\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[17] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[16\] " "Pin MDR_OUT\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[16] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[15\] " "Pin MDR_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[15] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[14\] " "Pin MDR_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[14] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[13\] " "Pin MDR_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[13] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[12\] " "Pin MDR_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[12] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[11\] " "Pin MDR_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[11] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[10\] " "Pin MDR_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[10] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[9\] " "Pin MDR_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[9] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[8\] " "Pin MDR_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[8] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[7\] " "Pin MDR_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[7] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[6\] " "Pin MDR_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[6] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[5\] " "Pin MDR_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[5] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[4\] " "Pin MDR_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[4] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[3\] " "Pin MDR_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[3] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[2\] " "Pin MDR_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[2] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[1\] " "Pin MDR_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[1] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[0\] " "Pin MDR_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_OUT[0] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 744 924 184 "MDR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N " "Pin N not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { N } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 280 1112 1288 296 "N" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[35\] " "Pin MIR\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[35] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[34\] " "Pin MIR\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[34] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[33\] " "Pin MIR\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[33] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[32\] " "Pin MIR\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[32] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[31\] " "Pin MIR\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[31] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[30\] " "Pin MIR\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[30] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[29\] " "Pin MIR\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[29] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[28\] " "Pin MIR\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[28] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[27\] " "Pin MIR\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[27] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[26\] " "Pin MIR\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[26] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[25\] " "Pin MIR\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[25] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[24\] " "Pin MIR\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[24] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Pin Z not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { Z } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 296 1112 1288 312 "Z" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[31\] " "Pin A\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[31] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[30\] " "Pin A\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[30] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[29\] " "Pin A\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[29] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[28\] " "Pin A\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[28] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[27\] " "Pin A\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[27] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[26\] " "Pin A\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[26] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[25\] " "Pin A\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[25] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[24\] " "Pin A\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[24] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[23\] " "Pin A\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[23] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[22\] " "Pin A\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[22] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[21\] " "Pin A\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[21] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[20\] " "Pin A\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[20] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[19\] " "Pin A\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[19] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[18\] " "Pin A\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[18] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[17\] " "Pin A\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[17] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[16\] " "Pin A\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[16] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[15\] " "Pin A\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[15] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[14\] " "Pin A\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[14] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[13\] " "Pin A\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[13] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[12\] " "Pin A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[12] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Pin A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[11] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Pin A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[10] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Pin A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[9] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Pin A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[8] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[7] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[6] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[5] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[4] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[3] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[2] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[1] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A[0] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 368 856 1032 384 "A" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[31\] " "Pin B\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[31] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[30\] " "Pin B\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[30] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[29\] " "Pin B\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[29] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[28\] " "Pin B\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[28] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[27\] " "Pin B\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[27] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[26\] " "Pin B\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[26] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[25\] " "Pin B\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[25] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[24\] " "Pin B\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[24] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[23\] " "Pin B\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[23] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[22\] " "Pin B\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[22] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[21\] " "Pin B\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[21] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[20\] " "Pin B\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[20] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[19\] " "Pin B\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[19] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[18\] " "Pin B\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[18] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[17\] " "Pin B\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[17] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[16\] " "Pin B\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[16] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[15\] " "Pin B\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[15] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[14\] " "Pin B\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[14] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[13\] " "Pin B\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[13] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[12\] " "Pin B\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[12] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[11\] " "Pin B\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[11] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[10\] " "Pin B\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[10] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[9\] " "Pin B\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[9] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[8\] " "Pin B\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[8] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[7] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[6] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[5] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[4] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[3] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[2] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[1] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { B[0] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 392 856 1032 408 "B" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[31\] " "Pin C\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[31] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[30\] " "Pin C\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[30] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[29\] " "Pin C\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[29] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[28\] " "Pin C\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[28] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[27\] " "Pin C\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[27] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[26\] " "Pin C\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[26] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[25\] " "Pin C\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[25] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[24\] " "Pin C\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[24] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[23\] " "Pin C\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[23] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[22\] " "Pin C\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[22] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[21\] " "Pin C\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[21] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[20\] " "Pin C\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[20] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[19\] " "Pin C\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[19] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[18\] " "Pin C\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[18] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[17\] " "Pin C\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[17] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[16\] " "Pin C\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[16] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[15\] " "Pin C\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[15] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[14\] " "Pin C\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[14] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[13\] " "Pin C\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[13] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[12\] " "Pin C\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[12] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[11\] " "Pin C\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[11] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[10\] " "Pin C\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[10] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[9\] " "Pin C\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[9] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[8\] " "Pin C\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[8] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[7\] " "Pin C\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[7] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[6\] " "Pin C\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[6] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[5\] " "Pin C\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[5] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[4\] " "Pin C\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[4] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[3\] " "Pin C\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[3] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[2\] " "Pin C\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[2] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Pin C\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[1] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Pin C\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C[0] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 416 856 1032 432 "C" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[31\] " "Pin MAR\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[31] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[30\] " "Pin MAR\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[30] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[29\] " "Pin MAR\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[29] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[28\] " "Pin MAR\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[28] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[27\] " "Pin MAR\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[27] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[26\] " "Pin MAR\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[26] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[25\] " "Pin MAR\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[25] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[24\] " "Pin MAR\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[24] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[23\] " "Pin MAR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[23] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[22\] " "Pin MAR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[22] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[21\] " "Pin MAR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[21] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[20\] " "Pin MAR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[20] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[19\] " "Pin MAR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[19] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[18\] " "Pin MAR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[18] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[17\] " "Pin MAR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[17] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[16\] " "Pin MAR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[16] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[15\] " "Pin MAR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[15] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[14\] " "Pin MAR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[14] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[13\] " "Pin MAR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[13] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[12\] " "Pin MAR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[12] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[11\] " "Pin MAR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[11] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[10\] " "Pin MAR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[10] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[9\] " "Pin MAR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[9] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[8\] " "Pin MAR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[8] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[7\] " "Pin MAR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[7] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[6\] " "Pin MAR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[6] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[5\] " "Pin MAR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[5] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[4\] " "Pin MAR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[4] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[3\] " "Pin MAR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[3] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[2\] " "Pin MAR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[2] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[1\] " "Pin MAR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[1] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[0\] " "Pin MAR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MAR[0] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 152 744 920 168 "MAR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[7\] " "Pin MBR_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_OUT[7] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 200 744 920 216 "MBR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[6\] " "Pin MBR_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_OUT[6] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 200 744 920 216 "MBR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[5\] " "Pin MBR_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_OUT[5] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 200 744 920 216 "MBR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[4\] " "Pin MBR_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_OUT[4] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 200 744 920 216 "MBR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[3\] " "Pin MBR_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_OUT[3] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 200 744 920 216 "MBR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[2\] " "Pin MBR_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_OUT[2] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 200 744 920 216 "MBR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[1\] " "Pin MBR_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_OUT[1] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 200 744 920 216 "MBR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[0\] " "Pin MBR_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_OUT[0] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 200 744 920 216 "MBR_OUT" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Pin PC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[31] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Pin PC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[30] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Pin PC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[29] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Pin PC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[28] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Pin PC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[27] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Pin PC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[26] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Pin PC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[25] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Pin PC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[24] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Pin PC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[23] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Pin PC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[22] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Pin PC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[21] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Pin PC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[20] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Pin PC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[19] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Pin PC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[18] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Pin PC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[17] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Pin PC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[16] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Pin PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[15] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Pin PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[14] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Pin PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[13] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Pin PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[12] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Pin PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[11] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Pin PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[10] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Pin PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[9] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Pin PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[8] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 744 920 200 "PC" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[17\] " "Pin MIR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[17] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[19\] " "Pin MIR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[19] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[20\] " "Pin MIR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[20] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[18\] " "Pin MIR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[18] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[3\] " "Pin MIR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[3] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[2\] " "Pin MIR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[2] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[1\] " "Pin MIR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[1] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[0\] " "Pin MIR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[0] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[21\] " "Pin MIR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[21] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[16\] " "Pin MIR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[16] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[22\] " "Pin MIR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[22] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[23\] " "Pin MIR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[23] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD " "Pin LOAD not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { LOAD } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 296 464 184 "LOAD" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_IN\[7\] " "Pin MBR_IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_IN[7] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 248 296 464 264 "MBR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[31\] " "Pin MDR_IN\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[31] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[30\] " "Pin MDR_IN\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[30] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[29\] " "Pin MDR_IN\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[29] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[28\] " "Pin MDR_IN\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[28] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[27\] " "Pin MDR_IN\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[27] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[26\] " "Pin MDR_IN\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[26] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[25\] " "Pin MDR_IN\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[25] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[24\] " "Pin MDR_IN\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[24] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[23\] " "Pin MDR_IN\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[23] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[22\] " "Pin MDR_IN\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[22] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[21\] " "Pin MDR_IN\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[21] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[20\] " "Pin MDR_IN\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[20] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[19\] " "Pin MDR_IN\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[19] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[18\] " "Pin MDR_IN\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[18] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[17\] " "Pin MDR_IN\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[17] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[16\] " "Pin MDR_IN\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[16] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[15\] " "Pin MDR_IN\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[15] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[14\] " "Pin MDR_IN\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[14] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[13\] " "Pin MDR_IN\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[13] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[12\] " "Pin MDR_IN\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[12] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[11\] " "Pin MDR_IN\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[11] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[10\] " "Pin MDR_IN\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[10] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[9\] " "Pin MDR_IN\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[9] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[8\] " "Pin MDR_IN\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[8] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[7\] " "Pin MDR_IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[7] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_IN\[6\] " "Pin MBR_IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_IN[6] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 248 296 464 264 "MBR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[6\] " "Pin MDR_IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[6] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_IN\[5\] " "Pin MBR_IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_IN[5] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 248 296 464 264 "MBR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[5\] " "Pin MDR_IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[5] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_IN\[4\] " "Pin MBR_IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_IN[4] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 248 296 464 264 "MBR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[4\] " "Pin MDR_IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[4] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_IN\[3\] " "Pin MBR_IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_IN[3] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 248 296 464 264 "MBR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[3\] " "Pin MDR_IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[3] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_IN\[2\] " "Pin MBR_IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_IN[2] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 248 296 464 264 "MBR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[2\] " "Pin MDR_IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[2] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_IN\[1\] " "Pin MBR_IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_IN[1] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 248 296 464 264 "MBR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[1\] " "Pin MDR_IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[1] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_IN\[0\] " "Pin MBR_IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MBR_IN[0] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 248 296 464 264 "MBR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_IN\[0\] " "Pin MDR_IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MDR_IN[0] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 232 296 464 248 "MDR_IN" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[6\] " "Pin MIR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[6] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 184 296 464 200 "CLOCK" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[15\] " "Pin MIR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[15] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[13\] " "Pin MIR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[13] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[14\] " "Pin MIR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[14] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[11\] " "Pin MIR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[11] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[12\] " "Pin MIR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[12] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[9\] " "Pin MIR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[9] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[10\] " "Pin MIR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[10] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[8\] " "Pin MIR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[8] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[5\] " "Pin MIR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[5] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[7\] " "Pin MIR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[7] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[4\] " "Pin MIR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MIR[4] } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 216 296 464 232 "MIR" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1729363579657 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1729363579657 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIC1.sdc " "Synopsys Design Constraints File file not found: 'MIC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1729363579773 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1729363579774 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1729363579780 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BANK_REGS:inst\|CPP:inst7\|register_32bit:inst\|inst12  " "Automatically promoted node BANK_REGS:inst\|CPP:inst7\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729363579823 ""}  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 752 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729363579823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst12  " "Automatically promoted node BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729363579823 ""}  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BANK_REGS:inst|H:inst10|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 851 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729363579823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BANK_REGS:inst\|LV:inst6\|register_32bit:inst\|inst12  " "Automatically promoted node BANK_REGS:inst\|LV:inst6\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729363579823 ""}  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 719 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729363579823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst12  " "Automatically promoted node BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729363579823 ""}  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729363579823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst12  " "Automatically promoted node BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729363579823 ""}  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729363579823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst12  " "Automatically promoted node BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729363579823 ""}  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 818 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729363579823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst12  " "Automatically promoted node BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729363579823 ""}  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BANK_REGS:inst|PC:inst3|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729363579823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BANK_REGS:inst\|SP:inst5\|register_32bit:inst\|inst12  " "Automatically promoted node BANK_REGS:inst\|SP:inst5\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729363579823 ""}  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 686 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729363579823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BANK_REGS:inst\|TOS:inst8\|register_32bit:inst\|inst12  " "Automatically promoted node BANK_REGS:inst\|TOS:inst8\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729363579824 ""}  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729363579824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst12  " "Automatically promoted node BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729363579824 ""}  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 903 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729363579824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst12  " "Automatically promoted node BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729363579824 ""}  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 912 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729363579824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LOAD (placed in PIN R29 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node LOAD (placed in PIN R29 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729363579824 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { LOAD } } } { "DATA_PATH.bdf" "" { Schematic "D:/Backup/AULAS/AOC/MIC-1/DATA_PATH.bdf" { { 168 296 464 184 "LOAD" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729363579824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729363579916 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729363579917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729363579918 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729363579919 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729363579920 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1729363579922 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1729363579922 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729363579923 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729363579939 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1729363579941 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729363579941 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "279 unused 3.3V 77 202 0 " "Number of I/O pins in group: 279 (unused VREF, 3.3V VCCIO, 77 input, 202 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1729363579943 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1729363579943 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1729363579943 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1729363579944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1729363579944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1729363579944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1729363579944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 84 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1729363579944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1729363579944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1729363579944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1729363579944 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1729363579944 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1729363579944 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729363580061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729363582273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729363582538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729363582547 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729363585035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729363585036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729363585131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X36_Y13 X47_Y25 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25" {  } { { "loc" "" { Generic "D:/Backup/AULAS/AOC/MIC-1/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} 36 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1729363588444 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729363588444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729363589559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1729363589561 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729363589561 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1729363589581 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729363589585 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "202 " "Found 202 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[31\] 0 " "Pin \"MDR_OUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[30\] 0 " "Pin \"MDR_OUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[29\] 0 " "Pin \"MDR_OUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[28\] 0 " "Pin \"MDR_OUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[27\] 0 " "Pin \"MDR_OUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[26\] 0 " "Pin \"MDR_OUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[25\] 0 " "Pin \"MDR_OUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[24\] 0 " "Pin \"MDR_OUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[23\] 0 " "Pin \"MDR_OUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[22\] 0 " "Pin \"MDR_OUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[21\] 0 " "Pin \"MDR_OUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[20\] 0 " "Pin \"MDR_OUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[19\] 0 " "Pin \"MDR_OUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[18\] 0 " "Pin \"MDR_OUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[17\] 0 " "Pin \"MDR_OUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[16\] 0 " "Pin \"MDR_OUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[15\] 0 " "Pin \"MDR_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[14\] 0 " "Pin \"MDR_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[13\] 0 " "Pin \"MDR_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[12\] 0 " "Pin \"MDR_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[11\] 0 " "Pin \"MDR_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[10\] 0 " "Pin \"MDR_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[9\] 0 " "Pin \"MDR_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[8\] 0 " "Pin \"MDR_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[7\] 0 " "Pin \"MDR_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[6\] 0 " "Pin \"MDR_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[5\] 0 " "Pin \"MDR_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[4\] 0 " "Pin \"MDR_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[3\] 0 " "Pin \"MDR_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[2\] 0 " "Pin \"MDR_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[1\] 0 " "Pin \"MDR_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[0\] 0 " "Pin \"MDR_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N 0 " "Pin \"N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z 0 " "Pin \"Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[31\] 0 " "Pin \"A\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[30\] 0 " "Pin \"A\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[29\] 0 " "Pin \"A\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[28\] 0 " "Pin \"A\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[27\] 0 " "Pin \"A\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[26\] 0 " "Pin \"A\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[25\] 0 " "Pin \"A\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[24\] 0 " "Pin \"A\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[23\] 0 " "Pin \"A\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[22\] 0 " "Pin \"A\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[21\] 0 " "Pin \"A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[20\] 0 " "Pin \"A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[19\] 0 " "Pin \"A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[18\] 0 " "Pin \"A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[17\] 0 " "Pin \"A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[16\] 0 " "Pin \"A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[15\] 0 " "Pin \"A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[14\] 0 " "Pin \"A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[13\] 0 " "Pin \"A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[12\] 0 " "Pin \"A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[11\] 0 " "Pin \"A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[10\] 0 " "Pin \"A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[9\] 0 " "Pin \"A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[8\] 0 " "Pin \"A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[7\] 0 " "Pin \"A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[6\] 0 " "Pin \"A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[5\] 0 " "Pin \"A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[4\] 0 " "Pin \"A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[3\] 0 " "Pin \"A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[2\] 0 " "Pin \"A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[1\] 0 " "Pin \"A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[0\] 0 " "Pin \"A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[31\] 0 " "Pin \"B\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[30\] 0 " "Pin \"B\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[29\] 0 " "Pin \"B\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[28\] 0 " "Pin \"B\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[27\] 0 " "Pin \"B\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[26\] 0 " "Pin \"B\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[25\] 0 " "Pin \"B\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[24\] 0 " "Pin \"B\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[23\] 0 " "Pin \"B\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[22\] 0 " "Pin \"B\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[21\] 0 " "Pin \"B\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[20\] 0 " "Pin \"B\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[19\] 0 " "Pin \"B\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[18\] 0 " "Pin \"B\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[17\] 0 " "Pin \"B\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[16\] 0 " "Pin \"B\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[15\] 0 " "Pin \"B\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[14\] 0 " "Pin \"B\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[13\] 0 " "Pin \"B\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[12\] 0 " "Pin \"B\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[11\] 0 " "Pin \"B\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[10\] 0 " "Pin \"B\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[9\] 0 " "Pin \"B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[8\] 0 " "Pin \"B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[7\] 0 " "Pin \"B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[6\] 0 " "Pin \"B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[5\] 0 " "Pin \"B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[4\] 0 " "Pin \"B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[3\] 0 " "Pin \"B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[2\] 0 " "Pin \"B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[1\] 0 " "Pin \"B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[0\] 0 " "Pin \"B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[31\] 0 " "Pin \"C\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[30\] 0 " "Pin \"C\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[29\] 0 " "Pin \"C\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[28\] 0 " "Pin \"C\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[27\] 0 " "Pin \"C\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[26\] 0 " "Pin \"C\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[25\] 0 " "Pin \"C\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[24\] 0 " "Pin \"C\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[23\] 0 " "Pin \"C\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[22\] 0 " "Pin \"C\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[21\] 0 " "Pin \"C\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[20\] 0 " "Pin \"C\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[19\] 0 " "Pin \"C\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[18\] 0 " "Pin \"C\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[17\] 0 " "Pin \"C\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[16\] 0 " "Pin \"C\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[15\] 0 " "Pin \"C\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[14\] 0 " "Pin \"C\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[13\] 0 " "Pin \"C\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[12\] 0 " "Pin \"C\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[11\] 0 " "Pin \"C\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[10\] 0 " "Pin \"C\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[9\] 0 " "Pin \"C\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[8\] 0 " "Pin \"C\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[7\] 0 " "Pin \"C\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[6\] 0 " "Pin \"C\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[5\] 0 " "Pin \"C\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[4\] 0 " "Pin \"C\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[3\] 0 " "Pin \"C\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[2\] 0 " "Pin \"C\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[1\] 0 " "Pin \"C\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[0\] 0 " "Pin \"C\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[31\] 0 " "Pin \"MAR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[30\] 0 " "Pin \"MAR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[29\] 0 " "Pin \"MAR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[28\] 0 " "Pin \"MAR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[27\] 0 " "Pin \"MAR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[26\] 0 " "Pin \"MAR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[25\] 0 " "Pin \"MAR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[24\] 0 " "Pin \"MAR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[23\] 0 " "Pin \"MAR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[22\] 0 " "Pin \"MAR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[21\] 0 " "Pin \"MAR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[20\] 0 " "Pin \"MAR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[19\] 0 " "Pin \"MAR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[18\] 0 " "Pin \"MAR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[17\] 0 " "Pin \"MAR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[16\] 0 " "Pin \"MAR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[15\] 0 " "Pin \"MAR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[14\] 0 " "Pin \"MAR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[13\] 0 " "Pin \"MAR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[12\] 0 " "Pin \"MAR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[11\] 0 " "Pin \"MAR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[10\] 0 " "Pin \"MAR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[9\] 0 " "Pin \"MAR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[8\] 0 " "Pin \"MAR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[7\] 0 " "Pin \"MAR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[6\] 0 " "Pin \"MAR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[5\] 0 " "Pin \"MAR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[4\] 0 " "Pin \"MAR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[3\] 0 " "Pin \"MAR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[2\] 0 " "Pin \"MAR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[1\] 0 " "Pin \"MAR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[0\] 0 " "Pin \"MAR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[7\] 0 " "Pin \"MBR_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[6\] 0 " "Pin \"MBR_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[5\] 0 " "Pin \"MBR_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[4\] 0 " "Pin \"MBR_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[3\] 0 " "Pin \"MBR_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[2\] 0 " "Pin \"MBR_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[1\] 0 " "Pin \"MBR_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[0\] 0 " "Pin \"MBR_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[31\] 0 " "Pin \"PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[30\] 0 " "Pin \"PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[29\] 0 " "Pin \"PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[28\] 0 " "Pin \"PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[27\] 0 " "Pin \"PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[26\] 0 " "Pin \"PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[25\] 0 " "Pin \"PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[24\] 0 " "Pin \"PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[23\] 0 " "Pin \"PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[22\] 0 " "Pin \"PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[21\] 0 " "Pin \"PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[20\] 0 " "Pin \"PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[19\] 0 " "Pin \"PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[18\] 0 " "Pin \"PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[17\] 0 " "Pin \"PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[16\] 0 " "Pin \"PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1729363589598 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1729363589598 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729363589932 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729363589963 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729363590300 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729363590782 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1729363590987 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Backup/AULAS/AOC/MIC-1/output_files/MIC1.fit.smsg " "Generated suppressed messages file D:/Backup/AULAS/AOC/MIC-1/output_files/MIC1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729363591145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4979 " "Peak virtual memory: 4979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729363591371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 15:46:31 2024 " "Processing ended: Sat Oct 19 15:46:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729363591371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729363591371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729363591371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729363591371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1729363592245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729363592245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 15:46:32 2024 " "Processing started: Sat Oct 19 15:46:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729363592245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1729363592245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1729363592245 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1729363594039 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1729363594119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729363594744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 15:46:34 2024 " "Processing ended: Sat Oct 19 15:46:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729363594744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729363594744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729363594744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1729363594744 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1729363595302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1729363595711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729363595711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 15:46:35 2024 " "Processing started: Sat Oct 19 15:46:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729363595711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729363595711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIC1 -c MIC1 " "Command: quartus_sta MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729363595711 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1729363595793 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729363595938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1729363595967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1729363595967 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIC1.sdc " "Synopsys Design Constraints File file not found: 'MIC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1729363596140 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1729363596140 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596145 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596145 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1729363596150 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1729363596161 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1729363596171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.257 " "Worst-case setup slack is -25.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.257     -4944.447 CLOCK  " "  -25.257     -4944.447 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1729363596173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.848 " "Worst-case hold slack is -0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848        -0.848 CLOCK  " "   -0.848        -0.848 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1729363596178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1729363596184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1729363596186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.777 " "Worst-case minimum pulse width slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777      -455.881 CLOCK  " "   -1.777      -455.881 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1729363596189 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1729363596285 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1729363596287 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1729363596314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.577 " "Worst-case setup slack is -6.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.577     -1207.735 CLOCK  " "   -6.577     -1207.735 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1729363596319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.435 " "Worst-case hold slack is -0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.435        -0.615 CLOCK  " "   -0.435        -0.615 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1729363596336 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1729363596349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1729363596359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -307.222 CLOCK  " "   -1.222      -307.222 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1729363596367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1729363596367 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1729363596545 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1729363596648 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1729363596658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729363596775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 15:46:36 2024 " "Processing ended: Sat Oct 19 15:46:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729363596775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729363596775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729363596775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729363596775 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729363597809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729363597809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 15:46:37 2024 " "Processing started: Sat Oct 19 15:46:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729363597809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729363597809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729363597809 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MIC1.vo\", \"MIC1_fast.vo MIC1_v.sdo MIC1_v_fast.sdo D:/Backup/AULAS/AOC/MIC-1/simulation/modelsim/ simulation " "Generated files \"MIC1.vo\", \"MIC1_fast.vo\", \"MIC1_v.sdo\" and \"MIC1_v_fast.sdo\" in directory \"D:/Backup/AULAS/AOC/MIC-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1729363598497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729363598616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 15:46:38 2024 " "Processing ended: Sat Oct 19 15:46:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729363598616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729363598616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729363598616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729363598616 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 226 s " "Quartus II Full Compilation was successful. 0 errors, 226 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729363599264 ""}
