$date
	Fri Oct 31 00:46:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module call_stack_tb $end
$var wire 10 ! out [9:0] $end
$var parameter 32 " CLOCK_HALF_PERIOD $end
$var parameter 32 # INSTRUCTION_ADDR_SIZE $end
$var parameter 32 $ STACK_PTR_WIDTH $end
$var reg 10 % addr [9:0] $end
$var reg 1 & clk $end
$var reg 1 ' en $end
$var reg 1 ( push $end
$scope module uut $end
$var wire 10 ) addr [9:0] $end
$var wire 1 & clk $end
$var wire 1 ' en $end
$var wire 10 * out [9:0] $end
$var wire 1 ( push $end
$var parameter 32 + INSTRUCTION_ADDR_SIZE $end
$var parameter 32 , STACK_PTR_WIDTH $end
$var reg 6 - stackptr [5:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 ,
b1010 +
b110 $
b1010 #
b1010 "
$end
#0
$dumpvars
b0 /
b1000000 .
b0 -
b0 *
b1000011 )
1(
1'
0&
b1000011 %
b0 !
$end
#10000
b1000011 !
b1000011 *
b1 -
1&
b1 /
#20000
0&
b10 /
b101001 %
b101001 )
#30000
b101001 !
b101001 *
b10 -
1&
b11 /
#40000
0&
b100 /
b101010 %
b101010 )
0'
#50000
1&
b101 /
#60000
0&
b110 /
0(
1'
#70000
b1000011 !
b1000011 *
b1 -
1&
b111 /
#80000
0&
b1000 /
b10101 %
b10101 )
1(
#90000
b10101 !
b10101 *
b10 -
1&
b1001 /
#100000
0&
b1010 /
0(
#110000
b1000011 !
b1000011 *
b1 -
1&
b1011 /
#120000
0&
b1100 /
#130000
b0 !
b0 *
b0 -
1&
b1101 /
#140000
0&
b1110 /
#150000
b111111 -
1&
b1111 /
#160000
0&
b10000 /
#170000
b111110 -
1&
b10001 /
#180000
0&
b10010 /
#190000
b111101 -
1&
b10011 /
#200000
0&
b10100 /
