// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_stream_a_TVALID,
        out_stream_TREADY,
        sub47,
        out_stream_TDATA,
        out_stream_TVALID,
        in_stream_a_TDATA,
        in_stream_a_TREADY,
        sub,
        empty,
        mul_ln101_1,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_d0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_we0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in_stream_a_TVALID;
input   out_stream_TREADY;
input  [31:0] sub47;
output  [63:0] out_stream_TDATA;
output   out_stream_TVALID;
input  [63:0] in_stream_a_TDATA;
output   in_stream_a_TREADY;
input  [31:0] sub;
input  [31:0] empty;
input  [31:0] mul_ln101_1;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0;
output  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0;
output  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0;
output  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0;
output  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0;
output  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0;
output  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0;
output  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0;
output  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0;
output  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0;
output  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_d0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_we0;
output  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_d0;

reg ap_idle;
reg out_stream_TVALID;
reg in_stream_a_TREADY;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0;
reg[15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0;
reg[15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0;
reg[15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0;
reg[15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0;
reg[15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0;
reg[15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0;
reg[15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0;
reg[15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0;
reg[15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0;
reg[15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_d0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_we0;
reg[15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_d0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] icmp_ln104_fu_717_p2;
wire   [0:0] or_ln108_fu_816_p2;
reg    ap_predicate_op40_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] or_ln108_reg_976;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    out_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    in_stream_a_TDATA_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] trunc_ln104_fu_763_p1;
reg   [5:0] trunc_ln104_reg_952;
wire   [0:0] cmp45_fu_771_p2;
reg   [0:0] cmp45_reg_957;
wire   [31:0] zext_ln105_fu_787_p1;
reg   [31:0] zext_ln105_reg_962;
wire   [4:0] trunc_ln105_fu_791_p1;
reg   [4:0] trunc_ln105_reg_967;
reg   [4:0] trunc_ln_reg_972;
reg   [63:0] in_stream_a_read_reg_980;
wire   [15:0] trunc_ln110_fu_822_p1;
reg   [15:0] trunc_ln110_reg_985;
wire   [63:0] zext_ln110_fu_853_p1;
reg   [10:0] j_fu_202;
wire   [10:0] add_ln105_fu_826_p2;
wire    ap_loop_init;
reg   [6:0] i_2_fu_206;
wire   [6:0] select_ln104_1_fu_755_p3;
reg   [16:0] indvar_flatten_fu_210;
wire   [16:0] add_ln104_1_fu_723_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln105_fu_741_p2;
wire   [6:0] add_ln104_fu_735_p2;
wire   [31:0] zext_ln104_fu_767_p1;
wire   [0:0] ult_fu_776_p2;
wire   [10:0] select_ln104_fu_747_p3;
wire   [0:0] icmp_ln108_fu_805_p2;
wire   [0:0] xor_ln108_fu_810_p2;
wire   [0:0] rev_fu_781_p2;
wire   [10:0] tmp_3_fu_847_p3;
wire   [0:0] icmp_ln112_fu_889_p2;
wire   [0:0] valOut_last_fu_893_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_862;
reg    ap_condition_865;
reg    ap_condition_868;
reg    ap_condition_871;
reg    ap_condition_874;
reg    ap_condition_877;
reg    ap_condition_880;
reg    ap_condition_883;
reg    ap_condition_886;
reg    ap_condition_889;
reg    ap_condition_893;
reg    ap_condition_896;
reg    ap_condition_899;
reg    ap_condition_902;
reg    ap_condition_905;
reg    ap_condition_908;
reg    ap_condition_911;
reg    ap_condition_914;
reg    ap_condition_917;
reg    ap_condition_920;
reg    ap_condition_923;
reg    ap_condition_926;
reg    ap_condition_929;
reg    ap_condition_932;
reg    ap_condition_935;
reg    ap_condition_938;
reg    ap_condition_941;
reg    ap_condition_944;
reg    ap_condition_947;
reg    ap_condition_950;
reg    ap_condition_953;
reg    ap_condition_956;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 j_fu_202 = 11'd0;
#0 i_2_fu_206 = 7'd0;
#0 indvar_flatten_fu_210 = 17'd0;
#0 ap_done_reg = 1'b0;
end

FC_CIF_0_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_2_fu_206 <= 7'd0;
        end else if (((icmp_ln104_fu_717_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_2_fu_206 <= select_ln104_1_fu_755_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_210 <= 17'd0;
        end else if (((icmp_ln104_fu_717_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_210 <= add_ln104_1_fu_723_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_202 <= 11'd0;
        end else if (((icmp_ln104_fu_717_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            j_fu_202 <= add_ln105_fu_826_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp45_reg_957 <= cmp45_fu_771_p2;
        in_stream_a_read_reg_980 <= in_stream_a_TDATA;
        or_ln108_reg_976 <= or_ln108_fu_816_p2;
        trunc_ln104_reg_952 <= trunc_ln104_fu_763_p1;
        trunc_ln105_reg_967 <= trunc_ln105_fu_791_p1;
        trunc_ln110_reg_985 <= trunc_ln110_fu_822_p1;
        trunc_ln_reg_972 <= {{select_ln104_fu_747_p3[9:5]}};
        zext_ln105_reg_962[10 : 0] <= zext_ln105_fu_787_p1[10 : 0];
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_862)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 = trunc_ln110_reg_985;
        end else begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_865)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 = trunc_ln110_reg_985;
        end else begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_868)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 = trunc_ln110_reg_985;
        end else begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_871)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 = trunc_ln110_reg_985;
        end else begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_874)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 = trunc_ln110_reg_985;
        end else begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_877)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 = trunc_ln110_reg_985;
        end else begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_880)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 = trunc_ln110_reg_985;
        end else begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 = trunc_ln110_reg_985;
        end else begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_886)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 = trunc_ln110_reg_985;
        end else begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_889)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 = trunc_ln110_reg_985;
        end else begin
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln104_fu_717_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op40_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_a_TDATA_blk_n = in_stream_a_TVALID;
    end else begin
        in_stream_a_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op40_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_a_TREADY = 1'b1;
    end else begin
        in_stream_a_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_stream_TVALID = 1'b1;
    end else begin
        out_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_896)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_902)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_905)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_908)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd16) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd16) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_911)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd16) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd16) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd17) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd17) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_914)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd17) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd17) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd18) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd18) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_917)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd18) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd18) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd19) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd19) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_920)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd19) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd19) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd20) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd20) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_923)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd20) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd20) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd21) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd21) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_926)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd21) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd21) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd22) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd22) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_929)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd22) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd22) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd23) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd23) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_932)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd23) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd23) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd24) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd24) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_935)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd24) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd24) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd25) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd25) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_938)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd25) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd25) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd26) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd26) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_941)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd26) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd26) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd27) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd27) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_944)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd27) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd27) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd28) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd28) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_947)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd28) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd28) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd29) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd29) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_950)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd29) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd29) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd30) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd30) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_953)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd30) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd30) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd31) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd31) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_956)) begin
        if ((or_ln108_reg_976 == 1'd1)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_d0 = 16'd0;
        end else if ((or_ln108_reg_976 == 1'd0)) begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_d0 = trunc_ln110_reg_985;
        end else begin
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_976 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd31) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_ln108_reg_976 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_972 == 5'd31) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 = zext_ln110_fu_853_p1;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 = zext_ln110_fu_853_p1;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 = zext_ln110_fu_853_p1;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 = zext_ln110_fu_853_p1;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 = zext_ln110_fu_853_p1;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 = zext_ln110_fu_853_p1;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 = zext_ln110_fu_853_p1;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 = zext_ln110_fu_853_p1;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 = zext_ln110_fu_853_p1;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 = zext_ln110_fu_853_p1;

assign add_ln104_1_fu_723_p2 = (indvar_flatten_fu_210 + 17'd1);

assign add_ln104_fu_735_p2 = (i_2_fu_206 + 7'd1);

assign add_ln105_fu_826_p2 = (select_ln104_fu_747_p3 + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | (1'b1 == ap_block_state3_pp0_stage0_iter2))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | (1'b1 == ap_block_state3_pp0_stage0_iter2))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op40_read_state2 == 1'b1) & (in_stream_a_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = ((or_ln108_reg_976 == 1'd0) & (out_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((or_ln108_reg_976 == 1'd0) & (out_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_862 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd1) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_865 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd2) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_868 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd3) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_871 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd4) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_874 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd5) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_877 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd6) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_880 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd7) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_883 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd8) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_886 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd9) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_889 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_893 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd10) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_896 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd11) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_899 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd12) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_902 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd13) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_905 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd14) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_908 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd15) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_911 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd16) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_914 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd17) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_917 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd18) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_920 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd19) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_923 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd20) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_926 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd21) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_929 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd22) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_932 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd23) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_935 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd24) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_938 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd25) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_941 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd26) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_944 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd27) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_947 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd28) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_950 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd29) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_953 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd30) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_956 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_972 == 5'd31) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

always @ (*) begin
    ap_predicate_op40_read_state2 = ((or_ln108_fu_816_p2 == 1'd0) & (icmp_ln104_fu_717_p2 == 1'd0));
end

assign cmp45_fu_771_p2 = ((zext_ln104_fu_767_p1 == sub) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_717_p2 = ((indvar_flatten_fu_210 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_741_p2 = ((j_fu_202 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_805_p2 = ((zext_ln105_fu_787_p1 < mul_ln101_1) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_889_p2 = ((zext_ln105_reg_962 == sub47) ? 1'b1 : 1'b0);

assign or_ln108_fu_816_p2 = (xor_ln108_fu_810_p2 | rev_fu_781_p2);

assign out_stream_TDATA = {in_stream_a_read_reg_980[64 - 1:33], |(valOut_last_fu_893_p2), in_stream_a_read_reg_980[31:0]};

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_address0 = zext_ln110_fu_853_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_address0 = zext_ln110_fu_853_p1;

assign rev_fu_781_p2 = (ult_fu_776_p2 ^ 1'd1);

assign select_ln104_1_fu_755_p3 = ((icmp_ln105_fu_741_p2[0:0] == 1'b1) ? add_ln104_fu_735_p2 : i_2_fu_206);

assign select_ln104_fu_747_p3 = ((icmp_ln105_fu_741_p2[0:0] == 1'b1) ? 11'd0 : j_fu_202);

assign tmp_3_fu_847_p3 = {{trunc_ln104_reg_952}, {trunc_ln105_reg_967}};

assign trunc_ln104_fu_763_p1 = select_ln104_1_fu_755_p3[5:0];

assign trunc_ln105_fu_791_p1 = select_ln104_fu_747_p3[4:0];

assign trunc_ln110_fu_822_p1 = in_stream_a_TDATA[15:0];

assign ult_fu_776_p2 = ((zext_ln104_fu_767_p1 < empty) ? 1'b1 : 1'b0);

assign valOut_last_fu_893_p2 = (icmp_ln112_fu_889_p2 & cmp45_reg_957);

assign xor_ln108_fu_810_p2 = (icmp_ln108_fu_805_p2 ^ 1'd1);

assign zext_ln104_fu_767_p1 = select_ln104_1_fu_755_p3;

assign zext_ln105_fu_787_p1 = select_ln104_fu_747_p3;

assign zext_ln110_fu_853_p1 = tmp_3_fu_847_p3;

always @ (posedge ap_clk) begin
    zext_ln105_reg_962[31:11] <= 21'b000000000000000000000;
end

endmodule //FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2
