Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Xilinx/Projects/Lab3Assignment2/Bit20CLATest_isim_beh.exe -prj C:/Xilinx/Projects/Lab3Assignment2/Bit20CLATest_beh.prj work.Bit20CLATest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/Projects/Lab3Assignment2/Bit5CLAAdderL.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab3Assignment2/Bit5CLAAdder.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab3Assignment2/Bit20CLAAdder.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab3Assignment2/Bit20CLATest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Bit5CLAAdder
Compiling module Bit5CLAAdderL
Compiling module Bit20CLAAdder
Compiling module Bit20CLATest
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable C:/Xilinx/Projects/Lab3Assignment2/Bit20CLATest_isim_beh.exe
Fuse Memory Usage: 29176 KB
Fuse CPU Usage: 374 ms
