ADD r1 r2 r3
ADC r1 r2 r3
MUL r4 r3 r1 r2
SUB r2 r5 r6
AND r4 r2 r3
