Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri May 14 20:55:19 2021
| Host         : donovan-FR running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bram_loader_control_sets_placed.rpt
| Design       : bram_loader
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           12 |
| Yes          | No                    | No                     |              19 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                           | sender/TxD_i_1_n_0              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | rx/bitcounter             | rx/bitcounter[3]_i_1_n_0        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | sender/bitcounter         | sender/bitcounter[3]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                           | rx/SR[0]                        |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | increment_addr            | rx/SR[0]                        |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | rx/E[0]                   | rx/SR[0]                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | rx/E[1]                   | rx/SR[0]                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_send_byte[7]_i_1_n_0 | rx/SR[0]                        |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | inc_read_addr__0          | rx/SR[0]                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rx/rxshiftreg_1           |                                 |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | tx_button/sel             | tx_button/clear                 |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | sender/rightshiftreg      |                                 |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG |                           | rx/counter[0]_i_1_n_0           |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                           | sender/counter[0]_i_1__0_n_0    |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                           |                                 |                7 |             20 |         2.86 |
+----------------+---------------------------+---------------------------------+------------------+----------------+--------------+


