library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
  
entity baudrategen is
    Port ( baudrate: in std_logic; 
           clk: in std_logic; 
           tx_complete: out std_logic
           --counter: out std_logic 
     );
end baudrategen;

architecture Behavioral of counter is
signal counter_up: integer ;
begin
-- up counter
process(clk, baudrate)
begin
if(rising_edge(baudrate)) then
        tx_complete=0;
        counter_up <= counter_up + 1;

end if;

if(counter_up =10)then
    --counter_up=0;
    tx_complete='1';
end if;


end process;
 --counters <= counter_up;

end Behavioral;