

================================================================
== Vitis HLS Report for 'keccak_absorb_once_hls_Pipeline_init_state'
================================================================
* Date:           Tue Aug  5 17:14:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_256_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynq
* Target device:  xa7z010-clg400-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.171 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       27|       27|  0.270 us|  0.270 us|   26|   26|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_state  |       25|       25|         1|          1|          1|    25|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.17>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../fips202.c:268]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln268 = store i5 0, i5 %i" [../fips202.c:268]   --->   Operation 7 'store' 'store_ln268' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %phi_mul"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %phi_urem"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_urem_load = load i5 %phi_urem" [../fips202.c:268]   --->   Operation 11 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [../fips202.c:268]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.78ns)   --->   "%icmp_ln268 = icmp_eq  i5 %i_1, i5 25" [../fips202.c:268]   --->   Operation 13 'icmp' 'icmp_ln268' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.78ns)   --->   "%add_ln268 = add i5 %i_1, i5 1" [../fips202.c:268]   --->   Operation 14 'add' 'add_ln268' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %icmp_ln268, void %for.inc.split, void %absorb_blocks.exitStub" [../fips202.c:268]   --->   Operation 15 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%phi_mul_load = load i11 %phi_mul" [../fips202.c:268]   --->   Operation 16 'load' 'phi_mul_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln269 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../fips202.c:269]   --->   Operation 17 'specpipeline' 'specpipeline_ln269' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln268 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [../fips202.c:268]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln268 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../fips202.c:268]   --->   Operation 19 'specloopname' 'specloopname_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.63ns)   --->   "%add_ln268_1 = add i11 %phi_mul_load, i11 52" [../fips202.c:268]   --->   Operation 20 'add' 'add_ln268_1' <Predicate = (!icmp_ln268)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %phi_mul_load, i32 8, i32 10" [../fips202.c:268]   --->   Operation 21 'partselect' 'tmp' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i3 %tmp" [../fips202.c:268]   --->   Operation 22 'zext' 'zext_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i5 %phi_urem_load" [../fips202.c:268]   --->   Operation 23 'trunc' 'trunc_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%s_0_addr = getelementptr i64 %s_0, i64 0, i64 %zext_ln268" [../fips202.c:270]   --->   Operation 24 'getelementptr' 's_0_addr' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%s_1_addr = getelementptr i64 %s_1, i64 0, i64 %zext_ln268" [../fips202.c:270]   --->   Operation 25 'getelementptr' 's_1_addr' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%s_2_addr = getelementptr i64 %s_2, i64 0, i64 %zext_ln268" [../fips202.c:270]   --->   Operation 26 'getelementptr' 's_2_addr' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%s_3_addr = getelementptr i64 %s_3, i64 0, i64 %zext_ln268" [../fips202.c:270]   --->   Operation 27 'getelementptr' 's_3_addr' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%s_4_addr = getelementptr i64 %s_4, i64 0, i64 %zext_ln268" [../fips202.c:270]   --->   Operation 28 'getelementptr' 's_4_addr' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.65ns)   --->   "%switch_ln270 = switch i3 %trunc_ln268, void %arrayidx1.case.4, i3 0, void %arrayidx1.case.0, i3 1, void %arrayidx1.case.1, i3 2, void %arrayidx1.case.2, i3 3, void %arrayidx1.case.3" [../fips202.c:270]   --->   Operation 29 'switch' 'switch_ln270' <Predicate = (!icmp_ln268)> <Delay = 1.65>
ST_1 : Operation 30 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln270 = store i64 0, i3 %s_3_addr" [../fips202.c:270]   --->   Operation 30 'store' 'store_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln270 = br void %arrayidx1.exit" [../fips202.c:270]   --->   Operation 31 'br' 'br_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 3)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln270 = store i64 0, i3 %s_2_addr" [../fips202.c:270]   --->   Operation 32 'store' 'store_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln270 = br void %arrayidx1.exit" [../fips202.c:270]   --->   Operation 33 'br' 'br_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln270 = store i64 0, i3 %s_1_addr" [../fips202.c:270]   --->   Operation 34 'store' 'store_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln270 = br void %arrayidx1.exit" [../fips202.c:270]   --->   Operation 35 'br' 'br_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln270 = store i64 0, i3 %s_0_addr" [../fips202.c:270]   --->   Operation 36 'store' 'store_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln270 = br void %arrayidx1.exit" [../fips202.c:270]   --->   Operation 37 'br' 'br_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 0)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln270 = store i64 0, i3 %s_4_addr" [../fips202.c:270]   --->   Operation 38 'store' 'store_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 != 0 & trunc_ln268 != 1 & trunc_ln268 != 2 & trunc_ln268 != 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln270 = br void %arrayidx1.exit" [../fips202.c:270]   --->   Operation 39 'br' 'br_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 != 0 & trunc_ln268 != 1 & trunc_ln268 != 2 & trunc_ln268 != 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.78ns)   --->   "%add_ln268_2 = add i5 %phi_urem_load, i5 1" [../fips202.c:268]   --->   Operation 40 'add' 'add_ln268_2' <Predicate = (!icmp_ln268)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.78ns)   --->   "%icmp_ln268_1 = icmp_eq  i5 %phi_urem_load, i5 4" [../fips202.c:268]   --->   Operation 41 'icmp' 'icmp_ln268_1' <Predicate = (!icmp_ln268)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.21ns)   --->   "%select_ln268 = select i1 %icmp_ln268_1, i5 0, i5 %add_ln268_2" [../fips202.c:268]   --->   Operation 42 'select' 'select_ln268' <Predicate = (!icmp_ln268)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln268 = store i5 %add_ln268, i5 %i" [../fips202.c:268]   --->   Operation 43 'store' 'store_ln268' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln268 = store i11 %add_ln268_1, i11 %phi_mul" [../fips202.c:268]   --->   Operation 44 'store' 'store_ln268' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln268 = store i5 %select_ln268, i5 %phi_urem" [../fips202.c:268]   --->   Operation 45 'store' 'store_ln268' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln268 = br void %for.inc" [../fips202.c:268]   --->   Operation 46 'br' 'br_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln268)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.171ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'phi_urem' [11]  (1.588 ns)
	'load' operation 5 bit ('phi_urem_load', ../fips202.c:268) on local variable 'phi_urem' [14]  (0.000 ns)
	'add' operation 5 bit ('add_ln268_2', ../fips202.c:268) [50]  (1.780 ns)
	'select' operation 5 bit ('select_ln268', ../fips202.c:268) [52]  (1.215 ns)
	'store' operation 0 bit ('store_ln268', ../fips202.c:268) of variable 'select_ln268', ../fips202.c:268 on local variable 'phi_urem' [55]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
