#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c1d8ea3380 .scope module, "sender" "sender" 2 23;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "WRITE";
    .port_info 3 /INPUT 1 "TE";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 1 "MOSI";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
o000001c1d8ed2e98 .functor BUFZ 1, C4<z>; HiZ drive
L_000001c1d8fe8de0 .functor NOT 1, o000001c1d8ed2e98, C4<0>, C4<0>, C4<0>;
o000001c1d8ed2d78 .functor BUFZ 1, C4<z>; HiZ drive
o000001c1d8ed2e68 .functor BUFZ 1, C4<z>; HiZ drive
L_000001c1d8fe8ad0 .functor AND 1, o000001c1d8ed2d78, o000001c1d8ed2e68, C4<1>, C4<1>;
L_000001c1d8fe8360 .functor NOT 1, L_000001c1d8f2e7a0, C4<0>, C4<0>, C4<0>;
L_000001c1d8fe8a60 .functor AND 1, L_000001c1d8fe8ad0, L_000001c1d8fe8360, C4<1>, C4<1>;
v000001c1d8f26be0_0 .net "CLK", 0 0, o000001c1d8ed2d78;  0 drivers
o000001c1d8ed1158 .functor BUFZ 1, C4<z>; HiZ drive
v000001c1d8f26c80_0 .net "CLR", 0 0, o000001c1d8ed1158;  0 drivers
v000001c1d8f26d20_0 .var "COUNT_SENT", 2 0;
o000001c1d8ed2c28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001c1d8f2a590_0 .net "DATA", 7 0, o000001c1d8ed2c28;  0 drivers
v000001c1d8f2a450_0 .net "EMPTY_STATE", 0 0, L_000001c1d8f2e7a0;  1 drivers
v000001c1d8f2a4f0_0 .net "FULL_STATE", 0 0, L_000001c1d8f2d260;  1 drivers
v000001c1d8f29730_0 .net "MOSI", 0 0, L_000001c1d8f2e0c0;  1 drivers
v000001c1d8f294b0_0 .net "P_DATA_OUT", 7 0, L_000001c1d8f2e020;  1 drivers
v000001c1d8f28ab0_0 .net "SHIFT_REGISTER_CLK", 0 0, L_000001c1d8fe8a60;  1 drivers
v000001c1d8f29230_0 .net "TE", 0 0, o000001c1d8ed2e68;  0 drivers
v000001c1d8f29eb0_0 .net "WRITE", 0 0, o000001c1d8ed2e98;  0 drivers
L_000001c1d8fa01f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c1d8f2a270_0 .net/2u *"_ivl_12", 2 0, L_000001c1d8fa01f0;  1 drivers
v000001c1d8f2a6d0_0 .net *"_ivl_14", 0 0, L_000001c1d8f2d3a0;  1 drivers
L_000001c1d8fa0238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c1d8f28c90_0 .net/2u *"_ivl_16", 0 0, L_000001c1d8fa0238;  1 drivers
L_000001c1d8fa0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1d8f29050_0 .net/2u *"_ivl_18", 0 0, L_000001c1d8fa0280;  1 drivers
L_000001c1d8fa02c8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v000001c1d8f299b0_0 .net/2u *"_ivl_22", 2 0, L_000001c1d8fa02c8;  1 drivers
v000001c1d8f2a130_0 .net *"_ivl_24", 0 0, L_000001c1d8f2c9a0;  1 drivers
L_000001c1d8fa0310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c1d8f29a50_0 .net/2u *"_ivl_26", 0 0, L_000001c1d8fa0310;  1 drivers
L_000001c1d8fa0358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1d8f28dd0_0 .net/2u *"_ivl_28", 0 0, L_000001c1d8fa0358;  1 drivers
v000001c1d8f2a310_0 .net *"_ivl_4", 0 0, L_000001c1d8fe8ad0;  1 drivers
v000001c1d8f29af0_0 .net *"_ivl_6", 0 0, L_000001c1d8fe8360;  1 drivers
E_000001c1d8ec8110/0 .event anyedge, v000001c1d8ecf350_0, v000001c1d8f29eb0_0;
E_000001c1d8ec8110/1 .event posedge, v000001c1d8ece9f0_0;
E_000001c1d8ec8110 .event/or E_000001c1d8ec8110/0, E_000001c1d8ec8110/1;
L_000001c1d8f2e0c0 .part L_000001c1d8f2e020, 7, 1;
L_000001c1d8f2d3a0 .cmp/eq 3, v000001c1d8f26d20_0, L_000001c1d8fa01f0;
L_000001c1d8f2e7a0 .functor MUXZ 1, L_000001c1d8fa0280, L_000001c1d8fa0238, L_000001c1d8f2d3a0, C4<>;
L_000001c1d8f2c9a0 .cmp/eq 3, v000001c1d8f26d20_0, L_000001c1d8fa02c8;
L_000001c1d8f2d260 .functor MUXZ 1, L_000001c1d8fa0358, L_000001c1d8fa0310, L_000001c1d8f2c9a0, C4<>;
S_000001c1d8ea3510 .scope module, "shift_register_sender" "SHIFT_REGISTER_8BIT" 2 41, 3 17 0, S_000001c1d8ea3380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "DATA_OUT";
v000001c1d8f28440_0 .net "CLK", 0 0, L_000001c1d8fe8a60;  alias, 1 drivers
v000001c1d8f27ea0_0 .net "CLR", 0 0, o000001c1d8ed1158;  alias, 0 drivers
v000001c1d8f26960_0 .net "DATA_OUT", 7 0, L_000001c1d8f2e020;  alias, 1 drivers
v000001c1d8f27f40_0 .net "P_DATA_IN", 7 0, o000001c1d8ed2c28;  alias, 0 drivers
v000001c1d8f27fe0_0 .net "SH_LD", 0 0, L_000001c1d8fe8de0;  1 drivers
L_000001c1d8fa01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c1d8f26a00_0 .net "S_DATA_IN", 0 0, L_000001c1d8fa01a8;  1 drivers
L_000001c1d8f2d760 .part o000001c1d8ed2c28, 4, 4;
L_000001c1d8f2e340 .part L_000001c1d8f2e020, 3, 1;
L_000001c1d8f2e660 .part o000001c1d8ed2c28, 0, 4;
L_000001c1d8f2e020 .concat8 [ 4 4 0 0], L_000001c1d8f2e5c0, L_000001c1d8f28b50;
S_000001c1d8e62da0 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 3 33, 4 17 0, S_000001c1d8ea3510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "DATA_OUT";
L_000001c1d8eca3e0 .functor NOT 1, L_000001c1d8fe8de0, C4<0>, C4<0>, C4<0>;
L_000001c1d8eca8b0 .functor NOT 1, o000001c1d8ed1158, C4<0>, C4<0>, C4<0>;
L_000001c1d8eca450 .functor AND 1, L_000001c1d8eca3e0, L_000001c1d8f2dd00, C4<1>, C4<1>;
L_000001c1d8ec9f80 .functor NOR 1, L_000001c1d8fe8de0, L_000001c1d8f2d580, C4<0>, C4<0>;
L_000001c1d8eca920 .functor AND 1, L_000001c1d8eca3e0, L_000001c1d8f2d6c0, C4<1>, C4<1>;
L_000001c1d8eca370 .functor NOR 1, L_000001c1d8fe8de0, L_000001c1d8f2cc20, C4<0>, C4<0>;
L_000001c1d8eca4c0 .functor AND 1, L_000001c1d8eca3e0, L_000001c1d8f2d800, C4<1>, C4<1>;
L_000001c1d8eca530 .functor NOR 1, L_000001c1d8fe8de0, L_000001c1d8f2d940, C4<0>, C4<0>;
L_000001c1d8eca5a0 .functor AND 1, L_000001c1d8eca3e0, L_000001c1d8f2da80, C4<1>, C4<1>;
L_000001c1d8eca7d0 .functor NOR 1, L_000001c1d8fe8de0, L_000001c1d8f2d9e0, C4<0>, C4<0>;
L_000001c1d8fe8210 .functor AND 1, L_000001c1d8f2dc60, L_000001c1d8eca8b0, C4<1>, C4<1>;
L_000001c1d8fe8280 .functor OR 1, L_000001c1d8f2cea0, o000001c1d8ed1158, C4<0>, C4<0>;
L_000001c1d8fe8910 .functor AND 1, L_000001c1d8f2dbc0, L_000001c1d8eca8b0, C4<1>, C4<1>;
L_000001c1d8fe8980 .functor OR 1, L_000001c1d8f2ccc0, o000001c1d8ed1158, C4<0>, C4<0>;
L_000001c1d8fe8c20 .functor AND 1, L_000001c1d8f2de40, L_000001c1d8eca8b0, C4<1>, C4<1>;
L_000001c1d8fe89f0 .functor OR 1, L_000001c1d8f2d1c0, o000001c1d8ed1158, C4<0>, C4<0>;
L_000001c1d8fe8750 .functor AND 1, L_000001c1d8f2e520, L_000001c1d8eca8b0, C4<1>, C4<1>;
L_000001c1d8fe82f0 .functor OR 1, L_000001c1d8f2dee0, o000001c1d8ed1158, C4<0>, C4<0>;
v000001c1d8ece950_0 .net "CLK", 0 0, L_000001c1d8fe8a60;  alias, 1 drivers
v000001c1d8ecf350_0 .net "CLR", 0 0, o000001c1d8ed1158;  alias, 0 drivers
v000001c1d8ecf530_0 .net "DATA_OUT", 3 0, L_000001c1d8f2e5c0;  1 drivers
v000001c1d8ecdcd0_0 .net "D_CLR", 3 0, L_000001c1d8f2cfe0;  1 drivers
v000001c1d8ecd9b0_0 .net "D_DATA", 3 0, L_000001c1d8f2d080;  1 drivers
v000001c1d8ecebd0_0 .net "D_PRE", 3 0, L_000001c1d8f2e3e0;  1 drivers
v000001c1d8ecf2b0_0 .net "P_DATA_IN", 3 0, L_000001c1d8f2e660;  1 drivers
v000001c1d8ecec70_0 .net "SH_LD", 0 0, L_000001c1d8fe8de0;  alias, 1 drivers
v000001c1d8ece1d0_0 .net "S_CLR", 3 0, L_000001c1d8f2dda0;  1 drivers
v000001c1d8ecde10_0 .net "S_DATA_IN", 0 0, L_000001c1d8fa01a8;  alias, 1 drivers
v000001c1d8ecd730_0 .net "S_PRE", 3 0, L_000001c1d8f2c900;  1 drivers
v000001c1d8ecdf50_0 .net *"_ivl_101", 0 0, L_000001c1d8fe89f0;  1 drivers
v000001c1d8ecdaf0_0 .net *"_ivl_104", 0 0, L_000001c1d8f2d1c0;  1 drivers
v000001c1d8eced10_0 .net *"_ivl_106", 0 0, L_000001c1d8fe8750;  1 drivers
v000001c1d8ece130_0 .net *"_ivl_110", 0 0, L_000001c1d8f2e520;  1 drivers
v000001c1d8ece450_0 .net *"_ivl_112", 0 0, L_000001c1d8fe82f0;  1 drivers
v000001c1d8ecee50_0 .net *"_ivl_116", 0 0, L_000001c1d8f2dee0;  1 drivers
v000001c1d8ece590_0 .net *"_ivl_117", 31 0, L_000001c1d8f2df80;  1 drivers
L_000001c1d8fa0118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1d8ecf3f0_0 .net *"_ivl_120", 30 0, L_000001c1d8fa0118;  1 drivers
L_000001c1d8fa0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1d8ecf490_0 .net/2u *"_ivl_121", 31 0, L_000001c1d8fa0160;  1 drivers
v000001c1d8ece630_0 .net *"_ivl_123", 0 0, L_000001c1d8f2cd60;  1 drivers
o000001c1d8ed14e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000001c1d8ecd690_0 name=_ivl_125
v000001c1d8eceef0_0 .net *"_ivl_34", 0 0, L_000001c1d8eca450;  1 drivers
v000001c1d8ecef90_0 .net *"_ivl_37", 0 0, L_000001c1d8f2dd00;  1 drivers
v000001c1d8ecd7d0_0 .net *"_ivl_39", 0 0, L_000001c1d8ec9f80;  1 drivers
v000001c1d8ecda50_0 .net *"_ivl_42", 0 0, L_000001c1d8f2d580;  1 drivers
v000001c1d8ecd870_0 .net *"_ivl_44", 0 0, L_000001c1d8eca920;  1 drivers
v000001c1d8eafa90_0 .net *"_ivl_47", 0 0, L_000001c1d8f2d6c0;  1 drivers
v000001c1d8ec0100_0 .net *"_ivl_49", 0 0, L_000001c1d8eca370;  1 drivers
v000001c1d8f230a0_0 .net *"_ivl_52", 0 0, L_000001c1d8f2cc20;  1 drivers
v000001c1d8f22ba0_0 .net *"_ivl_54", 0 0, L_000001c1d8eca4c0;  1 drivers
v000001c1d8f24a40_0 .net *"_ivl_57", 0 0, L_000001c1d8f2d800;  1 drivers
v000001c1d8f22f60_0 .net *"_ivl_59", 0 0, L_000001c1d8eca530;  1 drivers
v000001c1d8f233c0_0 .net *"_ivl_62", 0 0, L_000001c1d8f2d940;  1 drivers
v000001c1d8f244a0_0 .net *"_ivl_64", 0 0, L_000001c1d8eca5a0;  1 drivers
v000001c1d8f24400_0 .net *"_ivl_68", 0 0, L_000001c1d8f2da80;  1 drivers
v000001c1d8f23500_0 .net *"_ivl_70", 0 0, L_000001c1d8eca7d0;  1 drivers
v000001c1d8f24680_0 .net *"_ivl_74", 0 0, L_000001c1d8f2d9e0;  1 drivers
v000001c1d8f22c40_0 .net *"_ivl_76", 0 0, L_000001c1d8fe8210;  1 drivers
v000001c1d8f24720_0 .net *"_ivl_79", 0 0, L_000001c1d8f2dc60;  1 drivers
v000001c1d8f23280_0 .net *"_ivl_81", 0 0, L_000001c1d8fe8280;  1 drivers
v000001c1d8f22ce0_0 .net *"_ivl_84", 0 0, L_000001c1d8f2cea0;  1 drivers
v000001c1d8f23f00_0 .net *"_ivl_86", 0 0, L_000001c1d8fe8910;  1 drivers
v000001c1d8f247c0_0 .net *"_ivl_89", 0 0, L_000001c1d8f2dbc0;  1 drivers
v000001c1d8f236e0_0 .net *"_ivl_91", 0 0, L_000001c1d8fe8980;  1 drivers
v000001c1d8f24180_0 .net *"_ivl_94", 0 0, L_000001c1d8f2ccc0;  1 drivers
v000001c1d8f24220_0 .net *"_ivl_96", 0 0, L_000001c1d8fe8c20;  1 drivers
v000001c1d8f24540_0 .net *"_ivl_99", 0 0, L_000001c1d8f2de40;  1 drivers
v000001c1d8f23c80_0 .net "notCLR", 0 0, L_000001c1d8eca8b0;  1 drivers
v000001c1d8f23d20_0 .net "notSH_LD", 0 0, L_000001c1d8eca3e0;  1 drivers
L_000001c1d8f2d120 .part L_000001c1d8f2cfe0, 0, 1;
L_000001c1d8f2e480 .part L_000001c1d8f2e3e0, 0, 1;
L_000001c1d8f2d4e0 .part L_000001c1d8f2e5c0, 0, 1;
L_000001c1d8f2e160 .part L_000001c1d8f2cfe0, 1, 1;
L_000001c1d8f2ce00 .part L_000001c1d8f2e3e0, 1, 1;
L_000001c1d8f2e700 .part L_000001c1d8f2e5c0, 1, 1;
L_000001c1d8f2cb80 .part L_000001c1d8f2cfe0, 2, 1;
L_000001c1d8f2db20 .part L_000001c1d8f2e3e0, 2, 1;
L_000001c1d8f2e5c0 .concat8 [ 1 1 1 1], v000001c1d8ecf0d0_0, v000001c1d8ecea90_0, v000001c1d8ece8b0_0, v000001c1d8ece3b0_0;
L_000001c1d8f2d620 .part L_000001c1d8f2e5c0, 2, 1;
L_000001c1d8f2e2a0 .part L_000001c1d8f2cfe0, 3, 1;
L_000001c1d8f2cae0 .part L_000001c1d8f2e3e0, 3, 1;
L_000001c1d8f2dd00 .part L_000001c1d8f2d080, 3, 1;
L_000001c1d8f2d580 .part L_000001c1d8f2d080, 3, 1;
L_000001c1d8f2d6c0 .part L_000001c1d8f2d080, 2, 1;
L_000001c1d8f2cc20 .part L_000001c1d8f2d080, 2, 1;
L_000001c1d8f2d800 .part L_000001c1d8f2d080, 1, 1;
L_000001c1d8f2d940 .part L_000001c1d8f2d080, 1, 1;
L_000001c1d8f2c900 .concat8 [ 1 1 1 1], L_000001c1d8eca450, L_000001c1d8eca920, L_000001c1d8eca4c0, L_000001c1d8eca5a0;
L_000001c1d8f2da80 .part L_000001c1d8f2d080, 0, 1;
L_000001c1d8f2dda0 .concat8 [ 1 1 1 1], L_000001c1d8ec9f80, L_000001c1d8eca370, L_000001c1d8eca530, L_000001c1d8eca7d0;
L_000001c1d8f2d9e0 .part L_000001c1d8f2d080, 0, 1;
L_000001c1d8f2dc60 .part L_000001c1d8f2c900, 0, 1;
L_000001c1d8f2cea0 .part L_000001c1d8f2dda0, 0, 1;
L_000001c1d8f2dbc0 .part L_000001c1d8f2c900, 1, 1;
L_000001c1d8f2ccc0 .part L_000001c1d8f2dda0, 1, 1;
L_000001c1d8f2de40 .part L_000001c1d8f2c900, 2, 1;
L_000001c1d8f2d1c0 .part L_000001c1d8f2dda0, 2, 1;
L_000001c1d8f2e3e0 .concat8 [ 1 1 1 1], L_000001c1d8fe8210, L_000001c1d8fe8910, L_000001c1d8fe8c20, L_000001c1d8fe8750;
L_000001c1d8f2e520 .part L_000001c1d8f2c900, 3, 1;
L_000001c1d8f2cfe0 .concat8 [ 1 1 1 1], L_000001c1d8fe8280, L_000001c1d8fe8980, L_000001c1d8fe89f0, L_000001c1d8fe82f0;
L_000001c1d8f2dee0 .part L_000001c1d8f2dda0, 3, 1;
L_000001c1d8f2df80 .concat [ 1 31 0 0], L_000001c1d8fe8de0, L_000001c1d8fa0118;
L_000001c1d8f2cd60 .cmp/eq 32, L_000001c1d8f2df80, L_000001c1d8fa0160;
L_000001c1d8f2d080 .functor MUXZ 4, o000001c1d8ed14e8, L_000001c1d8f2e660, L_000001c1d8f2cd60, C4<>;
S_000001c1d8e62f30 .scope module, "dff0" "d_ff" 4 34, 5 7 0, S_000001c1d8e62da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001c1d8ece9f0_0 .net "CLK", 0 0, L_000001c1d8fe8a60;  alias, 1 drivers
v000001c1d8ecdeb0_0 .net "CLR", 0 0, L_000001c1d8f2d120;  1 drivers
v000001c1d8ece4f0_0 .net "DATA", 0 0, L_000001c1d8fa01a8;  alias, 1 drivers
v000001c1d8ece270_0 .net "PRE", 0 0, L_000001c1d8f2e480;  1 drivers
v000001c1d8ecf0d0_0 .var "Q", 0 0;
E_000001c1d8ec8b90/0 .event anyedge, v000001c1d8ece270_0, v000001c1d8ecdeb0_0;
E_000001c1d8ec8b90/1 .event posedge, v000001c1d8ece9f0_0;
E_000001c1d8ec8b90 .event/or E_000001c1d8ec8b90/0, E_000001c1d8ec8b90/1;
S_000001c1d8f9bcf0 .scope module, "dff1" "d_ff" 4 35, 5 7 0, S_000001c1d8e62da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001c1d8ece810_0 .net "CLK", 0 0, L_000001c1d8fe8a60;  alias, 1 drivers
v000001c1d8ecdb90_0 .net "CLR", 0 0, L_000001c1d8f2e160;  1 drivers
v000001c1d8ecdff0_0 .net "DATA", 0 0, L_000001c1d8f2d4e0;  1 drivers
v000001c1d8ecf170_0 .net "PRE", 0 0, L_000001c1d8f2ce00;  1 drivers
v000001c1d8ecea90_0 .var "Q", 0 0;
E_000001c1d8ec85d0/0 .event anyedge, v000001c1d8ecf170_0, v000001c1d8ecdb90_0;
E_000001c1d8ec85d0/1 .event posedge, v000001c1d8ece9f0_0;
E_000001c1d8ec85d0 .event/or E_000001c1d8ec85d0/0, E_000001c1d8ec85d0/1;
S_000001c1d8f9be80 .scope module, "dff2" "d_ff" 4 36, 5 7 0, S_000001c1d8e62da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001c1d8ece6d0_0 .net "CLK", 0 0, L_000001c1d8fe8a60;  alias, 1 drivers
v000001c1d8ecedb0_0 .net "CLR", 0 0, L_000001c1d8f2cb80;  1 drivers
v000001c1d8ece770_0 .net "DATA", 0 0, L_000001c1d8f2e700;  1 drivers
v000001c1d8ecf210_0 .net "PRE", 0 0, L_000001c1d8f2db20;  1 drivers
v000001c1d8ece8b0_0 .var "Q", 0 0;
E_000001c1d8ec8850/0 .event anyedge, v000001c1d8ecf210_0, v000001c1d8ecedb0_0;
E_000001c1d8ec8850/1 .event posedge, v000001c1d8ece9f0_0;
E_000001c1d8ec8850 .event/or E_000001c1d8ec8850/0, E_000001c1d8ec8850/1;
S_000001c1d8f9c010 .scope module, "dff3" "d_ff" 4 37, 5 7 0, S_000001c1d8e62da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001c1d8ece310_0 .net "CLK", 0 0, L_000001c1d8fe8a60;  alias, 1 drivers
v000001c1d8eceb30_0 .net "CLR", 0 0, L_000001c1d8f2e2a0;  1 drivers
v000001c1d8ece090_0 .net "DATA", 0 0, L_000001c1d8f2d620;  1 drivers
v000001c1d8ecdc30_0 .net "PRE", 0 0, L_000001c1d8f2cae0;  1 drivers
v000001c1d8ece3b0_0 .var "Q", 0 0;
E_000001c1d8ec82d0/0 .event anyedge, v000001c1d8ecdc30_0, v000001c1d8eceb30_0;
E_000001c1d8ec82d0/1 .event posedge, v000001c1d8ece9f0_0;
E_000001c1d8ec82d0 .event/or E_000001c1d8ec82d0/0, E_000001c1d8ec82d0/1;
S_000001c1d8f24d70 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 3 25, 4 17 0, S_000001c1d8ea3510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "DATA_OUT";
L_000001c1d8ecaae0 .functor NOT 1, L_000001c1d8fe8de0, C4<0>, C4<0>, C4<0>;
L_000001c1d8eca220 .functor NOT 1, o000001c1d8ed1158, C4<0>, C4<0>, C4<0>;
L_000001c1d8ecac30 .functor AND 1, L_000001c1d8ecaae0, L_000001c1d8f2a1d0, C4<1>, C4<1>;
L_000001c1d8eca6f0 .functor NOR 1, L_000001c1d8fe8de0, L_000001c1d8f29870, C4<0>, C4<0>;
L_000001c1d8ec9dc0 .functor AND 1, L_000001c1d8ecaae0, L_000001c1d8f2a090, C4<1>, C4<1>;
L_000001c1d8ec9e30 .functor NOR 1, L_000001c1d8fe8de0, L_000001c1d8f28fb0, C4<0>, C4<0>;
L_000001c1d8eca760 .functor AND 1, L_000001c1d8ecaae0, L_000001c1d8f29e10, C4<1>, C4<1>;
L_000001c1d8eca0d0 .functor NOR 1, L_000001c1d8fe8de0, L_000001c1d8f2a630, C4<0>, C4<0>;
L_000001c1d8eca990 .functor AND 1, L_000001c1d8ecaae0, L_000001c1d8f2a770, C4<1>, C4<1>;
L_000001c1d8ecab50 .functor NOR 1, L_000001c1d8fe8de0, L_000001c1d8f28bf0, C4<0>, C4<0>;
L_000001c1d8eca290 .functor AND 1, L_000001c1d8f28d30, L_000001c1d8eca220, C4<1>, C4<1>;
L_000001c1d8eca300 .functor OR 1, L_000001c1d8f29370, o000001c1d8ed1158, C4<0>, C4<0>;
L_000001c1d8eca840 .functor AND 1, L_000001c1d8f29cd0, L_000001c1d8eca220, C4<1>, C4<1>;
L_000001c1d8eca140 .functor OR 1, L_000001c1d8f29b90, o000001c1d8ed1158, C4<0>, C4<0>;
L_000001c1d8ecaa70 .functor AND 1, L_000001c1d8f28f10, L_000001c1d8eca220, C4<1>, C4<1>;
L_000001c1d8ecabc0 .functor OR 1, L_000001c1d8f29410, o000001c1d8ed1158, C4<0>, C4<0>;
L_000001c1d8ec9ea0 .functor AND 1, L_000001c1d8f295f0, L_000001c1d8eca220, C4<1>, C4<1>;
L_000001c1d8ec9f10 .functor OR 1, L_000001c1d8f29910, o000001c1d8ed1158, C4<0>, C4<0>;
v000001c1d8f23820_0 .net "CLK", 0 0, L_000001c1d8fe8a60;  alias, 1 drivers
v000001c1d8f23aa0_0 .net "CLR", 0 0, o000001c1d8ed1158;  alias, 0 drivers
v000001c1d8f23a00_0 .net "DATA_OUT", 3 0, L_000001c1d8f28b50;  1 drivers
v000001c1d8f23be0_0 .net "D_CLR", 3 0, L_000001c1d8f29690;  1 drivers
v000001c1d8f23dc0_0 .net "D_DATA", 3 0, L_000001c1d8f2ca40;  1 drivers
v000001c1d8f23e60_0 .net "D_PRE", 3 0, L_000001c1d8f29550;  1 drivers
v000001c1d8f23fa0_0 .net "P_DATA_IN", 3 0, L_000001c1d8f2d760;  1 drivers
v000001c1d8f24040_0 .net "SH_LD", 0 0, L_000001c1d8fe8de0;  alias, 1 drivers
v000001c1d8f240e0_0 .net "S_CLR", 3 0, L_000001c1d8f28970;  1 drivers
v000001c1d8f27400_0 .net "S_DATA_IN", 0 0, L_000001c1d8f2e340;  1 drivers
v000001c1d8f27220_0 .net "S_PRE", 3 0, L_000001c1d8f292d0;  1 drivers
v000001c1d8f265a0_0 .net *"_ivl_101", 0 0, L_000001c1d8ecabc0;  1 drivers
v000001c1d8f27c20_0 .net *"_ivl_104", 0 0, L_000001c1d8f29410;  1 drivers
v000001c1d8f272c0_0 .net *"_ivl_106", 0 0, L_000001c1d8ec9ea0;  1 drivers
v000001c1d8f27360_0 .net *"_ivl_110", 0 0, L_000001c1d8f295f0;  1 drivers
v000001c1d8f283a0_0 .net *"_ivl_112", 0 0, L_000001c1d8ec9f10;  1 drivers
v000001c1d8f274a0_0 .net *"_ivl_116", 0 0, L_000001c1d8f29910;  1 drivers
v000001c1d8f26e60_0 .net *"_ivl_117", 31 0, L_000001c1d8f2e200;  1 drivers
L_000001c1d8fa0088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1d8f26aa0_0 .net *"_ivl_120", 30 0, L_000001c1d8fa0088;  1 drivers
L_000001c1d8fa00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1d8f27a40_0 .net/2u *"_ivl_121", 31 0, L_000001c1d8fa00d0;  1 drivers
v000001c1d8f26dc0_0 .net *"_ivl_123", 0 0, L_000001c1d8f2d8a0;  1 drivers
o000001c1d8ed2568 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000001c1d8f27720_0 name=_ivl_125
v000001c1d8f26b40_0 .net *"_ivl_34", 0 0, L_000001c1d8ecac30;  1 drivers
v000001c1d8f27d60_0 .net *"_ivl_37", 0 0, L_000001c1d8f2a1d0;  1 drivers
v000001c1d8f26fa0_0 .net *"_ivl_39", 0 0, L_000001c1d8eca6f0;  1 drivers
v000001c1d8f28120_0 .net *"_ivl_42", 0 0, L_000001c1d8f29870;  1 drivers
v000001c1d8f27540_0 .net *"_ivl_44", 0 0, L_000001c1d8ec9dc0;  1 drivers
v000001c1d8f26640_0 .net *"_ivl_47", 0 0, L_000001c1d8f2a090;  1 drivers
v000001c1d8f26f00_0 .net *"_ivl_49", 0 0, L_000001c1d8ec9e30;  1 drivers
v000001c1d8f27040_0 .net *"_ivl_52", 0 0, L_000001c1d8f28fb0;  1 drivers
v000001c1d8f270e0_0 .net *"_ivl_54", 0 0, L_000001c1d8eca760;  1 drivers
v000001c1d8f26780_0 .net *"_ivl_57", 0 0, L_000001c1d8f29e10;  1 drivers
v000001c1d8f275e0_0 .net *"_ivl_59", 0 0, L_000001c1d8eca0d0;  1 drivers
v000001c1d8f281c0_0 .net *"_ivl_62", 0 0, L_000001c1d8f2a630;  1 drivers
v000001c1d8f279a0_0 .net *"_ivl_64", 0 0, L_000001c1d8eca990;  1 drivers
v000001c1d8f26820_0 .net *"_ivl_68", 0 0, L_000001c1d8f2a770;  1 drivers
v000001c1d8f27ae0_0 .net *"_ivl_70", 0 0, L_000001c1d8ecab50;  1 drivers
v000001c1d8f27680_0 .net *"_ivl_74", 0 0, L_000001c1d8f28bf0;  1 drivers
v000001c1d8f27b80_0 .net *"_ivl_76", 0 0, L_000001c1d8eca290;  1 drivers
v000001c1d8f28080_0 .net *"_ivl_79", 0 0, L_000001c1d8f28d30;  1 drivers
v000001c1d8f27cc0_0 .net *"_ivl_81", 0 0, L_000001c1d8eca300;  1 drivers
v000001c1d8f266e0_0 .net *"_ivl_84", 0 0, L_000001c1d8f29370;  1 drivers
v000001c1d8f277c0_0 .net *"_ivl_86", 0 0, L_000001c1d8eca840;  1 drivers
v000001c1d8f28300_0 .net *"_ivl_89", 0 0, L_000001c1d8f29cd0;  1 drivers
v000001c1d8f28260_0 .net *"_ivl_91", 0 0, L_000001c1d8eca140;  1 drivers
v000001c1d8f268c0_0 .net *"_ivl_94", 0 0, L_000001c1d8f29b90;  1 drivers
v000001c1d8f27860_0 .net *"_ivl_96", 0 0, L_000001c1d8ecaa70;  1 drivers
v000001c1d8f27180_0 .net *"_ivl_99", 0 0, L_000001c1d8f28f10;  1 drivers
v000001c1d8f27900_0 .net "notCLR", 0 0, L_000001c1d8eca220;  1 drivers
v000001c1d8f27e00_0 .net "notSH_LD", 0 0, L_000001c1d8ecaae0;  1 drivers
L_000001c1d8f28e70 .part L_000001c1d8f29690, 0, 1;
L_000001c1d8f2a3b0 .part L_000001c1d8f29550, 0, 1;
L_000001c1d8f288d0 .part L_000001c1d8f28b50, 0, 1;
L_000001c1d8f297d0 .part L_000001c1d8f29690, 1, 1;
L_000001c1d8f29ff0 .part L_000001c1d8f29550, 1, 1;
L_000001c1d8f29f50 .part L_000001c1d8f28b50, 1, 1;
L_000001c1d8f28a10 .part L_000001c1d8f29690, 2, 1;
L_000001c1d8f290f0 .part L_000001c1d8f29550, 2, 1;
L_000001c1d8f28b50 .concat8 [ 1 1 1 1], v000001c1d8f22ec0_0, v000001c1d8f23140_0, v000001c1d8f23960_0, v000001c1d8f23640_0;
L_000001c1d8f29190 .part L_000001c1d8f28b50, 2, 1;
L_000001c1d8f29c30 .part L_000001c1d8f29690, 3, 1;
L_000001c1d8f29d70 .part L_000001c1d8f29550, 3, 1;
L_000001c1d8f2a1d0 .part L_000001c1d8f2ca40, 3, 1;
L_000001c1d8f29870 .part L_000001c1d8f2ca40, 3, 1;
L_000001c1d8f2a090 .part L_000001c1d8f2ca40, 2, 1;
L_000001c1d8f28fb0 .part L_000001c1d8f2ca40, 2, 1;
L_000001c1d8f29e10 .part L_000001c1d8f2ca40, 1, 1;
L_000001c1d8f2a630 .part L_000001c1d8f2ca40, 1, 1;
L_000001c1d8f292d0 .concat8 [ 1 1 1 1], L_000001c1d8ecac30, L_000001c1d8ec9dc0, L_000001c1d8eca760, L_000001c1d8eca990;
L_000001c1d8f2a770 .part L_000001c1d8f2ca40, 0, 1;
L_000001c1d8f28970 .concat8 [ 1 1 1 1], L_000001c1d8eca6f0, L_000001c1d8ec9e30, L_000001c1d8eca0d0, L_000001c1d8ecab50;
L_000001c1d8f28bf0 .part L_000001c1d8f2ca40, 0, 1;
L_000001c1d8f28d30 .part L_000001c1d8f292d0, 0, 1;
L_000001c1d8f29370 .part L_000001c1d8f28970, 0, 1;
L_000001c1d8f29cd0 .part L_000001c1d8f292d0, 1, 1;
L_000001c1d8f29b90 .part L_000001c1d8f28970, 1, 1;
L_000001c1d8f28f10 .part L_000001c1d8f292d0, 2, 1;
L_000001c1d8f29410 .part L_000001c1d8f28970, 2, 1;
L_000001c1d8f29550 .concat8 [ 1 1 1 1], L_000001c1d8eca290, L_000001c1d8eca840, L_000001c1d8ecaa70, L_000001c1d8ec9ea0;
L_000001c1d8f295f0 .part L_000001c1d8f292d0, 3, 1;
L_000001c1d8f29690 .concat8 [ 1 1 1 1], L_000001c1d8eca300, L_000001c1d8eca140, L_000001c1d8ecabc0, L_000001c1d8ec9f10;
L_000001c1d8f29910 .part L_000001c1d8f28970, 3, 1;
L_000001c1d8f2e200 .concat [ 1 31 0 0], L_000001c1d8fe8de0, L_000001c1d8fa0088;
L_000001c1d8f2d8a0 .cmp/eq 32, L_000001c1d8f2e200, L_000001c1d8fa00d0;
L_000001c1d8f2ca40 .functor MUXZ 4, o000001c1d8ed2568, L_000001c1d8f2d760, L_000001c1d8f2d8a0, C4<>;
S_000001c1d8f24f00 .scope module, "dff0" "d_ff" 4 34, 5 7 0, S_000001c1d8f24d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001c1d8f231e0_0 .net "CLK", 0 0, L_000001c1d8fe8a60;  alias, 1 drivers
v000001c1d8f23320_0 .net "CLR", 0 0, L_000001c1d8f28e70;  1 drivers
v000001c1d8f22d80_0 .net "DATA", 0 0, L_000001c1d8f2e340;  alias, 1 drivers
v000001c1d8f22e20_0 .net "PRE", 0 0, L_000001c1d8f2a3b0;  1 drivers
v000001c1d8f22ec0_0 .var "Q", 0 0;
E_000001c1d8ec8a90/0 .event anyedge, v000001c1d8f22e20_0, v000001c1d8f23320_0;
E_000001c1d8ec8a90/1 .event posedge, v000001c1d8ece9f0_0;
E_000001c1d8ec8a90 .event/or E_000001c1d8ec8a90/0, E_000001c1d8ec8a90/1;
S_000001c1d8f25090 .scope module, "dff1" "d_ff" 4 35, 5 7 0, S_000001c1d8f24d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001c1d8f23000_0 .net "CLK", 0 0, L_000001c1d8fe8a60;  alias, 1 drivers
v000001c1d8f235a0_0 .net "CLR", 0 0, L_000001c1d8f297d0;  1 drivers
v000001c1d8f238c0_0 .net "DATA", 0 0, L_000001c1d8f288d0;  1 drivers
v000001c1d8f242c0_0 .net "PRE", 0 0, L_000001c1d8f29ff0;  1 drivers
v000001c1d8f23140_0 .var "Q", 0 0;
E_000001c1d8ec8bd0/0 .event anyedge, v000001c1d8f242c0_0, v000001c1d8f235a0_0;
E_000001c1d8ec8bd0/1 .event posedge, v000001c1d8ece9f0_0;
E_000001c1d8ec8bd0 .event/or E_000001c1d8ec8bd0/0, E_000001c1d8ec8bd0/1;
S_000001c1d8f25220 .scope module, "dff2" "d_ff" 4 36, 5 7 0, S_000001c1d8f24d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001c1d8f24860_0 .net "CLK", 0 0, L_000001c1d8fe8a60;  alias, 1 drivers
v000001c1d8f23b40_0 .net "CLR", 0 0, L_000001c1d8f28a10;  1 drivers
v000001c1d8f249a0_0 .net "DATA", 0 0, L_000001c1d8f29f50;  1 drivers
v000001c1d8f24900_0 .net "PRE", 0 0, L_000001c1d8f290f0;  1 drivers
v000001c1d8f23960_0 .var "Q", 0 0;
E_000001c1d8ec7d50/0 .event anyedge, v000001c1d8f24900_0, v000001c1d8f23b40_0;
E_000001c1d8ec7d50/1 .event posedge, v000001c1d8ece9f0_0;
E_000001c1d8ec7d50 .event/or E_000001c1d8ec7d50/0, E_000001c1d8ec7d50/1;
S_000001c1d8f253b0 .scope module, "dff3" "d_ff" 4 37, 5 7 0, S_000001c1d8f24d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v000001c1d8f23460_0 .net "CLK", 0 0, L_000001c1d8fe8a60;  alias, 1 drivers
v000001c1d8f24360_0 .net "CLR", 0 0, L_000001c1d8f29c30;  1 drivers
v000001c1d8f245e0_0 .net "DATA", 0 0, L_000001c1d8f29190;  1 drivers
v000001c1d8f23780_0 .net "PRE", 0 0, L_000001c1d8f29d70;  1 drivers
v000001c1d8f23640_0 .var "Q", 0 0;
E_000001c1d8ec8c10/0 .event anyedge, v000001c1d8f23780_0, v000001c1d8f24360_0;
E_000001c1d8ec8c10/1 .event posedge, v000001c1d8ece9f0_0;
E_000001c1d8ec8c10 .event/or E_000001c1d8ec8c10/0, E_000001c1d8ec8c10/1;
    .scope S_000001c1d8f24f00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8f22ec0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001c1d8f24f00;
T_1 ;
    %wait E_000001c1d8ec8a90;
    %load/vec4 v000001c1d8f231e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001c1d8f22d80_0;
    %store/vec4 v000001c1d8f22ec0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c1d8f23320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8f22ec0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001c1d8f22e20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1d8f22ec0_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001c1d8f22ec0_0;
    %store/vec4 v000001c1d8f22ec0_0, 0, 1;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c1d8f25090;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8f23140_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001c1d8f25090;
T_3 ;
    %wait E_000001c1d8ec8bd0;
    %load/vec4 v000001c1d8f23000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001c1d8f238c0_0;
    %store/vec4 v000001c1d8f23140_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c1d8f235a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8f23140_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001c1d8f242c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1d8f23140_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001c1d8f23140_0;
    %store/vec4 v000001c1d8f23140_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c1d8f25220;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8f23960_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001c1d8f25220;
T_5 ;
    %wait E_000001c1d8ec7d50;
    %load/vec4 v000001c1d8f24860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001c1d8f249a0_0;
    %store/vec4 v000001c1d8f23960_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c1d8f23b40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8f23960_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001c1d8f24900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1d8f23960_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001c1d8f23960_0;
    %store/vec4 v000001c1d8f23960_0, 0, 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c1d8f253b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8f23640_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001c1d8f253b0;
T_7 ;
    %wait E_000001c1d8ec8c10;
    %load/vec4 v000001c1d8f23460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c1d8f245e0_0;
    %store/vec4 v000001c1d8f23640_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c1d8f24360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8f23640_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001c1d8f23780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1d8f23640_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000001c1d8f23640_0;
    %store/vec4 v000001c1d8f23640_0, 0, 1;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c1d8e62f30;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8ecf0d0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001c1d8e62f30;
T_9 ;
    %wait E_000001c1d8ec8b90;
    %load/vec4 v000001c1d8ece9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001c1d8ece4f0_0;
    %store/vec4 v000001c1d8ecf0d0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001c1d8ecdeb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8ecf0d0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001c1d8ece270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1d8ecf0d0_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000001c1d8ecf0d0_0;
    %store/vec4 v000001c1d8ecf0d0_0, 0, 1;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c1d8f9bcf0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8ecea90_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001c1d8f9bcf0;
T_11 ;
    %wait E_000001c1d8ec85d0;
    %load/vec4 v000001c1d8ece810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001c1d8ecdff0_0;
    %store/vec4 v000001c1d8ecea90_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001c1d8ecdb90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8ecea90_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000001c1d8ecf170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1d8ecea90_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v000001c1d8ecea90_0;
    %store/vec4 v000001c1d8ecea90_0, 0, 1;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c1d8f9be80;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8ece8b0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000001c1d8f9be80;
T_13 ;
    %wait E_000001c1d8ec8850;
    %load/vec4 v000001c1d8ece6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001c1d8ece770_0;
    %store/vec4 v000001c1d8ece8b0_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001c1d8ecedb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8ece8b0_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001c1d8ecf210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1d8ece8b0_0, 0, 1;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v000001c1d8ece8b0_0;
    %store/vec4 v000001c1d8ece8b0_0, 0, 1;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c1d8f9c010;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8ece3b0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_000001c1d8f9c010;
T_15 ;
    %wait E_000001c1d8ec82d0;
    %load/vec4 v000001c1d8ece310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001c1d8ece090_0;
    %store/vec4 v000001c1d8ece3b0_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001c1d8eceb30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1d8ece3b0_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001c1d8ecdc30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1d8ece3b0_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v000001c1d8ece3b0_0;
    %store/vec4 v000001c1d8ece3b0_0, 0, 1;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c1d8ea3380;
T_16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c1d8f26d20_0, 0, 3;
    %end;
    .thread T_16;
    .scope S_000001c1d8ea3380;
T_17 ;
    %wait E_000001c1d8ec8110;
    %load/vec4 v000001c1d8f26c80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c1d8f26d20_0, 0, 3;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001c1d8f29eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001c1d8f26d20_0, 0, 3;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000001c1d8f26d20_0;
    %load/vec4 v000001c1d8f28ab0_0;
    %pad/u 3;
    %sub;
    %store/vec4 v000001c1d8f26d20_0, 0, 3;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "sender.v";
    "./shift_register_8bit.v";
    "./shift_register_4bit.v";
    "./d_ff.v";
