# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Gates.srcs/sources_1/new/gates.vhd" \
"../../../../Gates.srcs/sim_1/new/tb_gates.vhd" \

# Do not sort compile order
nosort
