 
set ::env(PROJECT_NAME) sha256core
set ::env(DESIGN_TOP) sha_256
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/sha256core/trunk/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/sha256core/trunk/rtl/sha_256.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
