

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_44_6'
================================================================
* Date:           Thu Jan 29 14:28:02 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_6  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:44]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv7_i_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i"   --->   Operation 7 'read' 'conv7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln31_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln31"   --->   Operation 8 'read' 'zext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv7_i_cast = sext i24 %conv7_i_read"   --->   Operation 9 'sext' 'conv7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln44 = store i9 0, i9 %i" [top.cpp:44]   --->   Operation 11 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body53"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [top.cpp:44]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.92ns)   --->   "%icmp_ln44 = icmp_eq  i9 %i_1, i9 256" [top.cpp:44]   --->   Operation 14 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.92ns)   --->   "%add_ln44 = add i9 %i_1, i9 1" [top.cpp:44]   --->   Operation 15 'add' 'add_ln44' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.body53.split, void %for.inc67.exitStub" [top.cpp:44]   --->   Operation 16 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i9 %i_1" [top.cpp:44]   --->   Operation 17 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_ln46_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln44, i6 %zext_ln31_read" [top.cpp:46]   --->   Operation 18 'bitconcatenate' 'add_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i14 %add_ln46_1" [top.cpp:46]   --->   Operation 19 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i24 %tmp, i64 0, i64 %zext_ln46_1" [top.cpp:46]   --->   Operation 20 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.35ns)   --->   "%empty = load i14 %tmp_addr" [top.cpp:46]   --->   Operation 21 'load' 'empty' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln44 = store i9 %add_ln44, i9 %i" [top.cpp:44]   --->   Operation 22 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 23 [1/2] ( I:1.35ns O:1.35ns )   --->   "%empty = load i14 %tmp_addr" [top.cpp:46]   --->   Operation 23 'load' 'empty' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i24 %empty" [top.cpp:46]   --->   Operation 24 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.38ns)   --->   "%mul_ln46 = mul i48 %sext_ln46, i48 %conv7_i_cast" [top.cpp:46]   --->   Operation 25 'mul' 'mul_ln46' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln46, i32 47" [top.cpp:46]   --->   Operation 26 'bitselect' 'tmp_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln46, i32 16, i32 39" [top.cpp:46]   --->   Operation 27 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln46, i32 15" [top.cpp:46]   --->   Operation 28 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln46, i32 39" [top.cpp:46]   --->   Operation 29 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i1 %tmp_1" [top.cpp:46]   --->   Operation 30 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.10ns)   --->   "%add_ln46 = add i24 %trunc_ln2, i24 %zext_ln46" [top.cpp:46]   --->   Operation 31 'add' 'add_ln46' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln46, i32 23" [top.cpp:46]   --->   Operation 32 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%xor_ln46 = xor i1 %tmp_3, i1 1" [top.cpp:46]   --->   Operation 33 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln46 = and i1 %tmp_2, i1 %xor_ln46" [top.cpp:46]   --->   Operation 34 'and' 'and_ln46' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_4)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln46, i32 40" [top.cpp:46]   --->   Operation 35 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln46, i32 41" [top.cpp:46]   --->   Operation 36 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.89ns)   --->   "%icmp_ln46 = icmp_eq  i7 %tmp_s, i7 127" [top.cpp:46]   --->   Operation 37 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln46, i32 40" [top.cpp:46]   --->   Operation 38 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.90ns)   --->   "%icmp_ln46_1 = icmp_eq  i8 %tmp_5, i8 255" [top.cpp:46]   --->   Operation 39 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.90ns)   --->   "%icmp_ln46_2 = icmp_eq  i8 %tmp_5, i8 0" [top.cpp:46]   --->   Operation 40 'icmp' 'icmp_ln46_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%select_ln46 = select i1 %and_ln46, i1 %icmp_ln46_1, i1 %icmp_ln46_2" [top.cpp:46]   --->   Operation 41 'select' 'select_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_4)   --->   "%xor_ln46_1 = xor i1 %tmp_4, i1 1" [top.cpp:46]   --->   Operation 42 'xor' 'xor_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_4)   --->   "%and_ln46_1 = and i1 %icmp_ln46, i1 %xor_ln46_1" [top.cpp:46]   --->   Operation 43 'and' 'and_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_4)   --->   "%select_ln46_1 = select i1 %and_ln46, i1 %and_ln46_1, i1 %icmp_ln46_1" [top.cpp:46]   --->   Operation 44 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_1)   --->   "%and_ln46_2 = and i1 %and_ln46, i1 %icmp_ln46_1" [top.cpp:46]   --->   Operation 45 'and' 'and_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%xor_ln46_2 = xor i1 %select_ln46, i1 1" [top.cpp:46]   --->   Operation 46 'xor' 'xor_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%or_ln46 = or i1 %tmp_3, i1 %xor_ln46_2" [top.cpp:46]   --->   Operation 47 'or' 'or_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%xor_ln46_3 = xor i1 %tmp_1_1, i1 1" [top.cpp:46]   --->   Operation 48 'xor' 'xor_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln46_3 = and i1 %or_ln46, i1 %xor_ln46_3" [top.cpp:46]   --->   Operation 49 'and' 'and_ln46_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln46_4 = and i1 %tmp_3, i1 %select_ln46_1" [top.cpp:46]   --->   Operation 50 'and' 'and_ln46_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_1)   --->   "%or_ln46_2 = or i1 %and_ln46_2, i1 %and_ln46_4" [top.cpp:46]   --->   Operation 51 'or' 'or_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_1)   --->   "%xor_ln46_4 = xor i1 %or_ln46_2, i1 1" [top.cpp:46]   --->   Operation 52 'xor' 'xor_ln46_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_1)   --->   "%and_ln46_5 = and i1 %tmp_1_1, i1 %xor_ln46_4" [top.cpp:46]   --->   Operation 53 'and' 'and_ln46_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_3)   --->   "%select_ln46_2 = select i1 %and_ln46_3, i24 8388607, i24 8388608" [top.cpp:46]   --->   Operation 54 'select' 'select_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln46_1 = or i1 %and_ln46_3, i1 %and_ln46_5" [top.cpp:46]   --->   Operation 55 'or' 'or_ln46_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln46_3 = select i1 %or_ln46_1, i24 %select_ln46_2, i24 %add_ln46" [top.cpp:46]   --->   Operation 56 'select' 'select_ln46_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i24 %C, i64 0, i64 %zext_ln46_1" [top.cpp:46]   --->   Operation 57 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:45]   --->   Operation 58 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:44]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [top.cpp:44]   --->   Operation 60 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln46 = store i24 %select_ln46_3, i14 %C_addr" [top.cpp:46]   --->   Operation 61 'store' 'store_ln46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.body53" [top.cpp:44]   --->   Operation 62 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.899ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln44', top.cpp:44) of constant 0 on local variable 'i', top.cpp:44 [10]  (0.489 ns)
	'load' operation 9 bit ('i', top.cpp:44) on local variable 'i', top.cpp:44 [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln44', top.cpp:44) [14]  (0.921 ns)
	'store' operation 0 bit ('store_ln44', top.cpp:44) of variable 'add_ln44', top.cpp:44 on local variable 'i', top.cpp:44 [61]  (0.489 ns)

 <State 2>: 7.277ns
The critical path consists of the following:
	'load' operation 24 bit ('empty', top.cpp:46) on array 'tmp' [26]  (1.352 ns)
	'mul' operation 48 bit ('mul_ln46', top.cpp:46) [28]  (3.387 ns)
	'add' operation 24 bit ('add_ln46', top.cpp:46) [34]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln46', top.cpp:46) [36]  (0.000 ns)
	'and' operation 1 bit ('and_ln46', top.cpp:46) [37]  (0.331 ns)
	'select' operation 1 bit ('select_ln46_1', top.cpp:46) [47]  (0.000 ns)
	'and' operation 1 bit ('and_ln46_4', top.cpp:46) [53]  (0.331 ns)
	'or' operation 1 bit ('or_ln46_2', top.cpp:46) [54]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln46_4', top.cpp:46) [55]  (0.000 ns)
	'and' operation 1 bit ('and_ln46_5', top.cpp:46) [56]  (0.000 ns)
	'or' operation 1 bit ('or_ln46_1', top.cpp:46) [58]  (0.331 ns)
	'select' operation 24 bit ('select_ln46_3', top.cpp:46) [59]  (0.435 ns)

 <State 3>: 1.352ns
The critical path consists of the following:
	'getelementptr' operation 14 bit ('C_addr', top.cpp:46) [22]  (0.000 ns)
	'store' operation 0 bit ('store_ln46', top.cpp:46) of variable 'select_ln46_3', top.cpp:46 on array 'C' [60]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
