$date
	Tue Nov 17 22:51:18 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module input_shifter_tb $end
$var wire 32 ! din [31:0] $end
$var reg 32 " D [31:0] $end
$var reg 3 # conf [2:0] $end
$scope module input_shifter_dut $end
$var wire 32 $ D [31:0] $end
$var wire 3 % conf [2:0] $end
$var reg 32 & din [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#5
b1110 !
b1110 &
b0 #
b0 %
b1110 "
b1110 $
#15
b11100000000000001110 !
b11100000000000001110 &
b1 #
b1 %
#25
b1110000011100000111000001110 !
b1110000011100000111000001110 &
b10 #
b10 %
#35
b11101110111011101110111011101110 !
b11101110111011101110111011101110 &
b11 #
b11 %
#45
b10101010101010101010101010101010 !
b10101010101010101010101010101010 &
b100 #
b100 %
#55
b0 !
b0 &
b101 #
b101 %
#65
