read -sv run_verilog_mid/adder_32b_18_75_1875917829935bf7b097bc9bfd974071.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_75_1875917829935bf7b097bc9bfd974071_yosys.v
