

================================================================
== Vivado HLS Report for 'fir2dim_hwa'
================================================================
* Date:           Sun May 14 10:46:16 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_fir2dim
* Solution:       fir2dim
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  137|  137|  138|  138|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  135|  135|        55|         27|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 27, depth = 55


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 57
* Pipeline: 1
  Pipeline-0: II = 27, D = 55, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	57  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	2  / true
57 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_58 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([61 x float]* %fir2dim_input) nounwind, !map !7

ST_1: StgValue_59 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %fir2dim_output) nounwind, !map !13

ST_1: StgValue_60 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @fir2dim_hwa_str) nounwind

ST_1: StgValue_61 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecMemCore([61 x float]* %fir2dim_input, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_62 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface([61 x float]* %fir2dim_input, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_63 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecMemCore([16 x float]* %fir2dim_output, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_64 (9)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface([16 x float]* %fir2dim_output, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_65 (10)  [1/1] 0.00ns  loc: fir2dim.c:104
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: fir2dim_input_addr_1 (11)  [1/1] 0.00ns
:8  %fir2dim_input_addr_1 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 0

ST_1: fir2dim_input_addr_3 (12)  [1/1] 0.00ns
:9  %fir2dim_input_addr_3 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 1

ST_1: fir2dim_input_addr_5 (13)  [1/1] 0.00ns
:10  %fir2dim_input_addr_5 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 2

ST_1: fir2dim_input_addr_7 (14)  [1/1] 0.00ns
:11  %fir2dim_input_addr_7 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 3

ST_1: fir2dim_input_addr_9 (15)  [1/1] 0.00ns
:12  %fir2dim_input_addr_9 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 4

ST_1: fir2dim_input_addr_11 (16)  [1/1] 0.00ns
:13  %fir2dim_input_addr_11 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 5

ST_1: fir2dim_input_addr_13 (17)  [1/1] 0.00ns
:14  %fir2dim_input_addr_13 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 6

ST_1: fir2dim_input_addr_15 (18)  [1/1] 0.00ns
:15  %fir2dim_input_addr_15 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 7

ST_1: fir2dim_input_addr_17 (19)  [1/1] 0.00ns
:16  %fir2dim_input_addr_17 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 8

ST_1: StgValue_75 (20)  [1/1] 1.57ns  loc: fir2dim.c:113
:17  br label %1


 <State 2>: 2.71ns
ST_2: k (22)  [1/1] 0.00ns
:0  %k = phi i3 [ 0, %0 ], [ %k_1, %.preheader21.preheader.0 ]

ST_2: poutput_0_idx (23)  [1/1] 0.00ns  loc: fir2dim.c:116
:1  %poutput_0_idx = phi i5 [ 0, %0 ], [ %tmp_2, %.preheader21.preheader.0 ]

ST_2: exitcond1 (24)  [1/1] 1.94ns  loc: fir2dim.c:113
:2  %exitcond1 = icmp eq i3 %k, -4

ST_2: k_1 (25)  [1/1] 0.75ns  loc: fir2dim.c:113
:3  %k_1 = add i3 %k, 1

ST_2: StgValue_80 (26)  [1/1] 0.00ns  loc: fir2dim.c:113
:4  br i1 %exitcond1, label %2, label %.preheader21.preheader.0

ST_2: fir2dim_input_load (44)  [2/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:16  %fir2dim_input_load = load float* %fir2dim_input_addr_1, align 4


 <State 3>: 6.05ns
ST_3: tmp_11 (33)  [1/1] 0.00ns  loc: fir2dim.c:113 (grouped into LUT with out node tmp)
.preheader21.preheader.0:5  %tmp_11 = trunc i3 %k to i2

ST_3: p_shl (34)  [1/1] 0.00ns  loc: fir2dim.c:119 (grouped into LUT with out node tmp)
.preheader21.preheader.0:6  %p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_11, i3 0)

ST_3: p_shl_cast (35)  [1/1] 0.00ns  loc: fir2dim.c:119 (grouped into LUT with out node tmp)
.preheader21.preheader.0:7  %p_shl_cast = zext i5 %p_shl to i6

ST_3: tmp_12 (36)  [1/1] 0.00ns  loc: fir2dim.c:119 (grouped into LUT with out node tmp)
.preheader21.preheader.0:8  %tmp_12 = shl i3 %k, 1

ST_3: p_shl1_cast (37)  [1/1] 0.00ns  loc: fir2dim.c:119 (grouped into LUT with out node tmp)
.preheader21.preheader.0:9  %p_shl1_cast = zext i3 %tmp_12 to i6

ST_3: tmp (38)  [1/1] 1.67ns  loc: fir2dim.c:119 (out node of the LUT)
.preheader21.preheader.0:10  %tmp = sub i6 %p_shl_cast, %p_shl1_cast

ST_3: tmp_3 (41)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:13  %tmp_3 = add i6 25, %tmp

ST_3: tmp_4 (42)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:14  %tmp_4 = zext i6 %tmp_3 to i64

ST_3: fir2dim_input_addr (43)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:15  %fir2dim_input_addr = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %tmp_4

ST_3: fir2dim_input_load (44)  [1/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:16  %fir2dim_input_load = load float* %fir2dim_input_addr_1, align 4

ST_3: fir2dim_input_load_1 (45)  [2/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:17  %fir2dim_input_load_1 = load float* %fir2dim_input_addr, align 4


 <State 4>: 9.44ns
ST_4: fir2dim_input_load_1 (45)  [1/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:17  %fir2dim_input_load_1 = load float* %fir2dim_input_addr, align 4

ST_4: tmp_6 (46)  [4/4] 6.73ns  loc: fir2dim.c:126
.preheader21.preheader.0:18  %tmp_6 = fmul float %fir2dim_input_load, %fir2dim_input_load_1

ST_4: sum_0_1 (48)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:20  %sum_0_1 = add i6 26, %tmp

ST_4: sum_0_1_cast (49)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:21  %sum_0_1_cast = zext i6 %sum_0_1 to i64

ST_4: fir2dim_input_addr_2 (50)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:22  %fir2dim_input_addr_2 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum_0_1_cast

ST_4: fir2dim_input_load_3 (52)  [2/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:24  %fir2dim_input_load_3 = load float* %fir2dim_input_addr_2, align 4


 <State 5>: 9.44ns
ST_5: tmp_6 (46)  [3/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:18  %tmp_6 = fmul float %fir2dim_input_load, %fir2dim_input_load_1

ST_5: fir2dim_input_load_3 (52)  [1/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:24  %fir2dim_input_load_3 = load float* %fir2dim_input_addr_2, align 4

ST_5: sum_0_2 (55)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:27  %sum_0_2 = add i6 27, %tmp

ST_5: sum_0_2_cast (56)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:28  %sum_0_2_cast = zext i6 %sum_0_2 to i64

ST_5: fir2dim_input_addr_4 (57)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:29  %fir2dim_input_addr_4 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum_0_2_cast

ST_5: fir2dim_input_load_5 (59)  [2/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:31  %fir2dim_input_load_5 = load float* %fir2dim_input_addr_4, align 4

ST_5: tmp_6_1 (109)  [4/4] 6.73ns  loc: fir2dim.c:126
.preheader21.preheader.0:81  %tmp_6_1 = fmul float %fir2dim_input_load, %fir2dim_input_load_3


 <State 6>: 9.44ns
ST_6: tmp_6 (46)  [2/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:18  %tmp_6 = fmul float %fir2dim_input_load, %fir2dim_input_load_1

ST_6: fir2dim_input_load_5 (59)  [1/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:31  %fir2dim_input_load_5 = load float* %fir2dim_input_addr_4, align 4

ST_6: tmp_6_1 (109)  [3/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:81  %tmp_6_1 = fmul float %fir2dim_input_load, %fir2dim_input_load_3

ST_6: sum_1_2 (113)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:85  %sum_1_2 = add i6 28, %tmp

ST_6: sum_1_2_cast (114)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:86  %sum_1_2_cast = zext i6 %sum_1_2 to i64

ST_6: fir2dim_input_addr_18 (115)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:87  %fir2dim_input_addr_18 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum_1_2_cast

ST_6: fir2dim_input_load_18 (116)  [2/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:88  %fir2dim_input_load_18 = load float* %fir2dim_input_addr_18, align 4

ST_6: tmp_6_2 (144)  [4/4] 6.73ns  loc: fir2dim.c:126
.preheader21.preheader.0:116  %tmp_6_2 = fmul float %fir2dim_input_load, %fir2dim_input_load_5


 <State 7>: 9.44ns
ST_7: tmp_6 (46)  [1/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:18  %tmp_6 = fmul float %fir2dim_input_load, %fir2dim_input_load_1

ST_7: fir2dim_input_load_2 (51)  [2/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:23  %fir2dim_input_load_2 = load float* %fir2dim_input_addr_3, align 4

ST_7: tmp_6_1 (109)  [2/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:81  %tmp_6_1 = fmul float %fir2dim_input_load, %fir2dim_input_load_3

ST_7: fir2dim_input_load_18 (116)  [1/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:88  %fir2dim_input_load_18 = load float* %fir2dim_input_addr_18, align 4

ST_7: tmp_6_2 (144)  [3/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:116  %tmp_6_2 = fmul float %fir2dim_input_load, %fir2dim_input_load_5

ST_7: tmp_6_3 (179)  [4/4] 6.73ns  loc: fir2dim.c:126
.preheader21.preheader.0:151  %tmp_6_3 = fmul float %fir2dim_input_load, %fir2dim_input_load_18


 <State 8>: 9.44ns
ST_8: tmp_7 (47)  [5/5] 9.21ns  loc: fir2dim.c:126
.preheader21.preheader.0:19  %tmp_7 = fadd float %tmp_6, 0.000000e+00

ST_8: fir2dim_input_load_2 (51)  [1/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:23  %fir2dim_input_load_2 = load float* %fir2dim_input_addr_3, align 4

ST_8: tmp_6_0_1 (53)  [4/4] 6.73ns  loc: fir2dim.c:126
.preheader21.preheader.0:25  %tmp_6_0_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_3

ST_8: tmp_6_1 (109)  [1/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:81  %tmp_6_1 = fmul float %fir2dim_input_load, %fir2dim_input_load_3

ST_8: tmp_6_1_1 (111)  [4/4] 6.73ns  loc: fir2dim.c:126
.preheader21.preheader.0:83  %tmp_6_1_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_5

ST_8: tmp_6_2 (144)  [2/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:116  %tmp_6_2 = fmul float %fir2dim_input_load, %fir2dim_input_load_5

ST_8: sum_2_2 (148)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:120  %sum_2_2 = add i6 29, %tmp

ST_8: sum_2_2_cast (149)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:121  %sum_2_2_cast = zext i6 %sum_2_2 to i64

ST_8: fir2dim_input_addr_21 (150)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:122  %fir2dim_input_addr_21 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum_2_2_cast

ST_8: fir2dim_input_load_21 (151)  [2/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:123  %fir2dim_input_load_21 = load float* %fir2dim_input_addr_21, align 4

ST_8: tmp_6_3 (179)  [3/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:151  %tmp_6_3 = fmul float %fir2dim_input_load, %fir2dim_input_load_18


 <State 9>: 9.44ns
ST_9: tmp_7 (47)  [4/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:19  %tmp_7 = fadd float %tmp_6, 0.000000e+00

ST_9: tmp_6_0_1 (53)  [3/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:25  %tmp_6_0_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_3

ST_9: fir2dim_input_load_4 (58)  [2/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:30  %fir2dim_input_load_4 = load float* %fir2dim_input_addr_5, align 4

ST_9: tmp_7_1 (110)  [5/5] 9.21ns  loc: fir2dim.c:126
.preheader21.preheader.0:82  %tmp_7_1 = fadd float %tmp_6_1, 0.000000e+00

ST_9: tmp_6_1_1 (111)  [3/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:83  %tmp_6_1_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_5

ST_9: tmp_6_2 (144)  [1/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:116  %tmp_6_2 = fmul float %fir2dim_input_load, %fir2dim_input_load_5

ST_9: tmp_6_2_1 (146)  [4/4] 6.73ns  loc: fir2dim.c:126
.preheader21.preheader.0:118  %tmp_6_2_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_18

ST_9: fir2dim_input_load_21 (151)  [1/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:123  %fir2dim_input_load_21 = load float* %fir2dim_input_addr_21, align 4

ST_9: tmp_6_3 (179)  [2/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:151  %tmp_6_3 = fmul float %fir2dim_input_load, %fir2dim_input_load_18

ST_9: tmp_6_3_1 (181)  [4/4] 6.73ns  loc: fir2dim.c:126
.preheader21.preheader.0:153  %tmp_6_3_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_21


 <State 10>: 9.44ns
ST_10: tmp_7 (47)  [3/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:19  %tmp_7 = fadd float %tmp_6, 0.000000e+00

ST_10: tmp_6_0_1 (53)  [2/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:25  %tmp_6_0_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_3

ST_10: fir2dim_input_load_4 (58)  [1/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:30  %fir2dim_input_load_4 = load float* %fir2dim_input_addr_5, align 4

ST_10: tmp_6_0_2 (60)  [4/4] 6.73ns  loc: fir2dim.c:126
.preheader21.preheader.0:32  %tmp_6_0_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_5

ST_10: tmp_7_1 (110)  [4/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:82  %tmp_7_1 = fadd float %tmp_6_1, 0.000000e+00

ST_10: tmp_6_1_1 (111)  [2/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:83  %tmp_6_1_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_5

ST_10: tmp_6_1_2 (117)  [4/4] 6.73ns  loc: fir2dim.c:126
.preheader21.preheader.0:89  %tmp_6_1_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_18

ST_10: tmp_7_2 (145)  [5/5] 9.21ns  loc: fir2dim.c:126
.preheader21.preheader.0:117  %tmp_7_2 = fadd float %tmp_6_2, 0.000000e+00

ST_10: tmp_6_2_1 (146)  [3/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:118  %tmp_6_2_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_18

ST_10: tmp_6_3 (179)  [1/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:151  %tmp_6_3 = fmul float %fir2dim_input_load, %fir2dim_input_load_18

ST_10: tmp_6_3_1 (181)  [3/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:153  %tmp_6_3_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_21

ST_10: sum_3_2 (183)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:155  %sum_3_2 = add i6 30, %tmp

ST_10: sum_3_2_cast (184)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:156  %sum_3_2_cast = zext i6 %sum_3_2 to i64

ST_10: fir2dim_input_addr_24 (185)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:157  %fir2dim_input_addr_24 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum_3_2_cast

ST_10: fir2dim_input_load_24 (186)  [2/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:158  %fir2dim_input_load_24 = load float* %fir2dim_input_addr_24, align 4


 <State 11>: 9.44ns
ST_11: tmp_7 (47)  [2/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:19  %tmp_7 = fadd float %tmp_6, 0.000000e+00

ST_11: tmp_6_0_1 (53)  [1/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:25  %tmp_6_0_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_3

ST_11: tmp_6_0_2 (60)  [3/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:32  %tmp_6_0_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_5

ST_11: fir2dim_input_load_6 (65)  [2/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:37  %fir2dim_input_load_6 = load float* %fir2dim_input_addr_7, align 4

ST_11: tmp_7_1 (110)  [3/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:82  %tmp_7_1 = fadd float %tmp_6_1, 0.000000e+00

ST_11: tmp_6_1_1 (111)  [1/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:83  %tmp_6_1_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_5

ST_11: tmp_6_1_2 (117)  [3/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:89  %tmp_6_1_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_18

ST_11: tmp_7_2 (145)  [4/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:117  %tmp_7_2 = fadd float %tmp_6_2, 0.000000e+00

ST_11: tmp_6_2_1 (146)  [2/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:118  %tmp_6_2_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_18

ST_11: tmp_6_2_2 (152)  [4/4] 6.73ns  loc: fir2dim.c:126
.preheader21.preheader.0:124  %tmp_6_2_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_21

ST_11: tmp_7_3 (180)  [5/5] 9.21ns  loc: fir2dim.c:126
.preheader21.preheader.0:152  %tmp_7_3 = fadd float %tmp_6_3, 0.000000e+00

ST_11: tmp_6_3_1 (181)  [2/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:153  %tmp_6_3_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_21

ST_11: fir2dim_input_load_24 (186)  [1/2] 2.71ns  loc: fir2dim.c:126
.preheader21.preheader.0:158  %fir2dim_input_load_24 = load float* %fir2dim_input_addr_24, align 4

ST_11: tmp_6_3_2 (187)  [4/4] 6.73ns  loc: fir2dim.c:126
.preheader21.preheader.0:159  %tmp_6_3_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_24


 <State 12>: 8.26ns
ST_12: tmp_7 (47)  [1/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:19  %tmp_7 = fadd float %tmp_6, 0.000000e+00

ST_12: tmp_6_0_2 (60)  [2/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:32  %tmp_6_0_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_5

ST_12: sum4 (62)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:34  %sum4 = add i6 31, %tmp

ST_12: sum4_cast (63)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:35  %sum4_cast = zext i6 %sum4 to i64

ST_12: fir2dim_input_addr_6 (64)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:36  %fir2dim_input_addr_6 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum4_cast

ST_12: fir2dim_input_load_6 (65)  [1/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:37  %fir2dim_input_load_6 = load float* %fir2dim_input_addr_7, align 4

ST_12: fir2dim_input_load_7 (66)  [2/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:38  %fir2dim_input_load_7 = load float* %fir2dim_input_addr_6, align 4

ST_12: tmp_7_1 (110)  [2/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:82  %tmp_7_1 = fadd float %tmp_6_1, 0.000000e+00

ST_12: tmp_6_1_2 (117)  [2/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:89  %tmp_6_1_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_18

ST_12: tmp_7_2 (145)  [3/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:117  %tmp_7_2 = fadd float %tmp_6_2, 0.000000e+00

ST_12: tmp_6_2_1 (146)  [1/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:118  %tmp_6_2_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_18

ST_12: tmp_6_2_2 (152)  [3/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:124  %tmp_6_2_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_21

ST_12: tmp_7_3 (180)  [4/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:152  %tmp_7_3 = fadd float %tmp_6_3, 0.000000e+00

ST_12: tmp_6_3_1 (181)  [1/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:153  %tmp_6_3_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_21

ST_12: tmp_6_3_2 (187)  [3/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:159  %tmp_6_3_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_24


 <State 13>: 9.44ns
ST_13: tmp_7_0_1 (54)  [5/5] 9.21ns  loc: fir2dim.c:126
.preheader21.preheader.0:26  %tmp_7_0_1 = fadd float %tmp_7, %tmp_6_0_1

ST_13: tmp_6_0_2 (60)  [1/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:32  %tmp_6_0_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_5

ST_13: fir2dim_input_load_7 (66)  [1/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:38  %fir2dim_input_load_7 = load float* %fir2dim_input_addr_6, align 4

ST_13: tmp_9 (67)  [4/4] 6.73ns  loc: fir2dim.c:130
.preheader21.preheader.0:39  %tmp_9 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_7

ST_13: sum4_0_1 (69)  [1/1] 1.37ns  loc: fir2dim.c:119
.preheader21.preheader.0:41  %sum4_0_1 = xor i6 %tmp, -32

ST_13: sum4_0_1_cast (70)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:42  %sum4_0_1_cast = zext i6 %sum4_0_1 to i64

ST_13: fir2dim_input_addr_8 (71)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:43  %fir2dim_input_addr_8 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum4_0_1_cast

ST_13: fir2dim_input_load_9 (73)  [2/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:45  %fir2dim_input_load_9 = load float* %fir2dim_input_addr_8, align 4

ST_13: tmp_7_1 (110)  [1/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:82  %tmp_7_1 = fadd float %tmp_6_1, 0.000000e+00

ST_13: tmp_6_1_2 (117)  [1/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:89  %tmp_6_1_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_18

ST_13: tmp_7_2 (145)  [2/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:117  %tmp_7_2 = fadd float %tmp_6_2, 0.000000e+00

ST_13: tmp_6_2_2 (152)  [2/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:124  %tmp_6_2_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_21

ST_13: tmp_7_3 (180)  [3/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:152  %tmp_7_3 = fadd float %tmp_6_3, 0.000000e+00

ST_13: tmp_6_3_2 (187)  [2/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:159  %tmp_6_3_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_24


 <State 14>: 9.44ns
ST_14: tmp_7_0_1 (54)  [4/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:26  %tmp_7_0_1 = fadd float %tmp_7, %tmp_6_0_1

ST_14: tmp_9 (67)  [3/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:39  %tmp_9 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_7

ST_14: fir2dim_input_load_9 (73)  [1/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:45  %fir2dim_input_load_9 = load float* %fir2dim_input_addr_8, align 4

ST_14: sum4_0_2 (76)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:48  %sum4_0_2 = add i6 -31, %tmp

ST_14: sum4_0_2_cast (77)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:49  %sum4_0_2_cast = zext i6 %sum4_0_2 to i64

ST_14: fir2dim_input_addr_10 (78)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:50  %fir2dim_input_addr_10 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum4_0_2_cast

ST_14: fir2dim_input_load_11 (80)  [2/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:52  %fir2dim_input_load_11 = load float* %fir2dim_input_addr_10, align 4

ST_14: tmp_7_1_1 (112)  [5/5] 9.21ns  loc: fir2dim.c:126
.preheader21.preheader.0:84  %tmp_7_1_1 = fadd float %tmp_7_1, %tmp_6_1_1

ST_14: tmp_9_1 (119)  [4/4] 6.73ns  loc: fir2dim.c:130
.preheader21.preheader.0:91  %tmp_9_1 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_9

ST_14: tmp_7_2 (145)  [1/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:117  %tmp_7_2 = fadd float %tmp_6_2, 0.000000e+00

ST_14: tmp_6_2_2 (152)  [1/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:124  %tmp_6_2_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_21

ST_14: tmp_7_3 (180)  [2/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:152  %tmp_7_3 = fadd float %tmp_6_3, 0.000000e+00

ST_14: tmp_6_3_2 (187)  [1/4] 5.78ns  loc: fir2dim.c:126
.preheader21.preheader.0:159  %tmp_6_3_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_24


 <State 15>: 9.44ns
ST_15: tmp_7_0_1 (54)  [3/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:26  %tmp_7_0_1 = fadd float %tmp_7, %tmp_6_0_1

ST_15: tmp_9 (67)  [2/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:39  %tmp_9 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_7

ST_15: fir2dim_input_load_11 (80)  [1/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:52  %fir2dim_input_load_11 = load float* %fir2dim_input_addr_10, align 4

ST_15: tmp_7_1_1 (112)  [4/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:84  %tmp_7_1_1 = fadd float %tmp_7_1, %tmp_6_1_1

ST_15: tmp_9_1 (119)  [3/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:91  %tmp_9_1 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_9

ST_15: sum4_1_2 (123)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:95  %sum4_1_2 = add i6 -30, %tmp

ST_15: sum4_1_2_cast (124)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:96  %sum4_1_2_cast = zext i6 %sum4_1_2 to i64

ST_15: fir2dim_input_addr_19 (125)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:97  %fir2dim_input_addr_19 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum4_1_2_cast

ST_15: fir2dim_input_load_19 (126)  [2/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:98  %fir2dim_input_load_19 = load float* %fir2dim_input_addr_19, align 4

ST_15: tmp_7_2_1 (147)  [5/5] 9.21ns  loc: fir2dim.c:126
.preheader21.preheader.0:119  %tmp_7_2_1 = fadd float %tmp_7_2, %tmp_6_2_1

ST_15: tmp_9_2 (154)  [4/4] 6.73ns  loc: fir2dim.c:130
.preheader21.preheader.0:126  %tmp_9_2 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_11

ST_15: tmp_7_3 (180)  [1/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:152  %tmp_7_3 = fadd float %tmp_6_3, 0.000000e+00


 <State 16>: 9.44ns
ST_16: tmp_7_0_1 (54)  [2/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:26  %tmp_7_0_1 = fadd float %tmp_7, %tmp_6_0_1

ST_16: tmp_9 (67)  [1/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:39  %tmp_9 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_7

ST_16: fir2dim_input_load_8 (72)  [2/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:44  %fir2dim_input_load_8 = load float* %fir2dim_input_addr_9, align 4

ST_16: tmp_7_1_1 (112)  [3/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:84  %tmp_7_1_1 = fadd float %tmp_7_1, %tmp_6_1_1

ST_16: tmp_9_1 (119)  [2/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:91  %tmp_9_1 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_9

ST_16: fir2dim_input_load_19 (126)  [1/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:98  %fir2dim_input_load_19 = load float* %fir2dim_input_addr_19, align 4

ST_16: tmp_7_2_1 (147)  [4/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:119  %tmp_7_2_1 = fadd float %tmp_7_2, %tmp_6_2_1

ST_16: tmp_9_2 (154)  [3/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:126  %tmp_9_2 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_11

ST_16: tmp_7_3_1 (182)  [5/5] 9.21ns  loc: fir2dim.c:126
.preheader21.preheader.0:154  %tmp_7_3_1 = fadd float %tmp_7_3, %tmp_6_3_1

ST_16: tmp_9_3 (189)  [4/4] 6.73ns  loc: fir2dim.c:130
.preheader21.preheader.0:161  %tmp_9_3 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_19


 <State 17>: 9.44ns
ST_17: tmp_7_0_1 (54)  [1/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:26  %tmp_7_0_1 = fadd float %tmp_7, %tmp_6_0_1

ST_17: fir2dim_input_load_8 (72)  [1/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:44  %fir2dim_input_load_8 = load float* %fir2dim_input_addr_9, align 4

ST_17: tmp_9_0_1 (74)  [4/4] 6.73ns  loc: fir2dim.c:130
.preheader21.preheader.0:46  %tmp_9_0_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_9

ST_17: tmp_7_1_1 (112)  [2/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:84  %tmp_7_1_1 = fadd float %tmp_7_1, %tmp_6_1_1

ST_17: tmp_9_1 (119)  [1/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:91  %tmp_9_1 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_9

ST_17: tmp_9_1_1 (121)  [4/4] 6.73ns  loc: fir2dim.c:130
.preheader21.preheader.0:93  %tmp_9_1_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_11

ST_17: tmp_7_2_1 (147)  [3/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:119  %tmp_7_2_1 = fadd float %tmp_7_2, %tmp_6_2_1

ST_17: tmp_9_2 (154)  [2/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:126  %tmp_9_2 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_11

ST_17: sum4_2_2 (158)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:130  %sum4_2_2 = add i6 -29, %tmp

ST_17: sum4_2_2_cast (159)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:131  %sum4_2_2_cast = zext i6 %sum4_2_2 to i64

ST_17: fir2dim_input_addr_22 (160)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:132  %fir2dim_input_addr_22 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum4_2_2_cast

ST_17: fir2dim_input_load_22 (161)  [2/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:133  %fir2dim_input_load_22 = load float* %fir2dim_input_addr_22, align 4

ST_17: tmp_7_3_1 (182)  [4/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:154  %tmp_7_3_1 = fadd float %tmp_7_3, %tmp_6_3_1

ST_17: tmp_9_3 (189)  [3/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:161  %tmp_9_3 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_19


 <State 18>: 9.44ns
ST_18: tmp_7_0_2 (61)  [5/5] 9.21ns  loc: fir2dim.c:126
.preheader21.preheader.0:33  %tmp_7_0_2 = fadd float %tmp_7_0_1, %tmp_6_0_2

ST_18: tmp_9_0_1 (74)  [3/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:46  %tmp_9_0_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_9

ST_18: fir2dim_input_load_10 (79)  [2/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:51  %fir2dim_input_load_10 = load float* %fir2dim_input_addr_11, align 4

ST_18: tmp_7_1_1 (112)  [1/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:84  %tmp_7_1_1 = fadd float %tmp_7_1, %tmp_6_1_1

ST_18: tmp_9_1_1 (121)  [3/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:93  %tmp_9_1_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_11

ST_18: tmp_7_2_1 (147)  [2/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:119  %tmp_7_2_1 = fadd float %tmp_7_2, %tmp_6_2_1

ST_18: tmp_9_2 (154)  [1/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:126  %tmp_9_2 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_11

ST_18: tmp_9_2_1 (156)  [4/4] 6.73ns  loc: fir2dim.c:130
.preheader21.preheader.0:128  %tmp_9_2_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_19

ST_18: fir2dim_input_load_22 (161)  [1/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:133  %fir2dim_input_load_22 = load float* %fir2dim_input_addr_22, align 4

ST_18: tmp_7_3_1 (182)  [3/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:154  %tmp_7_3_1 = fadd float %tmp_7_3, %tmp_6_3_1

ST_18: tmp_9_3 (189)  [2/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:161  %tmp_9_3 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_19

ST_18: tmp_9_3_1 (191)  [4/4] 6.73ns  loc: fir2dim.c:130
.preheader21.preheader.0:163  %tmp_9_3_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_22


 <State 19>: 9.44ns
ST_19: tmp_7_0_2 (61)  [4/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:33  %tmp_7_0_2 = fadd float %tmp_7_0_1, %tmp_6_0_2

ST_19: tmp_9_0_1 (74)  [2/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:46  %tmp_9_0_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_9

ST_19: fir2dim_input_load_10 (79)  [1/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:51  %fir2dim_input_load_10 = load float* %fir2dim_input_addr_11, align 4

ST_19: tmp_9_0_2 (81)  [4/4] 6.73ns  loc: fir2dim.c:130
.preheader21.preheader.0:53  %tmp_9_0_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_11

ST_19: tmp_7_1_2 (118)  [5/5] 9.21ns  loc: fir2dim.c:126
.preheader21.preheader.0:90  %tmp_7_1_2 = fadd float %tmp_7_1_1, %tmp_6_1_2

ST_19: tmp_9_1_1 (121)  [2/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:93  %tmp_9_1_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_11

ST_19: tmp_9_1_2 (127)  [4/4] 6.73ns  loc: fir2dim.c:130
.preheader21.preheader.0:99  %tmp_9_1_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_19

ST_19: tmp_7_2_1 (147)  [1/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:119  %tmp_7_2_1 = fadd float %tmp_7_2, %tmp_6_2_1

ST_19: tmp_9_2_1 (156)  [3/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:128  %tmp_9_2_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_19

ST_19: tmp_7_3_1 (182)  [2/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:154  %tmp_7_3_1 = fadd float %tmp_7_3, %tmp_6_3_1

ST_19: tmp_9_3 (189)  [1/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:161  %tmp_9_3 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_19

ST_19: tmp_9_3_1 (191)  [3/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:163  %tmp_9_3_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_22

ST_19: sum4_3_2 (193)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:165  %sum4_3_2 = add i6 -28, %tmp

ST_19: sum4_3_2_cast (194)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:166  %sum4_3_2_cast = zext i6 %sum4_3_2 to i64

ST_19: fir2dim_input_addr_25 (195)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:167  %fir2dim_input_addr_25 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum4_3_2_cast

ST_19: fir2dim_input_load_25 (196)  [2/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:168  %fir2dim_input_load_25 = load float* %fir2dim_input_addr_25, align 4


 <State 20>: 9.44ns
ST_20: tmp_7_0_2 (61)  [3/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:33  %tmp_7_0_2 = fadd float %tmp_7_0_1, %tmp_6_0_2

ST_20: tmp_9_0_1 (74)  [1/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:46  %tmp_9_0_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_9

ST_20: tmp_9_0_2 (81)  [3/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:53  %tmp_9_0_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_11

ST_20: fir2dim_input_load_12 (86)  [2/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:58  %fir2dim_input_load_12 = load float* %fir2dim_input_addr_13, align 4

ST_20: tmp_7_1_2 (118)  [4/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:90  %tmp_7_1_2 = fadd float %tmp_7_1_1, %tmp_6_1_2

ST_20: tmp_9_1_1 (121)  [1/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:93  %tmp_9_1_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_11

ST_20: tmp_9_1_2 (127)  [3/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:99  %tmp_9_1_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_19

ST_20: tmp_7_2_2 (153)  [5/5] 9.21ns  loc: fir2dim.c:126
.preheader21.preheader.0:125  %tmp_7_2_2 = fadd float %tmp_7_2_1, %tmp_6_2_2

ST_20: tmp_9_2_1 (156)  [2/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:128  %tmp_9_2_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_19

ST_20: tmp_9_2_2 (162)  [4/4] 6.73ns  loc: fir2dim.c:130
.preheader21.preheader.0:134  %tmp_9_2_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_22

ST_20: tmp_7_3_1 (182)  [1/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:154  %tmp_7_3_1 = fadd float %tmp_7_3, %tmp_6_3_1

ST_20: tmp_9_3_1 (191)  [2/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:163  %tmp_9_3_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_22

ST_20: fir2dim_input_load_25 (196)  [1/2] 2.71ns  loc: fir2dim.c:130
.preheader21.preheader.0:168  %fir2dim_input_load_25 = load float* %fir2dim_input_addr_25, align 4

ST_20: tmp_9_3_2 (197)  [4/4] 6.73ns  loc: fir2dim.c:130
.preheader21.preheader.0:169  %tmp_9_3_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_25


 <State 21>: 9.21ns
ST_21: tmp_7_0_2 (61)  [2/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:33  %tmp_7_0_2 = fadd float %tmp_7_0_1, %tmp_6_0_2

ST_21: tmp_9_0_2 (81)  [2/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:53  %tmp_9_0_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_11

ST_21: sum8 (83)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:55  %sum8 = add i6 -27, %tmp

ST_21: sum8_cast (84)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:56  %sum8_cast = zext i6 %sum8 to i64

ST_21: fir2dim_input_addr_12 (85)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:57  %fir2dim_input_addr_12 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum8_cast

ST_21: fir2dim_input_load_12 (86)  [1/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:58  %fir2dim_input_load_12 = load float* %fir2dim_input_addr_13, align 4

ST_21: fir2dim_input_load_13 (87)  [2/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:59  %fir2dim_input_load_13 = load float* %fir2dim_input_addr_12, align 4

ST_21: tmp_7_1_2 (118)  [3/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:90  %tmp_7_1_2 = fadd float %tmp_7_1_1, %tmp_6_1_2

ST_21: tmp_9_1_2 (127)  [2/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:99  %tmp_9_1_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_19

ST_21: tmp_7_2_2 (153)  [4/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:125  %tmp_7_2_2 = fadd float %tmp_7_2_1, %tmp_6_2_2

ST_21: tmp_9_2_1 (156)  [1/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:128  %tmp_9_2_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_19

ST_21: tmp_9_2_2 (162)  [3/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:134  %tmp_9_2_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_22

ST_21: tmp_7_3_2 (188)  [5/5] 9.21ns  loc: fir2dim.c:126
.preheader21.preheader.0:160  %tmp_7_3_2 = fadd float %tmp_7_3_1, %tmp_6_3_2

ST_21: tmp_9_3_1 (191)  [1/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:163  %tmp_9_3_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_22

ST_21: tmp_9_3_2 (197)  [3/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:169  %tmp_9_3_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_25


 <State 22>: 9.44ns
ST_22: tmp_7_0_2 (61)  [1/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:33  %tmp_7_0_2 = fadd float %tmp_7_0_1, %tmp_6_0_2

ST_22: tmp_9_0_2 (81)  [1/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:53  %tmp_9_0_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_11

ST_22: fir2dim_input_load_13 (87)  [1/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:59  %fir2dim_input_load_13 = load float* %fir2dim_input_addr_12, align 4

ST_22: tmp_5 (88)  [4/4] 6.73ns  loc: fir2dim.c:134
.preheader21.preheader.0:60  %tmp_5 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_13

ST_22: sum8_0_1 (90)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:62  %sum8_0_1 = add i6 -26, %tmp

ST_22: sum8_0_1_cast (91)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:63  %sum8_0_1_cast = zext i6 %sum8_0_1 to i64

ST_22: fir2dim_input_addr_14 (92)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:64  %fir2dim_input_addr_14 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum8_0_1_cast

ST_22: fir2dim_input_load_15 (94)  [2/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:66  %fir2dim_input_load_15 = load float* %fir2dim_input_addr_14, align 4

ST_22: tmp_7_1_2 (118)  [2/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:90  %tmp_7_1_2 = fadd float %tmp_7_1_1, %tmp_6_1_2

ST_22: tmp_9_1_2 (127)  [1/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:99  %tmp_9_1_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_19

ST_22: tmp_7_2_2 (153)  [3/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:125  %tmp_7_2_2 = fadd float %tmp_7_2_1, %tmp_6_2_2

ST_22: tmp_9_2_2 (162)  [2/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:134  %tmp_9_2_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_22

ST_22: tmp_7_3_2 (188)  [4/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:160  %tmp_7_3_2 = fadd float %tmp_7_3_1, %tmp_6_3_2

ST_22: tmp_9_3_2 (197)  [2/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:169  %tmp_9_3_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_25


 <State 23>: 9.44ns
ST_23: tmp_s (68)  [5/5] 9.21ns  loc: fir2dim.c:130
.preheader21.preheader.0:40  %tmp_s = fadd float %tmp_7_0_2, %tmp_9

ST_23: tmp_5 (88)  [3/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:60  %tmp_5 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_13

ST_23: fir2dim_input_load_15 (94)  [1/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:66  %fir2dim_input_load_15 = load float* %fir2dim_input_addr_14, align 4

ST_23: sum8_0_2 (97)  [1/1] 1.67ns  loc: fir2dim.c:119
.preheader21.preheader.0:69  %sum8_0_2 = add i6 -25, %tmp

ST_23: sum8_0_2_cast (98)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:70  %sum8_0_2_cast = zext i6 %sum8_0_2 to i64

ST_23: fir2dim_input_addr_16 (99)  [1/1] 0.00ns  loc: fir2dim.c:119
.preheader21.preheader.0:71  %fir2dim_input_addr_16 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum8_0_2_cast

ST_23: fir2dim_input_load_17 (101)  [2/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:73  %fir2dim_input_load_17 = load float* %fir2dim_input_addr_16, align 4

ST_23: tmp_7_1_2 (118)  [1/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:90  %tmp_7_1_2 = fadd float %tmp_7_1_1, %tmp_6_1_2

ST_23: tmp_10_1 (129)  [4/4] 6.73ns  loc: fir2dim.c:134
.preheader21.preheader.0:101  %tmp_10_1 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_15

ST_23: tmp_7_2_2 (153)  [2/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:125  %tmp_7_2_2 = fadd float %tmp_7_2_1, %tmp_6_2_2

ST_23: tmp_9_2_2 (162)  [1/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:134  %tmp_9_2_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_22

ST_23: tmp_7_3_2 (188)  [3/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:160  %tmp_7_3_2 = fadd float %tmp_7_3_1, %tmp_6_3_2

ST_23: tmp_9_3_2 (197)  [1/4] 5.78ns  loc: fir2dim.c:130
.preheader21.preheader.0:169  %tmp_9_3_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_25


 <State 24>: 9.44ns
ST_24: tmp_s (68)  [4/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:40  %tmp_s = fadd float %tmp_7_0_2, %tmp_9

ST_24: tmp_5 (88)  [2/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:60  %tmp_5 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_13

ST_24: fir2dim_input_load_17 (101)  [1/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:73  %fir2dim_input_load_17 = load float* %fir2dim_input_addr_16, align 4

ST_24: tmp_4_1_cast3 (108)  [1/1] 0.00ns  loc: fir2dim.c:126
.preheader21.preheader.0:80  %tmp_4_1_cast3 = zext i6 %sum_0_1 to i7

ST_24: tmp_1_2 (120)  [5/5] 9.21ns  loc: fir2dim.c:130
.preheader21.preheader.0:92  %tmp_1_2 = fadd float %tmp_7_1_2, %tmp_9_1

ST_24: tmp_10_1 (129)  [3/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:101  %tmp_10_1 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_15

ST_24: sum8_1_2 (133)  [1/1] 1.67ns  loc: fir2dim.c:126
.preheader21.preheader.0:105  %sum8_1_2 = add i7 14, %tmp_4_1_cast3

ST_24: sum8_1_2_cast (134)  [1/1] 0.00ns  loc: fir2dim.c:126
.preheader21.preheader.0:106  %sum8_1_2_cast = sext i7 %sum8_1_2 to i64

ST_24: fir2dim_input_addr_20 (135)  [1/1] 0.00ns  loc: fir2dim.c:126
.preheader21.preheader.0:107  %fir2dim_input_addr_20 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum8_1_2_cast

ST_24: fir2dim_input_load_20 (136)  [2/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:108  %fir2dim_input_load_20 = load float* %fir2dim_input_addr_20, align 4

ST_24: tmp_7_2_2 (153)  [1/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:125  %tmp_7_2_2 = fadd float %tmp_7_2_1, %tmp_6_2_2

ST_24: tmp_10_2 (164)  [4/4] 6.73ns  loc: fir2dim.c:134
.preheader21.preheader.0:136  %tmp_10_2 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_17

ST_24: tmp_7_3_2 (188)  [2/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:160  %tmp_7_3_2 = fadd float %tmp_7_3_1, %tmp_6_3_2


 <State 25>: 9.44ns
ST_25: tmp_s (68)  [3/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:40  %tmp_s = fadd float %tmp_7_0_2, %tmp_9

ST_25: tmp_5 (88)  [1/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:60  %tmp_5 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_13

ST_25: fir2dim_input_load_14 (93)  [2/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:65  %fir2dim_input_load_14 = load float* %fir2dim_input_addr_15, align 4

ST_25: tmp_1_2 (120)  [4/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:92  %tmp_1_2 = fadd float %tmp_7_1_2, %tmp_9_1

ST_25: tmp_10_1 (129)  [2/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:101  %tmp_10_1 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_15

ST_25: fir2dim_input_load_20 (136)  [1/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:108  %fir2dim_input_load_20 = load float* %fir2dim_input_addr_20, align 4

ST_25: tmp_2_4 (155)  [5/5] 9.21ns  loc: fir2dim.c:130
.preheader21.preheader.0:127  %tmp_2_4 = fadd float %tmp_7_2_2, %tmp_9_2

ST_25: tmp_10_2 (164)  [3/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:136  %tmp_10_2 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_17

ST_25: tmp_7_3_2 (188)  [1/5] 8.26ns  loc: fir2dim.c:126
.preheader21.preheader.0:160  %tmp_7_3_2 = fadd float %tmp_7_3_1, %tmp_6_3_2

ST_25: tmp_10_3 (199)  [4/4] 6.73ns  loc: fir2dim.c:134
.preheader21.preheader.0:171  %tmp_10_3 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_20


 <State 26>: 9.44ns
ST_26: tmp_s (68)  [2/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:40  %tmp_s = fadd float %tmp_7_0_2, %tmp_9

ST_26: fir2dim_input_load_14 (93)  [1/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:65  %fir2dim_input_load_14 = load float* %fir2dim_input_addr_15, align 4

ST_26: tmp_10_0_1 (95)  [4/4] 6.73ns  loc: fir2dim.c:134
.preheader21.preheader.0:67  %tmp_10_0_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_15

ST_26: tmp_1_2 (120)  [3/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:92  %tmp_1_2 = fadd float %tmp_7_1_2, %tmp_9_1

ST_26: tmp_10_1 (129)  [1/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:101  %tmp_10_1 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_15

ST_26: tmp_10_1_1 (131)  [4/4] 6.73ns  loc: fir2dim.c:134
.preheader21.preheader.0:103  %tmp_10_1_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_17

ST_26: tmp_4_2_cast2 (143)  [1/1] 0.00ns  loc: fir2dim.c:126
.preheader21.preheader.0:115  %tmp_4_2_cast2 = zext i6 %sum_0_2 to i7

ST_26: tmp_2_4 (155)  [4/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:127  %tmp_2_4 = fadd float %tmp_7_2_2, %tmp_9_2

ST_26: tmp_10_2 (164)  [2/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:136  %tmp_10_2 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_17

ST_26: sum8_2_2 (168)  [1/1] 1.67ns  loc: fir2dim.c:126
.preheader21.preheader.0:140  %sum8_2_2 = add i7 14, %tmp_4_2_cast2

ST_26: sum8_2_2_cast (169)  [1/1] 0.00ns  loc: fir2dim.c:126
.preheader21.preheader.0:141  %sum8_2_2_cast = sext i7 %sum8_2_2 to i64

ST_26: fir2dim_input_addr_23 (170)  [1/1] 0.00ns  loc: fir2dim.c:126
.preheader21.preheader.0:142  %fir2dim_input_addr_23 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum8_2_2_cast

ST_26: fir2dim_input_load_23 (171)  [2/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:143  %fir2dim_input_load_23 = load float* %fir2dim_input_addr_23, align 4

ST_26: tmp_3_5 (190)  [5/5] 9.21ns  loc: fir2dim.c:130
.preheader21.preheader.0:162  %tmp_3_5 = fadd float %tmp_7_3_2, %tmp_9_3

ST_26: tmp_10_3 (199)  [3/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:171  %tmp_10_3 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_20


 <State 27>: 9.44ns
ST_27: tmp_s (68)  [1/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:40  %tmp_s = fadd float %tmp_7_0_2, %tmp_9

ST_27: tmp_10_0_1 (95)  [3/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:67  %tmp_10_0_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_15

ST_27: fir2dim_input_load_16 (100)  [2/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:72  %fir2dim_input_load_16 = load float* %fir2dim_input_addr_17, align 4

ST_27: tmp_1_2 (120)  [2/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:92  %tmp_1_2 = fadd float %tmp_7_1_2, %tmp_9_1

ST_27: tmp_10_1_1 (131)  [3/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:103  %tmp_10_1_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_17

ST_27: tmp_2_4 (155)  [3/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:127  %tmp_2_4 = fadd float %tmp_7_2_2, %tmp_9_2

ST_27: tmp_10_2 (164)  [1/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:136  %tmp_10_2 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_17

ST_27: tmp_10_2_1 (166)  [4/4] 6.73ns  loc: fir2dim.c:134
.preheader21.preheader.0:138  %tmp_10_2_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_20

ST_27: fir2dim_input_load_23 (171)  [1/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:143  %fir2dim_input_load_23 = load float* %fir2dim_input_addr_23, align 4

ST_27: tmp_3_5 (190)  [4/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:162  %tmp_3_5 = fadd float %tmp_7_3_2, %tmp_9_3

ST_27: tmp_10_3 (199)  [2/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:171  %tmp_10_3 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_20

ST_27: tmp_10_3_1 (201)  [4/4] 6.73ns  loc: fir2dim.c:134
.preheader21.preheader.0:173  %tmp_10_3_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_23


 <State 28>: 9.44ns
ST_28: tmp_0_1 (75)  [5/5] 9.21ns  loc: fir2dim.c:130
.preheader21.preheader.0:47  %tmp_0_1 = fadd float %tmp_s, %tmp_9_0_1

ST_28: tmp_10_0_1 (95)  [2/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:67  %tmp_10_0_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_15

ST_28: fir2dim_input_load_16 (100)  [1/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:72  %fir2dim_input_load_16 = load float* %fir2dim_input_addr_17, align 4

ST_28: tmp_10_0_2 (102)  [4/4] 6.73ns  loc: fir2dim.c:134
.preheader21.preheader.0:74  %tmp_10_0_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_17

ST_28: tmp_1_2 (120)  [1/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:92  %tmp_1_2 = fadd float %tmp_7_1_2, %tmp_9_1

ST_28: tmp_10_1_1 (131)  [2/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:103  %tmp_10_1_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_17

ST_28: tmp_10_1_2 (137)  [4/4] 6.73ns  loc: fir2dim.c:134
.preheader21.preheader.0:109  %tmp_10_1_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_20

ST_28: tmp_2_4 (155)  [2/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:127  %tmp_2_4 = fadd float %tmp_7_2_2, %tmp_9_2

ST_28: tmp_10_2_1 (166)  [3/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:138  %tmp_10_2_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_20

ST_28: tmp_4_3_cast1 (178)  [1/1] 0.00ns  loc: fir2dim.c:126
.preheader21.preheader.0:150  %tmp_4_3_cast1 = zext i6 %sum_1_2 to i7

ST_28: tmp_3_5 (190)  [3/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:162  %tmp_3_5 = fadd float %tmp_7_3_2, %tmp_9_3

ST_28: tmp_10_3 (199)  [1/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:171  %tmp_10_3 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_20

ST_28: tmp_10_3_1 (201)  [3/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:173  %tmp_10_3_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_23

ST_28: sum8_3_2 (203)  [1/1] 1.67ns  loc: fir2dim.c:126
.preheader21.preheader.0:175  %sum8_3_2 = add i7 14, %tmp_4_3_cast1

ST_28: sum8_3_2_cast (204)  [1/1] 0.00ns  loc: fir2dim.c:126
.preheader21.preheader.0:176  %sum8_3_2_cast = sext i7 %sum8_3_2 to i64

ST_28: fir2dim_input_addr_26 (205)  [1/1] 0.00ns  loc: fir2dim.c:126
.preheader21.preheader.0:177  %fir2dim_input_addr_26 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum8_3_2_cast

ST_28: fir2dim_input_load_26 (206)  [2/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:178  %fir2dim_input_load_26 = load float* %fir2dim_input_addr_26, align 4


 <State 29>: 9.44ns
ST_29: tmp_0_1 (75)  [4/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:47  %tmp_0_1 = fadd float %tmp_s, %tmp_9_0_1

ST_29: tmp_10_0_1 (95)  [1/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:67  %tmp_10_0_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_15

ST_29: tmp_10_0_2 (102)  [3/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:74  %tmp_10_0_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_17

ST_29: tmp_1_1 (122)  [5/5] 9.21ns  loc: fir2dim.c:130
.preheader21.preheader.0:94  %tmp_1_1 = fadd float %tmp_1_2, %tmp_9_1_1

ST_29: tmp_10_1_1 (131)  [1/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:103  %tmp_10_1_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_17

ST_29: tmp_10_1_2 (137)  [3/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:109  %tmp_10_1_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_20

ST_29: tmp_2_4 (155)  [1/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:127  %tmp_2_4 = fadd float %tmp_7_2_2, %tmp_9_2

ST_29: tmp_10_2_1 (166)  [2/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:138  %tmp_10_2_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_20

ST_29: tmp_10_2_2 (172)  [4/4] 6.73ns  loc: fir2dim.c:134
.preheader21.preheader.0:144  %tmp_10_2_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_23

ST_29: tmp_3_5 (190)  [2/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:162  %tmp_3_5 = fadd float %tmp_7_3_2, %tmp_9_3

ST_29: tmp_10_3_1 (201)  [2/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:173  %tmp_10_3_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_23

ST_29: fir2dim_input_load_26 (206)  [1/2] 2.71ns  loc: fir2dim.c:134
.preheader21.preheader.0:178  %fir2dim_input_load_26 = load float* %fir2dim_input_addr_26, align 4

ST_29: tmp_10_3_2 (207)  [4/4] 6.73ns  loc: fir2dim.c:134
.preheader21.preheader.0:179  %tmp_10_3_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_26


 <State 30>: 9.21ns
ST_30: tmp_0_1 (75)  [3/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:47  %tmp_0_1 = fadd float %tmp_s, %tmp_9_0_1

ST_30: tmp_10_0_2 (102)  [2/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:74  %tmp_10_0_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_17

ST_30: tmp_1_1 (122)  [4/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:94  %tmp_1_1 = fadd float %tmp_1_2, %tmp_9_1_1

ST_30: tmp_10_1_2 (137)  [2/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:109  %tmp_10_1_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_20

ST_30: tmp_2_1 (157)  [5/5] 9.21ns  loc: fir2dim.c:130
.preheader21.preheader.0:129  %tmp_2_1 = fadd float %tmp_2_4, %tmp_9_2_1

ST_30: tmp_10_2_1 (166)  [1/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:138  %tmp_10_2_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_20

ST_30: tmp_10_2_2 (172)  [3/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:144  %tmp_10_2_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_23

ST_30: tmp_3_5 (190)  [1/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:162  %tmp_3_5 = fadd float %tmp_7_3_2, %tmp_9_3

ST_30: tmp_10_3_1 (201)  [1/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:173  %tmp_10_3_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_23

ST_30: tmp_10_3_2 (207)  [3/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:179  %tmp_10_3_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_26


 <State 31>: 9.21ns
ST_31: tmp_0_1 (75)  [2/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:47  %tmp_0_1 = fadd float %tmp_s, %tmp_9_0_1

ST_31: tmp_10_0_2 (102)  [1/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:74  %tmp_10_0_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_17

ST_31: tmp_1_1 (122)  [3/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:94  %tmp_1_1 = fadd float %tmp_1_2, %tmp_9_1_1

ST_31: tmp_10_1_2 (137)  [1/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:109  %tmp_10_1_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_20

ST_31: tmp_2_1 (157)  [4/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:129  %tmp_2_1 = fadd float %tmp_2_4, %tmp_9_2_1

ST_31: tmp_10_2_2 (172)  [2/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:144  %tmp_10_2_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_23

ST_31: tmp_3_1 (192)  [5/5] 9.21ns  loc: fir2dim.c:130
.preheader21.preheader.0:164  %tmp_3_1 = fadd float %tmp_3_5, %tmp_9_3_1

ST_31: tmp_10_3_2 (207)  [2/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:179  %tmp_10_3_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_26


 <State 32>: 8.26ns
ST_32: tmp_0_1 (75)  [1/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:47  %tmp_0_1 = fadd float %tmp_s, %tmp_9_0_1

ST_32: tmp_1_1 (122)  [2/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:94  %tmp_1_1 = fadd float %tmp_1_2, %tmp_9_1_1

ST_32: tmp_2_1 (157)  [3/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:129  %tmp_2_1 = fadd float %tmp_2_4, %tmp_9_2_1

ST_32: tmp_10_2_2 (172)  [1/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:144  %tmp_10_2_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_23

ST_32: tmp_3_1 (192)  [4/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:164  %tmp_3_1 = fadd float %tmp_3_5, %tmp_9_3_1

ST_32: tmp_10_3_2 (207)  [1/4] 5.78ns  loc: fir2dim.c:134
.preheader21.preheader.0:179  %tmp_10_3_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_26


 <State 33>: 9.21ns
ST_33: tmp_0_2 (82)  [5/5] 9.21ns  loc: fir2dim.c:130
.preheader21.preheader.0:54  %tmp_0_2 = fadd float %tmp_0_1, %tmp_9_0_2

ST_33: tmp_1_1 (122)  [1/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:94  %tmp_1_1 = fadd float %tmp_1_2, %tmp_9_1_1

ST_33: tmp_2_1 (157)  [2/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:129  %tmp_2_1 = fadd float %tmp_2_4, %tmp_9_2_1

ST_33: tmp_3_1 (192)  [3/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:164  %tmp_3_1 = fadd float %tmp_3_5, %tmp_9_3_1


 <State 34>: 9.21ns
ST_34: tmp_0_2 (82)  [4/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:54  %tmp_0_2 = fadd float %tmp_0_1, %tmp_9_0_2

ST_34: tmp_1_2_3 (128)  [5/5] 9.21ns  loc: fir2dim.c:130
.preheader21.preheader.0:100  %tmp_1_2_3 = fadd float %tmp_1_1, %tmp_9_1_2

ST_34: tmp_2_1 (157)  [1/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:129  %tmp_2_1 = fadd float %tmp_2_4, %tmp_9_2_1

ST_34: tmp_3_1 (192)  [2/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:164  %tmp_3_1 = fadd float %tmp_3_5, %tmp_9_3_1


 <State 35>: 9.21ns
ST_35: tmp_0_2 (82)  [3/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:54  %tmp_0_2 = fadd float %tmp_0_1, %tmp_9_0_2

ST_35: tmp_1_2_3 (128)  [4/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:100  %tmp_1_2_3 = fadd float %tmp_1_1, %tmp_9_1_2

ST_35: tmp_2_2 (163)  [5/5] 9.21ns  loc: fir2dim.c:130
.preheader21.preheader.0:135  %tmp_2_2 = fadd float %tmp_2_1, %tmp_9_2_2

ST_35: tmp_3_1 (192)  [1/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:164  %tmp_3_1 = fadd float %tmp_3_5, %tmp_9_3_1


 <State 36>: 9.21ns
ST_36: tmp_0_2 (82)  [2/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:54  %tmp_0_2 = fadd float %tmp_0_1, %tmp_9_0_2

ST_36: tmp_1_2_3 (128)  [3/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:100  %tmp_1_2_3 = fadd float %tmp_1_1, %tmp_9_1_2

ST_36: tmp_2_2 (163)  [4/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:135  %tmp_2_2 = fadd float %tmp_2_1, %tmp_9_2_2

ST_36: tmp_3_2 (198)  [5/5] 9.21ns  loc: fir2dim.c:130
.preheader21.preheader.0:170  %tmp_3_2 = fadd float %tmp_3_1, %tmp_9_3_2


 <State 37>: 8.26ns
ST_37: tmp_0_2 (82)  [1/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:54  %tmp_0_2 = fadd float %tmp_0_1, %tmp_9_0_2

ST_37: tmp_1_2_3 (128)  [2/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:100  %tmp_1_2_3 = fadd float %tmp_1_1, %tmp_9_1_2

ST_37: tmp_2_2 (163)  [3/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:135  %tmp_2_2 = fadd float %tmp_2_1, %tmp_9_2_2

ST_37: tmp_3_2 (198)  [4/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:170  %tmp_3_2 = fadd float %tmp_3_1, %tmp_9_3_2


 <State 38>: 9.21ns
ST_38: tmp_8 (89)  [5/5] 9.21ns  loc: fir2dim.c:134
.preheader21.preheader.0:61  %tmp_8 = fadd float %tmp_0_2, %tmp_5

ST_38: tmp_1_2_3 (128)  [1/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:100  %tmp_1_2_3 = fadd float %tmp_1_1, %tmp_9_1_2

ST_38: tmp_2_2 (163)  [2/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:135  %tmp_2_2 = fadd float %tmp_2_1, %tmp_9_2_2

ST_38: tmp_3_2 (198)  [3/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:170  %tmp_3_2 = fadd float %tmp_3_1, %tmp_9_3_2


 <State 39>: 9.21ns
ST_39: tmp_8 (89)  [4/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:61  %tmp_8 = fadd float %tmp_0_2, %tmp_5

ST_39: tmp_11_1 (130)  [5/5] 9.21ns  loc: fir2dim.c:134
.preheader21.preheader.0:102  %tmp_11_1 = fadd float %tmp_1_2_3, %tmp_10_1

ST_39: tmp_2_2 (163)  [1/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:135  %tmp_2_2 = fadd float %tmp_2_1, %tmp_9_2_2

ST_39: tmp_3_2 (198)  [2/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:170  %tmp_3_2 = fadd float %tmp_3_1, %tmp_9_3_2


 <State 40>: 9.21ns
ST_40: tmp_8 (89)  [3/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:61  %tmp_8 = fadd float %tmp_0_2, %tmp_5

ST_40: tmp_11_1 (130)  [4/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:102  %tmp_11_1 = fadd float %tmp_1_2_3, %tmp_10_1

ST_40: tmp_11_2 (165)  [5/5] 9.21ns  loc: fir2dim.c:134
.preheader21.preheader.0:137  %tmp_11_2 = fadd float %tmp_2_2, %tmp_10_2

ST_40: tmp_3_2 (198)  [1/5] 8.26ns  loc: fir2dim.c:130
.preheader21.preheader.0:170  %tmp_3_2 = fadd float %tmp_3_1, %tmp_9_3_2


 <State 41>: 9.21ns
ST_41: tmp_8 (89)  [2/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:61  %tmp_8 = fadd float %tmp_0_2, %tmp_5

ST_41: tmp_11_1 (130)  [3/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:102  %tmp_11_1 = fadd float %tmp_1_2_3, %tmp_10_1

ST_41: tmp_11_2 (165)  [4/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:137  %tmp_11_2 = fadd float %tmp_2_2, %tmp_10_2

ST_41: tmp_11_3 (200)  [5/5] 9.21ns  loc: fir2dim.c:134
.preheader21.preheader.0:172  %tmp_11_3 = fadd float %tmp_3_2, %tmp_10_3


 <State 42>: 8.26ns
ST_42: tmp_8 (89)  [1/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:61  %tmp_8 = fadd float %tmp_0_2, %tmp_5

ST_42: tmp_11_1 (130)  [2/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:102  %tmp_11_1 = fadd float %tmp_1_2_3, %tmp_10_1

ST_42: tmp_11_2 (165)  [3/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:137  %tmp_11_2 = fadd float %tmp_2_2, %tmp_10_2

ST_42: tmp_11_3 (200)  [4/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:172  %tmp_11_3 = fadd float %tmp_3_2, %tmp_10_3


 <State 43>: 9.21ns
ST_43: tmp_11_0_1 (96)  [5/5] 9.21ns  loc: fir2dim.c:134
.preheader21.preheader.0:68  %tmp_11_0_1 = fadd float %tmp_8, %tmp_10_0_1

ST_43: tmp_11_1 (130)  [1/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:102  %tmp_11_1 = fadd float %tmp_1_2_3, %tmp_10_1

ST_43: tmp_11_2 (165)  [2/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:137  %tmp_11_2 = fadd float %tmp_2_2, %tmp_10_2

ST_43: tmp_11_3 (200)  [3/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:172  %tmp_11_3 = fadd float %tmp_3_2, %tmp_10_3


 <State 44>: 9.21ns
ST_44: tmp_11_0_1 (96)  [4/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:68  %tmp_11_0_1 = fadd float %tmp_8, %tmp_10_0_1

ST_44: tmp_11_1_1 (132)  [5/5] 9.21ns  loc: fir2dim.c:134
.preheader21.preheader.0:104  %tmp_11_1_1 = fadd float %tmp_11_1, %tmp_10_1_1

ST_44: tmp_11_2 (165)  [1/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:137  %tmp_11_2 = fadd float %tmp_2_2, %tmp_10_2

ST_44: tmp_11_3 (200)  [2/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:172  %tmp_11_3 = fadd float %tmp_3_2, %tmp_10_3


 <State 45>: 9.21ns
ST_45: tmp_11_0_1 (96)  [3/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:68  %tmp_11_0_1 = fadd float %tmp_8, %tmp_10_0_1

ST_45: tmp_11_1_1 (132)  [4/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:104  %tmp_11_1_1 = fadd float %tmp_11_1, %tmp_10_1_1

ST_45: tmp_11_2_1 (167)  [5/5] 9.21ns  loc: fir2dim.c:134
.preheader21.preheader.0:139  %tmp_11_2_1 = fadd float %tmp_11_2, %tmp_10_2_1

ST_45: tmp_11_3 (200)  [1/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:172  %tmp_11_3 = fadd float %tmp_3_2, %tmp_10_3


 <State 46>: 9.21ns
ST_46: tmp_11_0_1 (96)  [2/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:68  %tmp_11_0_1 = fadd float %tmp_8, %tmp_10_0_1

ST_46: tmp_11_1_1 (132)  [3/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:104  %tmp_11_1_1 = fadd float %tmp_11_1, %tmp_10_1_1

ST_46: tmp_11_2_1 (167)  [4/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:139  %tmp_11_2_1 = fadd float %tmp_11_2, %tmp_10_2_1

ST_46: tmp_11_3_1 (202)  [5/5] 9.21ns  loc: fir2dim.c:134
.preheader21.preheader.0:174  %tmp_11_3_1 = fadd float %tmp_11_3, %tmp_10_3_1


 <State 47>: 8.26ns
ST_47: tmp_11_0_1 (96)  [1/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:68  %tmp_11_0_1 = fadd float %tmp_8, %tmp_10_0_1

ST_47: tmp_11_1_1 (132)  [2/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:104  %tmp_11_1_1 = fadd float %tmp_11_1, %tmp_10_1_1

ST_47: tmp_11_2_1 (167)  [3/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:139  %tmp_11_2_1 = fadd float %tmp_11_2, %tmp_10_2_1

ST_47: tmp_11_3_1 (202)  [4/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:174  %tmp_11_3_1 = fadd float %tmp_11_3, %tmp_10_3_1


 <State 48>: 9.21ns
ST_48: tmp_11_0_2 (103)  [5/5] 9.21ns  loc: fir2dim.c:134
.preheader21.preheader.0:75  %tmp_11_0_2 = fadd float %tmp_11_0_1, %tmp_10_0_2

ST_48: tmp_11_1_1 (132)  [1/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:104  %tmp_11_1_1 = fadd float %tmp_11_1, %tmp_10_1_1

ST_48: tmp_11_2_1 (167)  [2/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:139  %tmp_11_2_1 = fadd float %tmp_11_2, %tmp_10_2_1

ST_48: tmp_11_3_1 (202)  [3/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:174  %tmp_11_3_1 = fadd float %tmp_11_3, %tmp_10_3_1


 <State 49>: 9.21ns
ST_49: tmp_11_0_2 (103)  [4/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:75  %tmp_11_0_2 = fadd float %tmp_11_0_1, %tmp_10_0_2

ST_49: tmp_11_1_2 (138)  [5/5] 9.21ns  loc: fir2dim.c:134
.preheader21.preheader.0:110  %tmp_11_1_2 = fadd float %tmp_11_1_1, %tmp_10_1_2

ST_49: tmp_11_2_1 (167)  [1/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:139  %tmp_11_2_1 = fadd float %tmp_11_2, %tmp_10_2_1

ST_49: tmp_11_3_1 (202)  [2/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:174  %tmp_11_3_1 = fadd float %tmp_11_3, %tmp_10_3_1


 <State 50>: 9.21ns
ST_50: tmp_11_0_2 (103)  [3/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:75  %tmp_11_0_2 = fadd float %tmp_11_0_1, %tmp_10_0_2

ST_50: tmp_11_1_2 (138)  [4/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:110  %tmp_11_1_2 = fadd float %tmp_11_1_1, %tmp_10_1_2

ST_50: tmp_11_2_2 (173)  [5/5] 9.21ns  loc: fir2dim.c:134
.preheader21.preheader.0:145  %tmp_11_2_2 = fadd float %tmp_11_2_1, %tmp_10_2_2

ST_50: tmp_11_3_1 (202)  [1/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:174  %tmp_11_3_1 = fadd float %tmp_11_3, %tmp_10_3_1


 <State 51>: 9.21ns
ST_51: tmp_11_0_2 (103)  [2/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:75  %tmp_11_0_2 = fadd float %tmp_11_0_1, %tmp_10_0_2

ST_51: tmp_11_1_2 (138)  [3/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:110  %tmp_11_1_2 = fadd float %tmp_11_1_1, %tmp_10_1_2

ST_51: tmp_11_2_2 (173)  [4/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:145  %tmp_11_2_2 = fadd float %tmp_11_2_1, %tmp_10_2_2

ST_51: tmp_11_3_2 (208)  [5/5] 9.21ns  loc: fir2dim.c:134
.preheader21.preheader.0:180  %tmp_11_3_2 = fadd float %tmp_11_3_1, %tmp_10_3_2


 <State 52>: 8.26ns
ST_52: tmp_11_0_2 (103)  [1/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:75  %tmp_11_0_2 = fadd float %tmp_11_0_1, %tmp_10_0_2

ST_52: tmp_11_1_2 (138)  [2/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:110  %tmp_11_1_2 = fadd float %tmp_11_1_1, %tmp_10_1_2

ST_52: tmp_11_2_2 (173)  [3/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:145  %tmp_11_2_2 = fadd float %tmp_11_2_1, %tmp_10_2_2

ST_52: tmp_11_3_2 (208)  [4/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:180  %tmp_11_3_2 = fadd float %tmp_11_3_1, %tmp_10_3_2


 <State 53>: 8.26ns
ST_53: tmp_10 (28)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:0  %tmp_10 = trunc i5 %poutput_0_idx to i4

ST_53: poutput_0_idx_cast (29)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:1  %poutput_0_idx_cast = zext i5 %poutput_0_idx to i64

ST_53: tmp_2 (39)  [1/1] 1.67ns  loc: fir2dim.c:116
.preheader21.preheader.0:11  %tmp_2 = add i5 4, %poutput_0_idx

ST_53: fir2dim_output_addr (40)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:12  %fir2dim_output_addr = getelementptr [16 x float]* %fir2dim_output, i64 0, i64 %poutput_0_idx_cast

ST_53: StgValue_520 (104)  [1/1] 2.39ns  loc: fir2dim.c:134
.preheader21.preheader.0:76  store float %tmp_11_0_2, float* %fir2dim_output_addr, align 4

ST_53: tmp_11_1_2 (138)  [1/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:110  %tmp_11_1_2 = fadd float %tmp_11_1_1, %tmp_10_1_2

ST_53: tmp_11_2_2 (173)  [2/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:145  %tmp_11_2_2 = fadd float %tmp_11_2_1, %tmp_10_2_2

ST_53: tmp_11_3_2 (208)  [3/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:180  %tmp_11_3_2 = fadd float %tmp_11_3_1, %tmp_10_3_2


 <State 54>: 8.26ns
ST_54: poutput_0_idx1_s (105)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:77  %poutput_0_idx1_s = or i4 %tmp_10, 1

ST_54: poutput_0_idx1_cast (106)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:78  %poutput_0_idx1_cast = zext i4 %poutput_0_idx1_s to i64

ST_54: fir2dim_output_addr_1 (107)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:79  %fir2dim_output_addr_1 = getelementptr [16 x float]* %fir2dim_output, i64 0, i64 %poutput_0_idx1_cast

ST_54: StgValue_527 (139)  [1/1] 2.39ns  loc: fir2dim.c:134
.preheader21.preheader.0:111  store float %tmp_11_1_2, float* %fir2dim_output_addr_1, align 4

ST_54: tmp_11_2_2 (173)  [1/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:145  %tmp_11_2_2 = fadd float %tmp_11_2_1, %tmp_10_2_2

ST_54: tmp_11_3_2 (208)  [2/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:180  %tmp_11_3_2 = fadd float %tmp_11_3_1, %tmp_10_3_2


 <State 55>: 8.26ns
ST_55: poutput_0_idx1_1 (140)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:112  %poutput_0_idx1_1 = or i4 %tmp_10, 2

ST_55: poutput_0_idx1_1_cas (141)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:113  %poutput_0_idx1_1_cas = zext i4 %poutput_0_idx1_1 to i64

ST_55: fir2dim_output_addr_2 (142)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:114  %fir2dim_output_addr_2 = getelementptr [16 x float]* %fir2dim_output, i64 0, i64 %poutput_0_idx1_1_cas

ST_55: StgValue_533 (174)  [1/1] 2.39ns  loc: fir2dim.c:134
.preheader21.preheader.0:146  store float %tmp_11_2_2, float* %fir2dim_output_addr_2, align 4

ST_55: tmp_11_3_2 (208)  [1/5] 8.26ns  loc: fir2dim.c:134
.preheader21.preheader.0:180  %tmp_11_3_2 = fadd float %tmp_11_3_1, %tmp_10_3_2


 <State 56>: 2.39ns
ST_56: empty (30)  [1/1] 0.00ns
.preheader21.preheader.0:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_56: tmp_1 (31)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

ST_56: StgValue_537 (32)  [1/1] 0.00ns  loc: fir2dim.c:114
.preheader21.preheader.0:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_56: poutput_0_idx1_2 (175)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:147  %poutput_0_idx1_2 = or i4 %tmp_10, 3

ST_56: poutput_0_idx1_2_cas (176)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:148  %poutput_0_idx1_2_cas = zext i4 %poutput_0_idx1_2 to i64

ST_56: fir2dim_output_addr_3 (177)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:149  %fir2dim_output_addr_3 = getelementptr [16 x float]* %fir2dim_output, i64 0, i64 %poutput_0_idx1_2_cas

ST_56: StgValue_541 (209)  [1/1] 2.39ns  loc: fir2dim.c:134
.preheader21.preheader.0:181  store float %tmp_11_3_2, float* %fir2dim_output_addr_3, align 4

ST_56: empty_6 (210)  [1/1] 0.00ns  loc: fir2dim.c:139
.preheader21.preheader.0:182  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1) nounwind

ST_56: StgValue_543 (211)  [1/1] 0.00ns  loc: fir2dim.c:113
.preheader21.preheader.0:183  br label %1


 <State 57>: 0.00ns
ST_57: StgValue_544 (213)  [1/1] 0.00ns  loc: fir2dim.c:141
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fir2dim_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ fir2dim_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_58           (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_59           (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_60           (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_61           (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_62           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_63           (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_64           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_65           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_1  (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111110]
fir2dim_input_addr_3  (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111110]
fir2dim_input_addr_5  (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111110]
fir2dim_input_addr_7  (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111110]
fir2dim_input_addr_9  (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111110]
fir2dim_input_addr_11 (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111110]
fir2dim_input_addr_13 (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111110]
fir2dim_input_addr_15 (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111110]
fir2dim_input_addr_17 (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111110]
StgValue_75           (br               ) [ 0111111111111111111111111111111111111111111111111111111110]
k                     (phi              ) [ 0011000000000000000000000000000000000000000000000000000000]
poutput_0_idx         (phi              ) [ 0011111111111111111111111111111111111111111111111111110000]
exitcond1             (icmp             ) [ 0011111111111111111111111111111111111111111111111111111110]
k_1                   (add              ) [ 0111111111111111111111111111111111111111111111111111111110]
StgValue_80           (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11                (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
p_shl                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
p_shl_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_12                (shl              ) [ 0000000000000000000000000000000000000000000000000000000000]
p_shl1_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp                   (sub              ) [ 0000111111111111111111110000000000000000000000000000000000]
tmp_3                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_4                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr    (getelementptr    ) [ 0000100000000000000000000000000000000000000000000000000000]
fir2dim_input_load    (load             ) [ 0000111111100000000000000000000000000000000000000000000000]
fir2dim_input_load_1  (load             ) [ 0000011100000000000000000000000000000000000000000000000000]
sum_0_1               (add              ) [ 0000011111111111111111111000000000000000000000000000000000]
sum_0_1_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_2  (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000]
fir2dim_input_load_3  (load             ) [ 0000001111110000000000000000000000000000000000000000000000]
sum_0_2               (add              ) [ 0000001111111111111111111110000000000000000000000000000000]
sum_0_2_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_4  (getelementptr    ) [ 0000001000000000000000000000000000000000000000000000000000]
fir2dim_input_load_5  (load             ) [ 0000000111111100000000000000000000000000000000000000000000]
sum_1_2               (add              ) [ 0000000111111111111111111111100000000000000000000000000000]
sum_1_2_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_18 (getelementptr    ) [ 0000000100000000000000000000000000000000000000000000000000]
tmp_6                 (fmul             ) [ 0000000011111000000000000000000000000000000000000000000000]
fir2dim_input_load_18 (load             ) [ 0000000011111100000000000000000000000000000000000000000000]
fir2dim_input_load_2  (load             ) [ 0000000001111000000000000000000000000000000000000000000000]
tmp_6_1               (fmul             ) [ 0000000001111100000000000000000000000000000000000000000000]
sum_2_2               (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum_2_2_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_21 (getelementptr    ) [ 0000000001000000000000000000000000000000000000000000000000]
tmp_6_2               (fmul             ) [ 0000000000111110000000000000000000000000000000000000000000]
fir2dim_input_load_21 (load             ) [ 0000000000111110000000000000000000000000000000000000000000]
fir2dim_input_load_4  (load             ) [ 0000000000011110000000000000000000000000000000000000000000]
tmp_6_3               (fmul             ) [ 0000000000011111000000000000000000000000000000000000000000]
sum_3_2               (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum_3_2_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_24 (getelementptr    ) [ 0000000000010000000000000000000000000000000000000000000000]
tmp_6_0_1             (fmul             ) [ 0000000000001111110000000000000000000000000000000000000000]
tmp_6_1_1             (fmul             ) [ 0000000000001111111000000000000000000000000000000000000000]
fir2dim_input_load_24 (load             ) [ 0000000000001110000000000000000000000000000000000000000000]
tmp_7                 (fadd             ) [ 0000000000000111110000000000000000000000000000000000000000]
sum4                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum4_cast             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_6  (getelementptr    ) [ 0000000000000100000000000000000000000000000000000000000000]
fir2dim_input_load_6  (load             ) [ 0000000000000111111100000000000000000000000000000000000000]
tmp_6_2_1             (fmul             ) [ 0000000000000111111100000000000000000000000000000000000000]
tmp_6_3_1             (fmul             ) [ 0000000000000111111110000000000000000000000000000000000000]
tmp_6_0_2             (fmul             ) [ 0000000000000011111111100000000000000000000000000000000000]
fir2dim_input_load_7  (load             ) [ 0000000000000011100000000000000000000000000000000000000000]
sum4_0_1              (xor              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum4_0_1_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_8  (getelementptr    ) [ 0000000000000010000000000000000000000000000000000000000000]
tmp_7_1               (fadd             ) [ 0000000000000011111000000000000000000000000000000000000000]
tmp_6_1_2             (fmul             ) [ 0000000000000011111111110000000000000000000000000000000000]
fir2dim_input_load_9  (load             ) [ 0000000000000001111110000000000000000000000000000000000000]
sum4_0_2              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum4_0_2_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_10 (getelementptr    ) [ 0000000000000001000000000000000000000000000000000000000000]
tmp_7_2               (fadd             ) [ 0000000000000001111100000000000000000000000000000000000000]
tmp_6_2_2             (fmul             ) [ 0000000000000001111111111000000000000000000000000000000000]
tmp_6_3_2             (fmul             ) [ 0000000000000001111111111100000000000000000000000000000000]
fir2dim_input_load_11 (load             ) [ 0000000000000000111111100000000000000000000000000000000000]
sum4_1_2              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum4_1_2_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_19 (getelementptr    ) [ 0000000000000000100000000000000000000000000000000000000000]
tmp_7_3               (fadd             ) [ 0000000000000000111110000000000000000000000000000000000000]
tmp_9                 (fmul             ) [ 0000000000000000011111111111000000000000000000000000000000]
fir2dim_input_load_19 (load             ) [ 0000000000000000011111100000000000000000000000000000000000]
tmp_7_0_1             (fadd             ) [ 0000000000000000001111100000000000000000000000000000000000]
fir2dim_input_load_8  (load             ) [ 0000000000000000001111000000000000000000000000000000000000]
tmp_9_1               (fmul             ) [ 0000000000000000001111111111100000000000000000000000000000]
sum4_2_2              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum4_2_2_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_22 (getelementptr    ) [ 0000000000000000001000000000000000000000000000000000000000]
tmp_7_1_1             (fadd             ) [ 0000000000000000000111110000000000000000000000000000000000]
tmp_9_2               (fmul             ) [ 0010000000000000000111111111110000000000000000000000000000]
fir2dim_input_load_22 (load             ) [ 0000000000000000000111110000000000000000000000000000000000]
fir2dim_input_load_10 (load             ) [ 0000000000000000000011110000000000000000000000000000000000]
tmp_7_2_1             (fadd             ) [ 0000000000000000000011111000000000000000000000000000000000]
tmp_9_3               (fmul             ) [ 0011000000000000000011111111111000000000000000000000000000]
sum4_3_2              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum4_3_2_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_25 (getelementptr    ) [ 0000000000000000000010000000000000000000000000000000000000]
tmp_9_0_1             (fmul             ) [ 0011110000000000000001111111111110000000000000000000000000]
tmp_9_1_1             (fmul             ) [ 0011111000000000000001111111111111000000000000000000000000]
tmp_7_3_1             (fadd             ) [ 0000000000000000000001111100000000000000000000000000000000]
fir2dim_input_load_25 (load             ) [ 0000000000000000000001110000000000000000000000000000000000]
sum8                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum8_cast             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_12 (getelementptr    ) [ 0000000000000000000000100000000000000000000000000000000000]
fir2dim_input_load_12 (load             ) [ 0000000000000000000000111111100000000000000000000000000000]
tmp_9_2_1             (fmul             ) [ 0011111100000000000000111111111111100000000000000000000000]
tmp_9_3_1             (fmul             ) [ 0011111110000000000000111111111111110000000000000000000000]
tmp_7_0_2             (fadd             ) [ 0000000000000000000000011111000000000000000000000000000000]
tmp_9_0_2             (fmul             ) [ 0011111111100000000000011111111111111100000000000000000000]
fir2dim_input_load_13 (load             ) [ 0000000000000000000000011100000000000000000000000000000000]
sum8_0_1              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum8_0_1_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_14 (getelementptr    ) [ 0000000000000000000000010000000000000000000000000000000000]
tmp_9_1_2             (fmul             ) [ 0011111111110000000000011111111111111110000000000000000000]
fir2dim_input_load_15 (load             ) [ 0010000000000000000000001111110000000000000000000000000000]
sum8_0_2              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum8_0_2_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_16 (getelementptr    ) [ 0000000000000000000000001000000000000000000000000000000000]
tmp_7_1_2             (fadd             ) [ 0000000000000000000000001111100000000000000000000000000000]
tmp_9_2_2             (fmul             ) [ 0011111111111000000000001111111111111111000000000000000000]
tmp_9_3_2             (fmul             ) [ 0011111111111100000000001111111111111111100000000000000000]
fir2dim_input_load_17 (load             ) [ 0011100000000000000000000111111100000000000000000000000000]
tmp_4_1_cast3         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sum8_1_2              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum8_1_2_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_20 (getelementptr    ) [ 0000000000000000000000000100000000000000000000000000000000]
tmp_7_2_2             (fadd             ) [ 0010000000000000000000000111110000000000000000000000000000]
tmp_5                 (fmul             ) [ 0011111111111111000000000011111111111111111000000000000000]
fir2dim_input_load_20 (load             ) [ 0011100000000000000000000011111100000000000000000000000000]
tmp_7_3_2             (fadd             ) [ 0011000000000000000000000011111000000000000000000000000000]
fir2dim_input_load_14 (load             ) [ 0011000000000000000000000001111000000000000000000000000000]
tmp_10_1              (fmul             ) [ 0011111111111111100000000001111111111111111100000000000000]
tmp_4_2_cast2         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sum8_2_2              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum8_2_2_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_23 (getelementptr    ) [ 0000000000000000000000000001000000000000000000000000000000]
tmp_s                 (fadd             ) [ 0011110000000000000000000000111110000000000000000000000000]
tmp_10_2              (fmul             ) [ 0011111111111111110000000000111111111111111110000000000000]
fir2dim_input_load_23 (load             ) [ 0011110000000000000000000000111110000000000000000000000000]
fir2dim_input_load_16 (load             ) [ 0011110000000000000000000000011110000000000000000000000000]
tmp_1_2               (fadd             ) [ 0011111000000000000000000000011111000000000000000000000000]
tmp_4_3_cast1         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_10_3              (fmul             ) [ 0011111111111111111000000000011111111111111111000000000000]
sum8_3_2              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sum8_3_2_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_input_addr_26 (getelementptr    ) [ 0010000000000000000000000000010000000000000000000000000000]
tmp_10_0_1            (fmul             ) [ 0001111111111111111110000000001111111111111111110000000000]
tmp_10_1_1            (fmul             ) [ 0001111111111111111111000000001111111111111111111000000000]
tmp_2_4               (fadd             ) [ 0001111100000000000000000000001111100000000000000000000000]
fir2dim_input_load_26 (load             ) [ 0001110000000000000000000000001110000000000000000000000000]
tmp_10_2_1            (fmul             ) [ 0000111111111111111111100000000111111111111111111100000000]
tmp_3_5               (fadd             ) [ 0000111110000000000000000000000111110000000000000000000000]
tmp_10_3_1            (fmul             ) [ 0000111111111111111111110000000111111111111111111110000000]
tmp_10_0_2            (fmul             ) [ 0000011111111111111111111100000011111111111111111111100000]
tmp_10_1_2            (fmul             ) [ 0000011111111111111111111110000011111111111111111111110000]
tmp_0_1               (fadd             ) [ 0000001111100000000000000000000001111100000000000000000000]
tmp_10_2_2            (fmul             ) [ 0000001111111111111111111111000001111111111111111111111000]
tmp_10_3_2            (fmul             ) [ 0000001111111111111111111111100001111111111111111111111100]
tmp_1_1               (fadd             ) [ 0000000111110000000000000000000000111110000000000000000000]
tmp_2_1               (fadd             ) [ 0000000011111000000000000000000000011111000000000000000000]
tmp_3_1               (fadd             ) [ 0000000001111100000000000000000000001111100000000000000000]
tmp_0_2               (fadd             ) [ 0000000000011111000000000000000000000011111000000000000000]
tmp_1_2_3             (fadd             ) [ 0000000000001111100000000000000000000001111100000000000000]
tmp_2_2               (fadd             ) [ 0000000000000111110000000000000000000000111110000000000000]
tmp_3_2               (fadd             ) [ 0000000000000011111000000000000000000000011111000000000000]
tmp_8                 (fadd             ) [ 0000000000000000111110000000000000000000000111110000000000]
tmp_11_1              (fadd             ) [ 0000000000000000011111000000000000000000000011111000000000]
tmp_11_2              (fadd             ) [ 0000000000000000001111100000000000000000000001111100000000]
tmp_11_3              (fadd             ) [ 0000000000000000000111110000000000000000000000111110000000]
tmp_11_0_1            (fadd             ) [ 0000000000000000000001111100000000000000000000001111100000]
tmp_11_1_1            (fadd             ) [ 0000000000000000000000111110000000000000000000000111110000]
tmp_11_2_1            (fadd             ) [ 0000000000000000000000011111000000000000000000000011111000]
tmp_11_3_1            (fadd             ) [ 0000000000000000000000001111100000000000000000000001111100]
tmp_11_0_2            (fadd             ) [ 0000000000000000000000000010000000000000000000000000010000]
tmp_10                (trunc            ) [ 0010000000000000000000000001100000000000000000000000001110]
poutput_0_idx_cast    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_2                 (add              ) [ 0110000000000000000000000001100000000000000000000000001110]
fir2dim_output_addr   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_520          (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_1_2            (fadd             ) [ 0000000000000000000000000001000000000000000000000000001000]
poutput_0_idx1_s      (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
poutput_0_idx1_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_output_addr_1 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_527          (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_2_2            (fadd             ) [ 0000000000000000000000000000100000000000000000000000000100]
poutput_0_idx1_1      (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
poutput_0_idx1_1_cas  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_output_addr_2 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_533          (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_3_2            (fadd             ) [ 0010000000000000000000000000000000000000000000000000000010]
empty                 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_1                 (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_537          (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
poutput_0_idx1_2      (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
poutput_0_idx1_2_cas  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
fir2dim_output_addr_3 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_541          (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_6               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_543          (br               ) [ 0111111111111111111111111111111111111111111111111111111110]
StgValue_544          (ret              ) [ 0000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fir2dim_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir2dim_input"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fir2dim_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir2dim_output"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir2dim_hwa_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="fir2dim_input_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="fir2dim_input_addr_3_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_3/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="fir2dim_input_addr_5_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_5/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="fir2dim_input_addr_7_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="6" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_7/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="fir2dim_input_addr_9_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_9/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="fir2dim_input_addr_11_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="17"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_11/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="fir2dim_input_addr_13_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="6" slack="19"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_13/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="fir2dim_input_addr_15_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="24"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_15/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="fir2dim_input_addr_17_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="6" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_17/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir2dim_input_load/2 fir2dim_input_load_1/3 fir2dim_input_load_3/4 fir2dim_input_load_5/5 fir2dim_input_load_18/6 fir2dim_input_load_2/7 fir2dim_input_load_21/8 fir2dim_input_load_4/9 fir2dim_input_load_24/10 fir2dim_input_load_6/11 fir2dim_input_load_7/12 fir2dim_input_load_9/13 fir2dim_input_load_11/14 fir2dim_input_load_19/15 fir2dim_input_load_8/16 fir2dim_input_load_22/17 fir2dim_input_load_10/18 fir2dim_input_load_25/19 fir2dim_input_load_12/20 fir2dim_input_load_13/21 fir2dim_input_load_15/22 fir2dim_input_load_17/23 fir2dim_input_load_20/24 fir2dim_input_load_14/25 fir2dim_input_load_23/26 fir2dim_input_load_16/27 fir2dim_input_load_26/28 "/>
</bind>
</comp>

<comp id="184" class="1004" name="fir2dim_input_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="fir2dim_input_addr_2_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_2/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="fir2dim_input_addr_4_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_4/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="fir2dim_input_addr_18_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_18/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="fir2dim_input_addr_21_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_21/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="fir2dim_input_addr_24_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_24/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="fir2dim_input_addr_6_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_6/12 "/>
</bind>
</comp>

<comp id="240" class="1004" name="fir2dim_input_addr_8_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_8/13 "/>
</bind>
</comp>

<comp id="248" class="1004" name="fir2dim_input_addr_10_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_10/14 "/>
</bind>
</comp>

<comp id="256" class="1004" name="fir2dim_input_addr_19_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_19/15 "/>
</bind>
</comp>

<comp id="264" class="1004" name="fir2dim_input_addr_22_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_22/17 "/>
</bind>
</comp>

<comp id="272" class="1004" name="fir2dim_input_addr_25_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_25/19 "/>
</bind>
</comp>

<comp id="280" class="1004" name="fir2dim_input_addr_12_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="6" slack="0"/>
<pin id="284" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_12/21 "/>
</bind>
</comp>

<comp id="288" class="1004" name="fir2dim_input_addr_14_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_14/22 "/>
</bind>
</comp>

<comp id="296" class="1004" name="fir2dim_input_addr_16_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_16/23 "/>
</bind>
</comp>

<comp id="304" class="1004" name="fir2dim_input_addr_20_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_20/24 "/>
</bind>
</comp>

<comp id="312" class="1004" name="fir2dim_input_addr_23_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="7" slack="0"/>
<pin id="316" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_23/26 "/>
</bind>
</comp>

<comp id="320" class="1004" name="fir2dim_input_addr_26_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_input_addr_26/28 "/>
</bind>
</comp>

<comp id="328" class="1004" name="fir2dim_output_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_output_addr/53 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_520/53 StgValue_527/54 StgValue_533/55 StgValue_541/56 "/>
</bind>
</comp>

<comp id="340" class="1004" name="fir2dim_output_addr_1_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_output_addr_1/54 "/>
</bind>
</comp>

<comp id="348" class="1004" name="fir2dim_output_addr_2_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_output_addr_2/55 "/>
</bind>
</comp>

<comp id="356" class="1004" name="fir2dim_output_addr_3_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="4" slack="0"/>
<pin id="360" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir2dim_output_addr_3/56 "/>
</bind>
</comp>

<comp id="364" class="1005" name="k_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="1"/>
<pin id="366" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="k_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="3" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="poutput_0_idx_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="1"/>
<pin id="378" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="poutput_0_idx (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="poutput_0_idx_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="5" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="5" slack="51"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="poutput_0_idx/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_7/8 tmp_7_1/9 tmp_7_2/10 tmp_7_3/11 tmp_7_0_1/13 tmp_7_1_1/14 tmp_7_2_1/15 tmp_7_3_1/16 tmp_7_0_2/18 tmp_7_1_2/19 tmp_7_2_2/20 tmp_7_3_2/21 tmp_s/23 tmp_1_2/24 tmp_2_4/25 tmp_3_5/26 tmp_0_1/28 tmp_1_1/29 tmp_2_1/30 tmp_3_1/31 tmp_0_2/33 tmp_1_2_3/34 tmp_11_1/39 tmp_11_1_1/44 tmp_11_1_2/49 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="0" index="1" bw="32" slack="12"/>
<pin id="396" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2_2/35 tmp_3_2/36 tmp_8/38 tmp_11_2/40 tmp_11_3/41 tmp_11_0_1/43 tmp_11_2_1/45 tmp_11_3_1/46 tmp_11_0_2/48 tmp_11_2_2/50 tmp_11_3_2/51 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6/4 tmp_6_1/5 tmp_6_2/6 tmp_6_3/7 tmp_6_0_1/8 tmp_6_2_1/9 tmp_6_0_2/10 tmp_6_2_2/11 tmp_9/13 tmp_9_1/14 tmp_9_2/15 tmp_9_3/16 tmp_9_0_1/17 tmp_9_2_1/18 tmp_9_0_2/19 tmp_9_2_2/20 tmp_5/22 tmp_10_1/23 tmp_10_2/24 tmp_10_3/25 tmp_10_0_1/26 tmp_10_2_1/27 tmp_10_0_2/28 tmp_10_2_2/29 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6_1_1/8 tmp_6_3_1/9 tmp_6_1_2/10 tmp_6_3_2/11 tmp_9_1_1/17 tmp_9_3_1/18 tmp_9_1_2/19 tmp_9_3_2/20 tmp_10_1_1/26 tmp_10_3_1/27 tmp_10_1_2/28 tmp_10_3_2/29 "/>
</bind>
</comp>

<comp id="409" class="1005" name="reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_load fir2dim_input_load_4 fir2dim_input_load_9 fir2dim_input_load_25 fir2dim_input_load_15 "/>
</bind>
</comp>

<comp id="417" class="1005" name="reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_load_1 fir2dim_input_load_18 fir2dim_input_load_7 fir2dim_input_load_19 fir2dim_input_load_13 fir2dim_input_load_20 "/>
</bind>
</comp>

<comp id="423" class="1005" name="reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_load_3 fir2dim_input_load_24 fir2dim_input_load_11 fir2dim_input_load_17 "/>
</bind>
</comp>

<comp id="429" class="1005" name="reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_load_5 fir2dim_input_load_8 fir2dim_input_load_12 fir2dim_input_load_16 "/>
</bind>
</comp>

<comp id="437" class="1005" name="reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_6_2_1 tmp_9_3 "/>
</bind>
</comp>

<comp id="443" class="1005" name="reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_load_2 fir2dim_input_load_6 fir2dim_input_load_10 fir2dim_input_load_14 "/>
</bind>
</comp>

<comp id="449" class="1005" name="reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_1 tmp_6_0_2 "/>
</bind>
</comp>

<comp id="455" class="1005" name="reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_2 tmp_6_2_2 "/>
</bind>
</comp>

<comp id="461" class="1005" name="reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_load_21 fir2dim_input_load_22 fir2dim_input_load_23 "/>
</bind>
</comp>

<comp id="467" class="1005" name="reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_3 tmp_9 "/>
</bind>
</comp>

<comp id="473" class="1005" name="reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="2"/>
<pin id="475" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_0_1 tmp_9_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="3"/>
<pin id="480" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6_1_1 tmp_9_1_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 tmp_7_0_1 tmp_7_0_2 tmp_s tmp_0_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="4"/>
<pin id="490" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_6_3_1 tmp_9_3_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_1 tmp_7_1_1 tmp_7_1_2 tmp_1_2 tmp_1_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="6"/>
<pin id="500" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_6_1_2 tmp_9_3_2 "/>
</bind>
</comp>

<comp id="504" class="1005" name="reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_2 tmp_7_2_1 tmp_7_2_2 tmp_2_4 tmp_2_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_3 tmp_7_3_1 tmp_7_3_2 tmp_3_5 tmp_3_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_2 tmp_11_1 tmp_11_1_1 tmp_11_1_2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_2 tmp_11_2 tmp_11_2_1 tmp_11_2_2 tmp_11_3_2 "/>
</bind>
</comp>

<comp id="529" class="1005" name="reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2 tmp_11_3 tmp_11_3_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_11_0_1 tmp_11_0_2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="exitcond1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="0"/>
<pin id="542" dir="0" index="1" bw="3" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="k_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_11_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="1"/>
<pin id="554" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="p_shl_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_shl_cast_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="0"/>
<pin id="566" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_12_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="1"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_shl1_cast_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="0"/>
<pin id="580" dir="0" index="1" bw="3" slack="0"/>
<pin id="581" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_3_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sum_0_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="0"/>
<pin id="597" dir="0" index="1" bw="6" slack="1"/>
<pin id="598" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_0_1/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sum_0_1_cast_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_0_1_cast/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sum_0_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="0"/>
<pin id="607" dir="0" index="1" bw="6" slack="2"/>
<pin id="608" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_0_2/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sum_0_2_cast_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_0_2_cast/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sum_1_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="0"/>
<pin id="617" dir="0" index="1" bw="6" slack="3"/>
<pin id="618" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1_2/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sum_1_2_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_1_2_cast/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sum_2_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="0"/>
<pin id="627" dir="0" index="1" bw="6" slack="5"/>
<pin id="628" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_2/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sum_2_2_cast_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_2_2_cast/8 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sum_3_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="0"/>
<pin id="637" dir="0" index="1" bw="6" slack="7"/>
<pin id="638" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_3_2/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sum_3_2_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_3_2_cast/10 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sum4_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="0"/>
<pin id="647" dir="0" index="1" bw="6" slack="9"/>
<pin id="648" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4/12 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sum4_cast_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="6" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_cast/12 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sum4_0_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="6" slack="10"/>
<pin id="657" dir="0" index="1" bw="6" slack="0"/>
<pin id="658" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sum4_0_1/13 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sum4_0_1_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_0_1_cast/13 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sum4_0_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="0"/>
<pin id="667" dir="0" index="1" bw="6" slack="11"/>
<pin id="668" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4_0_2/14 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sum4_0_2_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="6" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_0_2_cast/14 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sum4_1_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="0" index="1" bw="6" slack="12"/>
<pin id="678" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4_1_2/15 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sum4_1_2_cast_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_1_2_cast/15 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sum4_2_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="6" slack="0"/>
<pin id="687" dir="0" index="1" bw="6" slack="14"/>
<pin id="688" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4_2_2/17 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sum4_2_2_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_2_2_cast/17 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sum4_3_2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="6" slack="0"/>
<pin id="697" dir="0" index="1" bw="6" slack="16"/>
<pin id="698" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4_3_2/19 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sum4_3_2_cast_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_3_2_cast/19 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sum8_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="6" slack="0"/>
<pin id="707" dir="0" index="1" bw="6" slack="18"/>
<pin id="708" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum8/21 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sum8_cast_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="6" slack="0"/>
<pin id="712" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum8_cast/21 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sum8_0_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="6" slack="0"/>
<pin id="717" dir="0" index="1" bw="6" slack="19"/>
<pin id="718" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum8_0_1/22 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sum8_0_1_cast_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="6" slack="0"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum8_0_1_cast/22 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sum8_0_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="6" slack="0"/>
<pin id="727" dir="0" index="1" bw="6" slack="20"/>
<pin id="728" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum8_0_2/23 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sum8_0_2_cast_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum8_0_2_cast/23 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_4_1_cast3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="20"/>
<pin id="737" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_1_cast3/24 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sum8_1_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="0"/>
<pin id="740" dir="0" index="1" bw="6" slack="0"/>
<pin id="741" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum8_1_2/24 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sum8_1_2_cast_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="7" slack="0"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum8_1_2_cast/24 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_4_2_cast2_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="6" slack="21"/>
<pin id="751" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_2_cast2/26 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sum8_2_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="5" slack="0"/>
<pin id="754" dir="0" index="1" bw="6" slack="0"/>
<pin id="755" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum8_2_2/26 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sum8_2_2_cast_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="7" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum8_2_2_cast/26 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_4_3_cast1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="6" slack="22"/>
<pin id="765" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_3_cast1/28 "/>
</bind>
</comp>

<comp id="766" class="1004" name="sum8_3_2_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="5" slack="0"/>
<pin id="768" dir="0" index="1" bw="6" slack="0"/>
<pin id="769" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum8_3_2/28 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sum8_3_2_cast_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="7" slack="0"/>
<pin id="774" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum8_3_2_cast/28 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_10_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="51"/>
<pin id="779" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/53 "/>
</bind>
</comp>

<comp id="781" class="1004" name="poutput_0_idx_cast_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="5" slack="51"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="poutput_0_idx_cast/53 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_2_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="4" slack="0"/>
<pin id="788" dir="0" index="1" bw="5" slack="51"/>
<pin id="789" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/53 "/>
</bind>
</comp>

<comp id="792" class="1004" name="poutput_0_idx1_s_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="1"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="poutput_0_idx1_s/54 "/>
</bind>
</comp>

<comp id="797" class="1004" name="poutput_0_idx1_cast_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="0"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="poutput_0_idx1_cast/54 "/>
</bind>
</comp>

<comp id="802" class="1004" name="poutput_0_idx1_1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="2"/>
<pin id="804" dir="0" index="1" bw="3" slack="0"/>
<pin id="805" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="poutput_0_idx1_1/55 "/>
</bind>
</comp>

<comp id="807" class="1004" name="poutput_0_idx1_1_cas_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="4" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="poutput_0_idx1_1_cas/55 "/>
</bind>
</comp>

<comp id="812" class="1004" name="poutput_0_idx1_2_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="3"/>
<pin id="814" dir="0" index="1" bw="3" slack="0"/>
<pin id="815" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="poutput_0_idx1_2/56 "/>
</bind>
</comp>

<comp id="817" class="1004" name="poutput_0_idx1_2_cas_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="4" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="poutput_0_idx1_2_cas/56 "/>
</bind>
</comp>

<comp id="822" class="1005" name="fir2dim_input_addr_1_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="6" slack="1"/>
<pin id="824" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_1 "/>
</bind>
</comp>

<comp id="827" class="1005" name="fir2dim_input_addr_3_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="6"/>
<pin id="829" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_3 "/>
</bind>
</comp>

<comp id="832" class="1005" name="fir2dim_input_addr_5_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="6" slack="8"/>
<pin id="834" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_5 "/>
</bind>
</comp>

<comp id="837" class="1005" name="fir2dim_input_addr_7_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="6" slack="10"/>
<pin id="839" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_7 "/>
</bind>
</comp>

<comp id="842" class="1005" name="fir2dim_input_addr_9_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="6" slack="15"/>
<pin id="844" dir="1" index="1" bw="6" slack="15"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_9 "/>
</bind>
</comp>

<comp id="847" class="1005" name="fir2dim_input_addr_11_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="6" slack="17"/>
<pin id="849" dir="1" index="1" bw="6" slack="17"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_11 "/>
</bind>
</comp>

<comp id="852" class="1005" name="fir2dim_input_addr_13_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="6" slack="19"/>
<pin id="854" dir="1" index="1" bw="6" slack="19"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_13 "/>
</bind>
</comp>

<comp id="857" class="1005" name="fir2dim_input_addr_15_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="6" slack="24"/>
<pin id="859" dir="1" index="1" bw="6" slack="24"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_15 "/>
</bind>
</comp>

<comp id="862" class="1005" name="fir2dim_input_addr_17_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="6" slack="26"/>
<pin id="864" dir="1" index="1" bw="6" slack="26"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_17 "/>
</bind>
</comp>

<comp id="867" class="1005" name="exitcond1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="871" class="1005" name="k_1_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="3" slack="0"/>
<pin id="873" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="tmp_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="6" slack="1"/>
<pin id="878" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="894" class="1005" name="fir2dim_input_addr_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="6" slack="1"/>
<pin id="896" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr "/>
</bind>
</comp>

<comp id="899" class="1005" name="sum_0_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="6" slack="20"/>
<pin id="901" dir="1" index="1" bw="6" slack="20"/>
</pin_list>
<bind>
<opset="sum_0_1 "/>
</bind>
</comp>

<comp id="904" class="1005" name="fir2dim_input_addr_2_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="6" slack="1"/>
<pin id="906" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_2 "/>
</bind>
</comp>

<comp id="909" class="1005" name="sum_0_2_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="6" slack="21"/>
<pin id="911" dir="1" index="1" bw="6" slack="21"/>
</pin_list>
<bind>
<opset="sum_0_2 "/>
</bind>
</comp>

<comp id="914" class="1005" name="fir2dim_input_addr_4_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="6" slack="1"/>
<pin id="916" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_4 "/>
</bind>
</comp>

<comp id="919" class="1005" name="sum_1_2_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="6" slack="22"/>
<pin id="921" dir="1" index="1" bw="6" slack="22"/>
</pin_list>
<bind>
<opset="sum_1_2 "/>
</bind>
</comp>

<comp id="924" class="1005" name="fir2dim_input_addr_18_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="6" slack="1"/>
<pin id="926" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_18 "/>
</bind>
</comp>

<comp id="929" class="1005" name="fir2dim_input_addr_21_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="6" slack="1"/>
<pin id="931" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_21 "/>
</bind>
</comp>

<comp id="934" class="1005" name="fir2dim_input_addr_24_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="6" slack="1"/>
<pin id="936" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_24 "/>
</bind>
</comp>

<comp id="939" class="1005" name="fir2dim_input_addr_6_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="6" slack="1"/>
<pin id="941" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_6 "/>
</bind>
</comp>

<comp id="944" class="1005" name="fir2dim_input_addr_8_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="6" slack="1"/>
<pin id="946" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_8 "/>
</bind>
</comp>

<comp id="949" class="1005" name="fir2dim_input_addr_10_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="6" slack="1"/>
<pin id="951" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_10 "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_6_3_2_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="7"/>
<pin id="956" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_6_3_2 "/>
</bind>
</comp>

<comp id="959" class="1005" name="fir2dim_input_addr_19_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="6" slack="1"/>
<pin id="961" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_19 "/>
</bind>
</comp>

<comp id="964" class="1005" name="fir2dim_input_addr_22_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="6" slack="1"/>
<pin id="966" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_22 "/>
</bind>
</comp>

<comp id="969" class="1005" name="tmp_9_2_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="7"/>
<pin id="971" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_9_2 "/>
</bind>
</comp>

<comp id="974" class="1005" name="fir2dim_input_addr_25_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="6" slack="1"/>
<pin id="976" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_25 "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_9_0_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="8"/>
<pin id="981" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_9_0_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="fir2dim_input_addr_12_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="6" slack="1"/>
<pin id="986" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_12 "/>
</bind>
</comp>

<comp id="989" class="1005" name="tmp_9_2_1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="9"/>
<pin id="991" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_9_2_1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="tmp_9_0_2_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="11"/>
<pin id="996" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="tmp_9_0_2 "/>
</bind>
</comp>

<comp id="999" class="1005" name="fir2dim_input_addr_14_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="6" slack="1"/>
<pin id="1001" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_14 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="tmp_9_1_2_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="12"/>
<pin id="1006" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_9_1_2 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="fir2dim_input_addr_16_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="6" slack="1"/>
<pin id="1011" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_16 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="tmp_9_2_2_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="12"/>
<pin id="1016" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_9_2_2 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="fir2dim_input_addr_20_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="6" slack="1"/>
<pin id="1021" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_20 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="tmp_5_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="13"/>
<pin id="1026" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="tmp_10_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="13"/>
<pin id="1031" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_10_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="fir2dim_input_addr_23_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="6" slack="1"/>
<pin id="1036" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_23 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="tmp_10_2_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="13"/>
<pin id="1041" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_10_2 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_10_3_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="13"/>
<pin id="1046" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_10_3 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="fir2dim_input_addr_26_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="6" slack="1"/>
<pin id="1051" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_addr_26 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_10_0_1_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="14"/>
<pin id="1056" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_10_0_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp_10_1_1_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="15"/>
<pin id="1061" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_10_1_1 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="fir2dim_input_load_26_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir2dim_input_load_26 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="tmp_10_2_1_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="15"/>
<pin id="1071" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_10_2_1 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="tmp_10_3_1_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="16"/>
<pin id="1076" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="tmp_10_3_1 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="tmp_10_0_2_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="17"/>
<pin id="1081" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="tmp_10_0_2 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="tmp_10_1_2_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="18"/>
<pin id="1086" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="tmp_10_1_2 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="tmp_10_2_2_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="18"/>
<pin id="1091" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="tmp_10_2_2 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="tmp_10_3_2_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="19"/>
<pin id="1096" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="tmp_10_3_2 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="tmp_1_2_3_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="1"/>
<pin id="1101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2_3 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="tmp_10_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="4" slack="1"/>
<pin id="1106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="tmp_2_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="5" slack="1"/>
<pin id="1113" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="277"><net_src comp="0" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="272" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="26" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="280" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="293"><net_src comp="0" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="288" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="301"><net_src comp="0" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="296" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="309"><net_src comp="0" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="26" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="304" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="317"><net_src comp="0" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="312" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="325"><net_src comp="0" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="333"><net_src comp="2" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="2" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="26" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="340" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="353"><net_src comp="2" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="26" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="348" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="361"><net_src comp="2" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="356" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="368" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="380" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="392"><net_src comp="62" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="401"><net_src comp="180" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="402"><net_src comp="180" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="180" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="180" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="180" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="416"><net_src comp="409" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="420"><net_src comp="180" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="426"><net_src comp="180" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="432"><net_src comp="180" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="436"><net_src comp="429" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="440"><net_src comp="397" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="446"><net_src comp="180" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="452"><net_src comp="397" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="458"><net_src comp="397" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="464"><net_src comp="180" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="470"><net_src comp="397" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="476"><net_src comp="397" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="481"><net_src comp="403" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="486"><net_src comp="388" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="491"><net_src comp="403" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="496"><net_src comp="388" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="501"><net_src comp="403" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="507"><net_src comp="388" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="513"><net_src comp="388" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="519"><net_src comp="388" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="526"><net_src comp="393" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="532"><net_src comp="393" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="537"><net_src comp="393" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="544"><net_src comp="368" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="48" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="368" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="50" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="364" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="52" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="44" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="567"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="364" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="50" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="564" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="54" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="578" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="599"><net_src comp="56" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="595" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="609"><net_src comp="58" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="619"><net_src comp="60" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="615" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="629"><net_src comp="64" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="639"><net_src comp="66" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="649"><net_src comp="68" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="645" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="659"><net_src comp="70" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="655" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="669"><net_src comp="72" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="665" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="679"><net_src comp="74" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="675" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="689"><net_src comp="76" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="699"><net_src comp="78" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="695" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="709"><net_src comp="80" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="719"><net_src comp="82" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="715" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="729"><net_src comp="84" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="725" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="742"><net_src comp="86" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="735" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="756"><net_src comp="86" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="770"><net_src comp="86" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="780"><net_src comp="376" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="376" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="790"><net_src comp="88" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="376" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="90" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="792" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="806"><net_src comp="92" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="810"><net_src comp="802" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="816"><net_src comp="104" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="812" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="825"><net_src comp="108" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="830"><net_src comp="116" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="835"><net_src comp="124" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="840"><net_src comp="132" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="845"><net_src comp="140" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="850"><net_src comp="148" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="855"><net_src comp="156" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="860"><net_src comp="164" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="865"><net_src comp="172" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="870"><net_src comp="540" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="546" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="879"><net_src comp="578" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="883"><net_src comp="876" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="884"><net_src comp="876" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="885"><net_src comp="876" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="886"><net_src comp="876" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="887"><net_src comp="876" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="888"><net_src comp="876" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="889"><net_src comp="876" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="890"><net_src comp="876" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="891"><net_src comp="876" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="892"><net_src comp="876" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="893"><net_src comp="876" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="897"><net_src comp="184" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="902"><net_src comp="595" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="907"><net_src comp="192" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="912"><net_src comp="605" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="917"><net_src comp="200" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="922"><net_src comp="615" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="927"><net_src comp="208" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="932"><net_src comp="216" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="937"><net_src comp="224" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="942"><net_src comp="232" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="947"><net_src comp="240" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="952"><net_src comp="248" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="957"><net_src comp="403" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="962"><net_src comp="256" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="967"><net_src comp="264" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="972"><net_src comp="397" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="977"><net_src comp="272" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="982"><net_src comp="397" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="987"><net_src comp="280" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="992"><net_src comp="397" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="997"><net_src comp="397" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="1002"><net_src comp="288" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1007"><net_src comp="403" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="1012"><net_src comp="296" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1017"><net_src comp="397" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1022"><net_src comp="304" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1027"><net_src comp="397" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1032"><net_src comp="397" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="1037"><net_src comp="312" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1042"><net_src comp="397" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1047"><net_src comp="397" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1052"><net_src comp="320" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1057"><net_src comp="397" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1062"><net_src comp="403" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="1067"><net_src comp="180" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1072"><net_src comp="397" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1077"><net_src comp="403" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1082"><net_src comp="397" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1087"><net_src comp="403" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="1092"><net_src comp="397" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1097"><net_src comp="403" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1102"><net_src comp="388" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1107"><net_src comp="777" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1110"><net_src comp="1104" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1114"><net_src comp="786" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="380" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fir2dim_output | {53 54 55 56 }
 - Input state : 
	Port: fir2dim_hwa : fir2dim_input | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		k_1 : 1
		StgValue_80 : 2
	State 3
		p_shl : 1
		p_shl_cast : 2
		tmp : 3
		tmp_3 : 4
		tmp_4 : 5
		fir2dim_input_addr : 6
		fir2dim_input_load_1 : 7
	State 4
		tmp_6 : 1
		sum_0_1_cast : 1
		fir2dim_input_addr_2 : 2
		fir2dim_input_load_3 : 3
	State 5
		sum_0_2_cast : 1
		fir2dim_input_addr_4 : 2
		fir2dim_input_load_5 : 3
		tmp_6_1 : 1
	State 6
		sum_1_2_cast : 1
		fir2dim_input_addr_18 : 2
		fir2dim_input_load_18 : 3
		tmp_6_2 : 1
	State 7
		tmp_6_3 : 1
	State 8
		tmp_6_0_1 : 1
		tmp_6_1_1 : 1
		sum_2_2_cast : 1
		fir2dim_input_addr_21 : 2
		fir2dim_input_load_21 : 3
	State 9
		tmp_6_3_1 : 1
	State 10
		tmp_6_0_2 : 1
		tmp_6_1_2 : 1
		sum_3_2_cast : 1
		fir2dim_input_addr_24 : 2
		fir2dim_input_load_24 : 3
	State 11
		tmp_6_3_2 : 1
	State 12
		sum4_cast : 1
		fir2dim_input_addr_6 : 2
		fir2dim_input_load_7 : 3
	State 13
		tmp_9 : 1
		fir2dim_input_addr_8 : 1
		fir2dim_input_load_9 : 2
	State 14
		sum4_0_2_cast : 1
		fir2dim_input_addr_10 : 2
		fir2dim_input_load_11 : 3
		tmp_9_1 : 1
	State 15
		sum4_1_2_cast : 1
		fir2dim_input_addr_19 : 2
		fir2dim_input_load_19 : 3
		tmp_9_2 : 1
	State 16
		tmp_9_3 : 1
	State 17
		tmp_9_0_1 : 1
		tmp_9_1_1 : 1
		sum4_2_2_cast : 1
		fir2dim_input_addr_22 : 2
		fir2dim_input_load_22 : 3
	State 18
		tmp_9_3_1 : 1
	State 19
		tmp_9_0_2 : 1
		tmp_9_1_2 : 1
		sum4_3_2_cast : 1
		fir2dim_input_addr_25 : 2
		fir2dim_input_load_25 : 3
	State 20
		tmp_9_3_2 : 1
	State 21
		sum8_cast : 1
		fir2dim_input_addr_12 : 2
		fir2dim_input_load_13 : 3
	State 22
		tmp_5 : 1
		sum8_0_1_cast : 1
		fir2dim_input_addr_14 : 2
		fir2dim_input_load_15 : 3
	State 23
		sum8_0_2_cast : 1
		fir2dim_input_addr_16 : 2
		fir2dim_input_load_17 : 3
		tmp_10_1 : 1
	State 24
		sum8_1_2 : 1
		sum8_1_2_cast : 2
		fir2dim_input_addr_20 : 3
		fir2dim_input_load_20 : 4
		tmp_10_2 : 1
	State 25
		tmp_10_3 : 1
	State 26
		tmp_10_0_1 : 1
		tmp_10_1_1 : 1
		sum8_2_2 : 1
		sum8_2_2_cast : 2
		fir2dim_input_addr_23 : 3
		fir2dim_input_load_23 : 4
	State 27
		tmp_10_3_1 : 1
	State 28
		tmp_10_0_2 : 1
		tmp_10_1_2 : 1
		sum8_3_2 : 1
		sum8_3_2_cast : 2
		fir2dim_input_addr_26 : 3
		fir2dim_input_load_26 : 4
	State 29
		tmp_10_3_2 : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		fir2dim_output_addr : 1
		StgValue_520 : 2
	State 54
		fir2dim_output_addr_1 : 1
		StgValue_527 : 2
	State 55
		fir2dim_output_addr_2 : 1
		StgValue_533 : 2
	State 56
		fir2dim_output_addr_3 : 1
		StgValue_541 : 2
		empty_6 : 1
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_388         |    2    |   205   |   205   |
|          |          grp_fu_393         |    2    |   205   |   205   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_397         |    3    |   143   |   140   |
|          |          grp_fu_403         |    3    |   143   |   140   |
|----------|-----------------------------|---------|---------|---------|
|          |          k_1_fu_546         |    0    |    0    |    3    |
|          |         tmp_3_fu_584        |    0    |    0    |    6    |
|          |        sum_0_1_fu_595       |    0    |    0    |    6    |
|          |        sum_0_2_fu_605       |    0    |    0    |    6    |
|          |        sum_1_2_fu_615       |    0    |    0    |    6    |
|          |        sum_2_2_fu_625       |    0    |    0    |    6    |
|          |        sum_3_2_fu_635       |    0    |    0    |    6    |
|          |         sum4_fu_645         |    0    |    0    |    6    |
|          |       sum4_0_2_fu_665       |    0    |    0    |    6    |
|    add   |       sum4_1_2_fu_675       |    0    |    0    |    6    |
|          |       sum4_2_2_fu_685       |    0    |    0    |    6    |
|          |       sum4_3_2_fu_695       |    0    |    0    |    6    |
|          |         sum8_fu_705         |    0    |    0    |    6    |
|          |       sum8_0_1_fu_715       |    0    |    0    |    6    |
|          |       sum8_0_2_fu_725       |    0    |    0    |    6    |
|          |       sum8_1_2_fu_738       |    0    |    0    |    6    |
|          |       sum8_2_2_fu_752       |    0    |    0    |    6    |
|          |       sum8_3_2_fu_766       |    0    |    0    |    6    |
|          |         tmp_2_fu_786        |    0    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       sum4_0_1_fu_655       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |          tmp_fu_578         |    0    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       exitcond1_fu_540      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_11_fu_552        |    0    |    0    |    0    |
|          |        tmp_10_fu_777        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         p_shl_fu_556        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_shl_cast_fu_564      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_574     |    0    |    0    |    0    |
|          |         tmp_4_fu_590        |    0    |    0    |    0    |
|          |     sum_0_1_cast_fu_600     |    0    |    0    |    0    |
|          |     sum_0_2_cast_fu_610     |    0    |    0    |    0    |
|          |     sum_1_2_cast_fu_620     |    0    |    0    |    0    |
|          |     sum_2_2_cast_fu_630     |    0    |    0    |    0    |
|          |     sum_3_2_cast_fu_640     |    0    |    0    |    0    |
|          |       sum4_cast_fu_650      |    0    |    0    |    0    |
|          |     sum4_0_1_cast_fu_660    |    0    |    0    |    0    |
|          |     sum4_0_2_cast_fu_670    |    0    |    0    |    0    |
|   zext   |     sum4_1_2_cast_fu_680    |    0    |    0    |    0    |
|          |     sum4_2_2_cast_fu_690    |    0    |    0    |    0    |
|          |     sum4_3_2_cast_fu_700    |    0    |    0    |    0    |
|          |       sum8_cast_fu_710      |    0    |    0    |    0    |
|          |     sum8_0_1_cast_fu_720    |    0    |    0    |    0    |
|          |     sum8_0_2_cast_fu_730    |    0    |    0    |    0    |
|          |     tmp_4_1_cast3_fu_735    |    0    |    0    |    0    |
|          |     tmp_4_2_cast2_fu_749    |    0    |    0    |    0    |
|          |     tmp_4_3_cast1_fu_763    |    0    |    0    |    0    |
|          |  poutput_0_idx_cast_fu_781  |    0    |    0    |    0    |
|          |  poutput_0_idx1_cast_fu_797 |    0    |    0    |    0    |
|          | poutput_0_idx1_1_cas_fu_807 |    0    |    0    |    0    |
|          | poutput_0_idx1_2_cas_fu_817 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_12_fu_568        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     sum8_1_2_cast_fu_744    |    0    |    0    |    0    |
|   sext   |     sum8_2_2_cast_fu_758    |    0    |    0    |    0    |
|          |     sum8_3_2_cast_fu_772    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   poutput_0_idx1_s_fu_792   |    0    |    0    |    0    |
|    or    |   poutput_0_idx1_1_fu_802   |    0    |    0    |    0    |
|          |   poutput_0_idx1_2_fu_812   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    10   |   696   |   815   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       exitcond1_reg_867      |    1   |
| fir2dim_input_addr_10_reg_949|    6   |
| fir2dim_input_addr_11_reg_847|    6   |
| fir2dim_input_addr_12_reg_984|    6   |
| fir2dim_input_addr_13_reg_852|    6   |
| fir2dim_input_addr_14_reg_999|    6   |
| fir2dim_input_addr_15_reg_857|    6   |
|fir2dim_input_addr_16_reg_1009|    6   |
| fir2dim_input_addr_17_reg_862|    6   |
| fir2dim_input_addr_18_reg_924|    6   |
| fir2dim_input_addr_19_reg_959|    6   |
| fir2dim_input_addr_1_reg_822 |    6   |
|fir2dim_input_addr_20_reg_1019|    6   |
| fir2dim_input_addr_21_reg_929|    6   |
| fir2dim_input_addr_22_reg_964|    6   |
|fir2dim_input_addr_23_reg_1034|    6   |
| fir2dim_input_addr_24_reg_934|    6   |
| fir2dim_input_addr_25_reg_974|    6   |
|fir2dim_input_addr_26_reg_1049|    6   |
| fir2dim_input_addr_2_reg_904 |    6   |
| fir2dim_input_addr_3_reg_827 |    6   |
| fir2dim_input_addr_4_reg_914 |    6   |
| fir2dim_input_addr_5_reg_832 |    6   |
| fir2dim_input_addr_6_reg_939 |    6   |
| fir2dim_input_addr_7_reg_837 |    6   |
| fir2dim_input_addr_8_reg_944 |    6   |
| fir2dim_input_addr_9_reg_842 |    6   |
|  fir2dim_input_addr_reg_894  |    6   |
|fir2dim_input_load_26_reg_1064|   32   |
|          k_1_reg_871         |    3   |
|           k_reg_364          |    3   |
|     poutput_0_idx_reg_376    |    5   |
|            reg_409           |   32   |
|            reg_417           |   32   |
|            reg_423           |   32   |
|            reg_429           |   32   |
|            reg_437           |   32   |
|            reg_443           |   32   |
|            reg_449           |   32   |
|            reg_455           |   32   |
|            reg_461           |   32   |
|            reg_467           |   32   |
|            reg_473           |   32   |
|            reg_478           |   32   |
|            reg_483           |   32   |
|            reg_488           |   32   |
|            reg_493           |   32   |
|            reg_498           |   32   |
|            reg_504           |   32   |
|            reg_510           |   32   |
|            reg_516           |   32   |
|            reg_523           |   32   |
|            reg_529           |   32   |
|            reg_534           |   32   |
|        sum_0_1_reg_899       |    6   |
|        sum_0_2_reg_909       |    6   |
|        sum_1_2_reg_919       |    6   |
|      tmp_10_0_1_reg_1054     |   32   |
|      tmp_10_0_2_reg_1079     |   32   |
|      tmp_10_1_1_reg_1059     |   32   |
|      tmp_10_1_2_reg_1084     |   32   |
|       tmp_10_1_reg_1029      |   32   |
|      tmp_10_2_1_reg_1069     |   32   |
|      tmp_10_2_2_reg_1089     |   32   |
|       tmp_10_2_reg_1039      |   32   |
|      tmp_10_3_1_reg_1074     |   32   |
|      tmp_10_3_2_reg_1094     |   32   |
|       tmp_10_3_reg_1044      |   32   |
|        tmp_10_reg_1104       |    4   |
|      tmp_1_2_3_reg_1099      |   32   |
|        tmp_2_reg_1111        |    5   |
|        tmp_5_reg_1024        |   32   |
|       tmp_6_3_2_reg_954      |   32   |
|       tmp_9_0_1_reg_979      |   32   |
|       tmp_9_0_2_reg_994      |   32   |
|      tmp_9_1_2_reg_1004      |   32   |
|       tmp_9_2_1_reg_989      |   32   |
|      tmp_9_2_2_reg_1014      |   32   |
|        tmp_9_2_reg_969       |   32   |
|          tmp_reg_876         |    6   |
+------------------------------+--------+
|             Total            |  1583  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_180   |  p0  |  45  |   6  |   270  ||    78   |
|   grp_access_fu_335   |  p0  |   4  |   4  |   16   ||    4    |
|   grp_access_fu_335   |  p1  |   3  |  32  |   96   ||    32   |
|       k_reg_364       |  p0  |   2  |   3  |    6   ||    3    |
| poutput_0_idx_reg_376 |  p0  |   2  |   5  |   10   ||    5    |
|       grp_fu_388      |  p0  |  10  |  32  |   320  ||    64   |
|       grp_fu_388      |  p1  |  18  |  32  |   576  ||   160   |
|       grp_fu_393      |  p0  |   6  |  32  |   192  ||    32   |
|       grp_fu_393      |  p1  |  11  |  32  |   352  ||    64   |
|       grp_fu_397      |  p0  |   4  |  32  |   128  ||    32   |
|       grp_fu_397      |  p1  |   6  |  32  |   192  ||    32   |
|       grp_fu_403      |  p0  |   4  |  32  |   128  ||    32   |
|       grp_fu_403      |  p1  |   7  |  32  |   224  ||    32   |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |  2510  ||  25.923 ||   570   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   696  |   815  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   570  |
|  Register |    -   |    -   |  1583  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   25   |  2279  |  1385  |
+-----------+--------+--------+--------+--------+
