$date
	Fri Sep 30 17:28:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module add1_tb $end
$var wire 5 ! O [4:0] $end
$var wire 1 " Carry $end
$var reg 5 # A [4:0] $end
$var reg 5 $ B [4:0] $end
$scope module uut $end
$var wire 5 % A [4:0] $end
$var wire 5 & B [4:0] $end
$var wire 6 ' temp_output [5:0] $end
$var wire 5 ( O [4:0] $end
$var wire 1 " Carry $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11110 (
b111110 '
b11111 &
b11111 %
b11111 $
b11111 #
1"
b11110 !
$end
