>>> generate overlay mapping:
REF -> DSI [0]  [0, 5, 0, 0, 0] [5, 5, 1, 0, 1]
DSI -> MS5 [0]* [5, 5, 1, 0, 1] [15, 5, 11, 0, 3]
MS5 -> REF [a]
REF -> HBW [1]  [5, 5, 0, 1, 1] [10, 5, 4, 1, 2]
HBW -> MS2 [1]* [10, 5, 4, 1, 2] [15, 5, 8, 1, 3]
MS2 -> REF [b]
REF -> DSI [2]  [10, 5, 0, 2, 2] [15, 5, 1, 2, 3]
DSI -> MS3 [2]* [15, 5, 1, 2, 3] [35, 5, 9, 2, 7]
MS3 -> MS5 [c]
MS5 -> MS6 [0]* [15, 5, 11, 0, 3] [20, 5, 12, 0, 4]
MS6 -> MS2 [d]
MS2 -> MS3 [1]S [15, 5, 8, 1, 3] [30, 5, 9, 1, 6]
MS6 -> HBW [0]  [20, 5, 12, 0, 4] [25, 5, 4, 0, 5]
HBW -> REF [0]  [25, 5, 4, 0, 5] [30, 5, 0, 0, 6]
MS3 -> NFC [1]  [30, 5, 9, 1, 6] [35, 5, 3, 1, 7]
NFC -> DSO [1]  [35, 5, 3, 1, 7] [40, 5, 14, 1, 8]
DSO -> MS3 [e]
MS3 -> DSC [2]  [35, 5, 9, 2, 7] [40, 5, 2, 2, 8]
DSC -> DSO [2]  [40, 5, 2, 2, 8] [45, 5, 14, 2, 9]
DSO -> DSO [f]
DSO -> REF [1]  [40, 5, 14, 1, 8] [45, 5, 0, 1, 9]
DSO -> REF [2]  [45, 5, 14, 2, 9] [50, 5, 0, 2, 10]
overlap idx: [11]
2 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
>>> generate overlay mapping:
REF -> DSI [0]  [0, 5, 0, 0, 0] [5, 5, 1, 0, 1]
DSI -> MS5 [0]* [5, 5, 1, 0, 1] [20, 5, 11, 0, 4]
MS5 -> REF [a]
REF -> HBW [1]  [5, 5, 0, 1, 1] [10, 5, 4, 1, 2]
HBW -> MS2 [1]* [10, 5, 4, 1, 2] [20, 5, 8, 1, 4]
MS2 -> REF [b]
REF -> DSI [2]  [10, 5, 0, 2, 2] [15, 5, 1, 2, 3]
DSI -> MS3 [2]  [15, 5, 1, 2, 3] [20, 5, 9, 2, 4]
MS3 -> DSC [2]  [20, 5, 9, 2, 4] [40, 5, 2, 2, 8]
DSC -> MS5 [c]
MS5 -> MS6 [0]* [20, 5, 11, 0, 4] [25, 5, 12, 0, 5]
MS6 -> MS2 [d]
MS2 -> MS3 [1]* [20, 5, 8, 1, 4] [35, 5, 9, 1, 7]
MS3 -> MS6 [e]
MS6 -> HBW [0]  [25, 5, 12, 0, 5] [30, 5, 4, 0, 6]
HBW -> REF [0]  [30, 5, 4, 0, 6] [35, 5, 0, 0, 7]
MS3 -> NFC [1]  [35, 5, 9, 1, 7] [40, 5, 3, 1, 8]
NFC -> DSO [1]  [40, 5, 3, 1, 8] [45, 5, 14, 1, 9]
DSO -> DSC [f]
DSC -> DSO [2]  [40, 5, 2, 2, 8] [50, 5, 14, 2, 10]
DSO -> DSO [g]
DSO -> REF [1]  [45, 5, 14, 1, 9] [50, 5, 0, 1, 10]
DSO -> REF [2]  [50, 5, 14, 2, 10] [55, 5, 0, 2, 11]
overlap idx: []
there is no overlap!

>>> apply the serializer filter
>>> apply the pruning filter

>>> generate overlay mapping:
REF -> DSI [0]  [0, 5, 0, 0, 0] [5, 5, 1, 0, 1]
DSI -> MS5 [0]* [5, 5, 1, 0, 1] [25, 5, 11, 0, 5]
MS5 -> REF [a]
REF -> HBW [1]  [5, 5, 0, 1, 1] [10, 5, 4, 1, 2]
HBW -> MS2 [1]* [10, 5, 4, 1, 2] [25, 5, 8, 1, 5]
MS2 -> REF [b]
REF -> DSI [2]  [10, 5, 0, 2, 2] [15, 5, 1, 2, 3]
DSI -> MS3 [2]  [15, 5, 1, 2, 3] [20, 5, 9, 2, 4]
MS3 -> DSC [2]  [20, 5, 9, 2, 4] [25, 5, 2, 2, 5]
DSC -> DSO [2]  [25, 5, 2, 2, 5] [55, 5, 14, 2, 11]
DSO -> MS5 [c]
MS5 -> MS6 [0]* [25, 5, 11, 0, 5] [30, 5, 12, 0, 6]
MS6 -> MS2 [d]
MS2 -> MS3 [1]* [25, 5, 8, 1, 5] [40, 5, 9, 1, 8]
MS3 -> MS6 [e]
MS6 -> HBW [0]  [30, 5, 12, 0, 6] [35, 5, 4, 0, 7]
HBW -> REF [0]  [35, 5, 4, 0, 7] [40, 5, 0, 0, 8]
MS3 -> NFC [1]  [40, 5, 9, 1, 8] [45, 5, 3, 1, 9]
NFC -> DSO [1]  [45, 5, 3, 1, 9] [50, 5, 14, 1, 10]
DSO -> REF [1]  [50, 5, 14, 1, 10] [55, 5, 0, 1, 11]
DSO -> REF [2]  [55, 5, 14, 2, 11] [60, 5, 0, 2, 12]
overlap idx: []
there is no overlap!
Optimal Schedule Length: 65
16.435302734375
[0, 5, 0, 0, 0]
[5, 5, 1, 0, 1]
[5, 5, 0, 1, 1]
[10, 5, 4, 1, 2]
[10, 5, 0, 2, 2]
[15, 5, 1, 2, 3]
[20, 5, 9, 2, 4]
[25, 5, 2, 2, 5]
[25, 5, 11, 0, 5]
[25, 5, 8, 1, 5]
[30, 5, 12, 0, 6]
[35, 5, 4, 0, 7]
[40, 5, 0, 0, 8]
[40, 5, 9, 1, 8]
[45, 5, 3, 1, 9]
[50, 5, 14, 1, 10]
[55, 5, 0, 1, 11]
[55, 5, 14, 2, 11]
[60, 5, 0, 2, 12]

--------------------------------------------------------------------------------

>>> generate overlay mapping:
REF -> DSI [0]  [0, 5, 0, 0, 0] [5, 5, 1, 0, 1]
DSI -> MS3 [0]  [5, 5, 1, 0, 1] [10, 5, 9, 0, 2]
MS3 -> DSC [0]  [10, 5, 9, 0, 2] [15, 5, 2, 0, 3]
DSC -> DSO [0]  [15, 5, 2, 0, 3] [20, 5, 14, 0, 4]
DSO -> REF [0]  [20, 5, 14, 0, 4] [25, 5, 0, 0, 5]
overlap idx: []
there is no overlap!

>>> apply the serializer filter
>>> apply the pruning filter

>>> generate overlay mapping:
REF -> DSI [0]  [0, 5, 0, 0, 0] [5, 5, 1, 0, 1]
DSI -> MS3 [0]  [5, 5, 1, 0, 1] [10, 5, 9, 0, 2]
MS3 -> DSC [0]  [10, 5, 9, 0, 2] [15, 5, 2, 0, 3]
DSC -> DSO [0]  [15, 5, 2, 0, 3] [20, 5, 14, 0, 4]
DSO -> REF [0]  [20, 5, 14, 0, 4] [25, 5, 0, 0, 5]
overlap idx: []
there is no overlap!
Optimal Schedule Length: 30
7.449951171875
[0, 5, 0, 0, 0]
[5, 5, 1, 0, 1]
[10, 5, 9, 0, 2]
[15, 5, 2, 0, 3]
[20, 5, 14, 0, 4]
[25, 5, 0, 0, 5]

--------------------------------------------------------------------------------

buffer0:  [(0, 5, 0, 0, 0), (5, 5, 1, 0, 1), (5, 5, 0, 1, 1), (10, 5, 4, 1, 2), (10, 5, 0, 2, 2), (15, 5, 1, 2, 3), (20, 5, 9, 2, 4), (25, 5, 2, 2, 5), (25, 5, 11, 0, 5), (25, 5, 8, 1, 5), (30, 5, 12, 0, 6), (35, 5, 4, 0, 7), (40, 5, 0, 0, 8), (40, 5, 9, 1, 8), (45, 5, 3, 1, 9), (50, 5, 14, 1, 10), (55, 5, 0, 1, 11), (55, 5, 14, 2, 11), (60, 5, 0, 2, 12)]
buffer1:  [(0, 5, 0, 0, 0), (5, 5, 1, 0, 1), (10, 5, 9, 0, 2), (15, 5, 2, 0, 3), (20, 5, 14, 0, 4), (25, 5, 0, 0, 5)]
sync0:  0

  Schedule validation (sync 0):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> MS3 [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 9, 0, 2, 1)
MS3 -> DSC [1][0][0][2]p (10, 5, 9, 0, 2, 1) (15, 5, 2, 0, 3, 1)
DSC -> DSO [1][0][0][3]p (15, 5, 2, 0, 3, 1) (20, 5, 14, 0, 4, 1)
DSO -> REF [1][0][0][4]p (20, 5, 14, 0, 4, 1) (25, 5, 0, 0, 5, 1)
REF -> REF [1][0][0][a]- (25, 5, 0, 0, 5, 1) (0, 5, 0, 0, 0, 0)
REF -> DSI [0][0][0][0]￮ (0, 5, 0, 0, 0, 0) (5, 5, 1, 0, 1, 0)
DSI -> MS5 [0][0][0][1]⭑ (5, 5, 1, 0, 1, 0) (25, 5, 11, 0, 5, 0)
MS5 -> REF [0][0][1][b]- (25, 5, 11, 0, 5, 0) (5, 5, 0, 1, 1, 0)
REF -> HBW [0][1][1][1]￮ (5, 5, 0, 1, 1, 0) (10, 5, 4, 1, 2, 0)
HBW -> MS2 [0][1][1][2]⭑ (10, 5, 4, 1, 2, 0) (25, 5, 8, 1, 5, 0)
MS2 -> REF [0][1][2][c]- (25, 5, 8, 1, 5, 0) (10, 5, 0, 2, 2, 0)
REF -> DSI [0][2][2][2]￮ (10, 5, 0, 2, 2, 0) (15, 5, 1, 2, 3, 0)
DSI -> MS3 [0][2][2][3]￭ (15, 5, 1, 2, 3, 0) (20, 5, 9, 2, 4, 0)
MS3 -> DSC [0][2][2][4]￭ (20, 5, 9, 2, 4, 0) (25, 5, 2, 2, 5, 0)
DSC -> DSO [0][2][2][5]￭ (25, 5, 2, 2, 5, 0) (55, 5, 14, 2, 11, 0)
DSO -> MS5 [0][2][0][d]- (55, 5, 14, 2, 11, 0) (25, 5, 11, 0, 5, 0)
MS5 -> MS6 [0][0][0][5]⭑ (25, 5, 11, 0, 5, 0) (30, 5, 12, 0, 6, 0)
MS6 -> MS2 [0][0][1][e]- (30, 5, 12, 0, 6, 0) (25, 5, 8, 1, 5, 0)
MS2 -> MS3 [0][1][1][5]⭑ (25, 5, 8, 1, 5, 0) (40, 5, 9, 1, 8, 0)
MS3 -> MS6 [0][1][0][f]- (40, 5, 9, 1, 8, 0) (30, 5, 12, 0, 6, 0)
MS6 -> HBW [0][0][0][6]￭ (30, 5, 12, 0, 6, 0) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][7]￭ (35, 5, 4, 0, 7, 0) (40, 5, 0, 0, 8, 0)
REF -> MS3 [0][0][1][g]- (40, 5, 0, 0, 8, 0) (40, 5, 9, 1, 8, 0)
MS3 -> NFC [0][1][1][8]￭ (40, 5, 9, 1, 8, 0) (45, 5, 3, 1, 9, 0)
NFC -> DSO [0][1][1][9]￭ (45, 5, 3, 1, 9, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> DSO [0][1][2][h]- (55, 5, 0, 1, 11, 0) (55, 5, 14, 2, 11, 0)
DSO -> REF [0][2][2][11]￮ (55, 5, 14, 2, 11, 0) (60, 5, 0, 2, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion passed: no deadlocks.


  Schedule validation (sync 1):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> DSI [0][0][0][0]D (0, 5, 0, 0, 0, 0) (5, 5, 1, 0, 1, 0)
DSI -> REF [0][0][0][a]- (5, 5, 1, 0, 1, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> MS3 [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 9, 0, 2, 1)
MS3 -> DSC [1][0][0][2]p (10, 5, 9, 0, 2, 1) (15, 5, 2, 0, 3, 1)
DSC -> DSO [1][0][0][3]p (15, 5, 2, 0, 3, 1) (20, 5, 14, 0, 4, 1)
DSO -> REF [1][0][0][4]p (20, 5, 14, 0, 4, 1) (25, 5, 0, 0, 5, 1)
REF -> DSI [1][0][0][b]- (25, 5, 0, 0, 5, 1) (5, 5, 1, 0, 1, 0)
DSI -> MS5 [0][0][0][1]⭑ (5, 5, 1, 0, 1, 0) (25, 5, 11, 0, 5, 0)
MS5 -> REF [0][0][1][c]- (25, 5, 11, 0, 5, 0) (5, 5, 0, 1, 1, 0)
REF -> HBW [0][1][1][1]￮ (5, 5, 0, 1, 1, 0) (10, 5, 4, 1, 2, 0)
HBW -> MS2 [0][1][1][2]⭑ (10, 5, 4, 1, 2, 0) (25, 5, 8, 1, 5, 0)
MS2 -> REF [0][1][2][d]- (25, 5, 8, 1, 5, 0) (10, 5, 0, 2, 2, 0)
REF -> DSI [0][2][2][2]￮ (10, 5, 0, 2, 2, 0) (15, 5, 1, 2, 3, 0)
DSI -> MS3 [0][2][2][3]￭ (15, 5, 1, 2, 3, 0) (20, 5, 9, 2, 4, 0)
MS3 -> DSC [0][2][2][4]￭ (20, 5, 9, 2, 4, 0) (25, 5, 2, 2, 5, 0)
DSC -> DSO [0][2][2][5]￭ (25, 5, 2, 2, 5, 0) (55, 5, 14, 2, 11, 0)
DSO -> MS5 [0][2][0][e]- (55, 5, 14, 2, 11, 0) (25, 5, 11, 0, 5, 0)
MS5 -> MS6 [0][0][0][5]⭑ (25, 5, 11, 0, 5, 0) (30, 5, 12, 0, 6, 0)
MS6 -> MS2 [0][0][1][f]- (30, 5, 12, 0, 6, 0) (25, 5, 8, 1, 5, 0)
MS2 -> MS3 [0][1][1][5]⭑ (25, 5, 8, 1, 5, 0) (40, 5, 9, 1, 8, 0)
MS3 -> MS6 [0][1][0][g]- (40, 5, 9, 1, 8, 0) (30, 5, 12, 0, 6, 0)
MS6 -> HBW [0][0][0][6]￭ (30, 5, 12, 0, 6, 0) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][7]￭ (35, 5, 4, 0, 7, 0) (40, 5, 0, 0, 8, 0)
REF -> MS3 [0][0][1][h]- (40, 5, 0, 0, 8, 0) (40, 5, 9, 1, 8, 0)
MS3 -> NFC [0][1][1][8]￭ (40, 5, 9, 1, 8, 0) (45, 5, 3, 1, 9, 0)
NFC -> DSO [0][1][1][9]￭ (45, 5, 3, 1, 9, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> DSO [0][1][2][i]- (55, 5, 0, 1, 11, 0) (55, 5, 14, 2, 11, 0)
DSO -> REF [0][2][2][11]￮ (55, 5, 14, 2, 11, 0) (60, 5, 0, 2, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: null buffer in DSI.


  Schedule validation (sync 2):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> DSI [0][0][0][0]￮ (0, 5, 0, 0, 0, 0) (5, 5, 1, 0, 1, 0)
DSI -> MS5 [0][0][0][1]⭑ (5, 5, 1, 0, 1, 0) (25, 5, 11, 0, 5, 0)
MS5 -> REF [0][0][1][a]- (25, 5, 11, 0, 5, 0) (5, 5, 0, 1, 1, 0)
REF -> HBW [0][1][1][1]D (5, 5, 0, 1, 1, 0) (10, 5, 4, 1, 2, 0)
HBW -> REF [0][1][0][b]- (10, 5, 4, 1, 2, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> MS3 [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 9, 0, 2, 1)
MS3 -> DSC [1][0][0][2]p (10, 5, 9, 0, 2, 1) (15, 5, 2, 0, 3, 1)
DSC -> DSO [1][0][0][3]p (15, 5, 2, 0, 3, 1) (20, 5, 14, 0, 4, 1)
DSO -> REF [1][0][0][4]p (20, 5, 14, 0, 4, 1) (25, 5, 0, 0, 5, 1)
REF -> HBW [1][0][1][c]- (25, 5, 0, 0, 5, 1) (10, 5, 4, 1, 2, 0)
HBW -> MS2 [0][1][1][2]⭑ (10, 5, 4, 1, 2, 0) (25, 5, 8, 1, 5, 0)
MS2 -> REF [0][1][2][d]- (25, 5, 8, 1, 5, 0) (10, 5, 0, 2, 2, 0)
REF -> DSI [0][2][2][2]￮ (10, 5, 0, 2, 2, 0) (15, 5, 1, 2, 3, 0)
DSI -> MS3 [0][2][2][3]￭ (15, 5, 1, 2, 3, 0) (20, 5, 9, 2, 4, 0)
MS3 -> DSC [0][2][2][4]￭ (20, 5, 9, 2, 4, 0) (25, 5, 2, 2, 5, 0)
DSC -> DSO [0][2][2][5]￭ (25, 5, 2, 2, 5, 0) (55, 5, 14, 2, 11, 0)
DSO -> MS5 [0][2][0][e]- (55, 5, 14, 2, 11, 0) (25, 5, 11, 0, 5, 0)
MS5 -> MS6 [0][0][0][5]⭑ (25, 5, 11, 0, 5, 0) (30, 5, 12, 0, 6, 0)
MS6 -> MS2 [0][0][1][f]- (30, 5, 12, 0, 6, 0) (25, 5, 8, 1, 5, 0)
MS2 -> MS3 [0][1][1][5]⭑ (25, 5, 8, 1, 5, 0) (40, 5, 9, 1, 8, 0)
MS3 -> MS6 [0][1][0][g]- (40, 5, 9, 1, 8, 0) (30, 5, 12, 0, 6, 0)
MS6 -> HBW [0][0][0][6]￭ (30, 5, 12, 0, 6, 0) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][7]￭ (35, 5, 4, 0, 7, 0) (40, 5, 0, 0, 8, 0)
REF -> MS3 [0][0][1][h]- (40, 5, 0, 0, 8, 0) (40, 5, 9, 1, 8, 0)
MS3 -> NFC [0][1][1][8]￭ (40, 5, 9, 1, 8, 0) (45, 5, 3, 1, 9, 0)
NFC -> DSO [0][1][1][9]￭ (45, 5, 3, 1, 9, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> DSO [0][1][2][i]- (55, 5, 0, 1, 11, 0) (55, 5, 14, 2, 11, 0)
DSO -> REF [0][2][2][11]￮ (55, 5, 14, 2, 11, 0) (60, 5, 0, 2, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: null buffer in HBW.


  Schedule validation (sync 3):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> DSI [0][0][0][0]￮ (0, 5, 0, 0, 0, 0) (5, 5, 1, 0, 1, 0)
DSI -> MS5 [0][0][0][1]⭑ (5, 5, 1, 0, 1, 0) (25, 5, 11, 0, 5, 0)
MS5 -> REF [0][0][1][a]- (25, 5, 11, 0, 5, 0) (5, 5, 0, 1, 1, 0)
REF -> HBW [0][1][1][1]￮ (5, 5, 0, 1, 1, 0) (10, 5, 4, 1, 2, 0)
HBW -> MS2 [0][1][1][2]⭑ (10, 5, 4, 1, 2, 0) (25, 5, 8, 1, 5, 0)
MS2 -> REF [0][1][2][b]- (25, 5, 8, 1, 5, 0) (10, 5, 0, 2, 2, 0)
REF -> DSI [0][2][2][2]D (10, 5, 0, 2, 2, 0) (15, 5, 1, 2, 3, 0)
DSI -> REF [0][2][0][c]- (15, 5, 1, 2, 3, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> MS3 [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 9, 0, 2, 1)
MS3 -> DSC [1][0][0][2]p (10, 5, 9, 0, 2, 1) (15, 5, 2, 0, 3, 1)
DSC -> DSO [1][0][0][3]p (15, 5, 2, 0, 3, 1) (20, 5, 14, 0, 4, 1)
DSO -> REF [1][0][0][4]p (20, 5, 14, 0, 4, 1) (25, 5, 0, 0, 5, 1)
REF -> DSI [1][0][2][d]- (25, 5, 0, 0, 5, 1) (15, 5, 1, 2, 3, 0)
DSI -> MS3 [0][2][2][3]￭ (15, 5, 1, 2, 3, 0) (20, 5, 9, 2, 4, 0)
MS3 -> DSC [0][2][2][4]￭ (20, 5, 9, 2, 4, 0) (25, 5, 2, 2, 5, 0)
DSC -> DSO [0][2][2][5]￭ (25, 5, 2, 2, 5, 0) (55, 5, 14, 2, 11, 0)
DSO -> MS5 [0][2][0][e]- (55, 5, 14, 2, 11, 0) (25, 5, 11, 0, 5, 0)
MS5 -> MS6 [0][0][0][5]⭑ (25, 5, 11, 0, 5, 0) (30, 5, 12, 0, 6, 0)
MS6 -> MS2 [0][0][1][f]- (30, 5, 12, 0, 6, 0) (25, 5, 8, 1, 5, 0)
MS2 -> MS3 [0][1][1][5]⭑ (25, 5, 8, 1, 5, 0) (40, 5, 9, 1, 8, 0)
MS3 -> MS6 [0][1][0][g]- (40, 5, 9, 1, 8, 0) (30, 5, 12, 0, 6, 0)
MS6 -> HBW [0][0][0][6]￭ (30, 5, 12, 0, 6, 0) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][7]￭ (35, 5, 4, 0, 7, 0) (40, 5, 0, 0, 8, 0)
REF -> MS3 [0][0][1][h]- (40, 5, 0, 0, 8, 0) (40, 5, 9, 1, 8, 0)
MS3 -> NFC [0][1][1][8]￭ (40, 5, 9, 1, 8, 0) (45, 5, 3, 1, 9, 0)
NFC -> DSO [0][1][1][9]￭ (45, 5, 3, 1, 9, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> DSO [0][1][2][i]- (55, 5, 0, 1, 11, 0) (55, 5, 14, 2, 11, 0)
DSO -> REF [0][2][2][11]￮ (55, 5, 14, 2, 11, 0) (60, 5, 0, 2, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: null buffer in DSI.


  Schedule validation (sync 4):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> DSI [0][0][0][0]￮ (0, 5, 0, 0, 0, 0) (5, 5, 1, 0, 1, 0)
DSI -> MS5 [0][0][0][1]⭑ (5, 5, 1, 0, 1, 0) (25, 5, 11, 0, 5, 0)
MS5 -> REF [0][0][1][a]- (25, 5, 11, 0, 5, 0) (5, 5, 0, 1, 1, 0)
REF -> HBW [0][1][1][1]￮ (5, 5, 0, 1, 1, 0) (10, 5, 4, 1, 2, 0)
HBW -> MS2 [0][1][1][2]⭑ (10, 5, 4, 1, 2, 0) (25, 5, 8, 1, 5, 0)
MS2 -> REF [0][1][2][b]- (25, 5, 8, 1, 5, 0) (10, 5, 0, 2, 2, 0)
REF -> DSI [0][2][2][2]￮ (10, 5, 0, 2, 2, 0) (15, 5, 1, 2, 3, 0)
DSI -> MS3 [0][2][2][3]⭑ (15, 5, 1, 2, 3, 0) (20, 5, 9, 2, 4, 0)
MS3 -> REF [0][2][0][c]- (20, 5, 9, 2, 4, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> MS3 [1][0][0][1]S (5, 5, 1, 0, 1, 1) (10, 5, 9, 0, 2, 1)
MS3 -> DSC [1][0][0][2]p (10, 5, 9, 0, 2, 1) (15, 5, 2, 0, 3, 1)
DSC -> DSO [1][0][0][3]p (15, 5, 2, 0, 3, 1) (20, 5, 14, 0, 4, 1)
DSO -> REF [1][0][0][4]p (20, 5, 14, 0, 4, 1) (25, 5, 0, 0, 5, 1)
REF -> MS3 [1][0][2][d]- (25, 5, 0, 0, 5, 1) (20, 5, 9, 2, 4, 0)
MS3 -> DSC [0][2][2][4]￭ (20, 5, 9, 2, 4, 0) (25, 5, 2, 2, 5, 0)
DSC -> DSO [0][2][2][5]￭ (25, 5, 2, 2, 5, 0) (55, 5, 14, 2, 11, 0)
DSO -> MS5 [0][2][0][e]- (55, 5, 14, 2, 11, 0) (25, 5, 11, 0, 5, 0)
MS5 -> MS6 [0][0][0][5]⭑ (25, 5, 11, 0, 5, 0) (30, 5, 12, 0, 6, 0)
MS6 -> MS2 [0][0][1][f]- (30, 5, 12, 0, 6, 0) (25, 5, 8, 1, 5, 0)
MS2 -> MS3 [0][1][1][5]⭑ (25, 5, 8, 1, 5, 0) (40, 5, 9, 1, 8, 0)
MS3 -> MS6 [0][1][0][g]- (40, 5, 9, 1, 8, 0) (30, 5, 12, 0, 6, 0)
MS6 -> HBW [0][0][0][6]￭ (30, 5, 12, 0, 6, 0) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][7]￭ (35, 5, 4, 0, 7, 0) (40, 5, 0, 0, 8, 0)
REF -> MS3 [0][0][1][h]- (40, 5, 0, 0, 8, 0) (40, 5, 9, 1, 8, 0)
MS3 -> NFC [0][1][1][8]￭ (40, 5, 9, 1, 8, 0) (45, 5, 3, 1, 9, 0)
NFC -> DSO [0][1][1][9]￭ (45, 5, 3, 1, 9, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> DSO [0][1][2][i]- (55, 5, 0, 1, 11, 0) (55, 5, 14, 2, 11, 0)
DSO -> REF [0][2][2][11]￮ (55, 5, 14, 2, 11, 0) (60, 5, 0, 2, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: overlay on MS3.


  Schedule validation (sync 5):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> DSI [0][0][0][0]￮ (0, 5, 0, 0, 0, 0) (5, 5, 1, 0, 1, 0)
DSI -> MS5 [0][0][0][1]⭑ (5, 5, 1, 0, 1, 0) (25, 5, 11, 0, 5, 0)
MS5 -> REF [0][0][1][a]- (25, 5, 11, 0, 5, 0) (5, 5, 0, 1, 1, 0)
REF -> HBW [0][1][1][1]￮ (5, 5, 0, 1, 1, 0) (10, 5, 4, 1, 2, 0)
HBW -> MS2 [0][1][1][2]⭑ (10, 5, 4, 1, 2, 0) (25, 5, 8, 1, 5, 0)
MS2 -> REF [0][1][2][b]- (25, 5, 8, 1, 5, 0) (10, 5, 0, 2, 2, 0)
REF -> DSI [0][2][2][2]￮ (10, 5, 0, 2, 2, 0) (15, 5, 1, 2, 3, 0)
DSI -> MS3 [0][2][2][3]￭ (15, 5, 1, 2, 3, 0) (20, 5, 9, 2, 4, 0)
MS3 -> DSC [0][2][2][4]D (20, 5, 9, 2, 4, 0) (25, 5, 2, 2, 5, 0)
DSC -> REF [0][2][0][c]- (25, 5, 2, 2, 5, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> MS3 [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 9, 0, 2, 1)
MS3 -> DSC [1][0][0][2]p (10, 5, 9, 0, 2, 1) (15, 5, 2, 0, 3, 1)
DSC -> DSO [1][0][0][3]p (15, 5, 2, 0, 3, 1) (20, 5, 14, 0, 4, 1)
DSO -> REF [1][0][0][4]p (20, 5, 14, 0, 4, 1) (25, 5, 0, 0, 5, 1)
REF -> DSC [1][0][2][d]- (25, 5, 0, 0, 5, 1) (25, 5, 2, 2, 5, 0)
DSC -> DSO [0][2][2][5]￭ (25, 5, 2, 2, 5, 0) (55, 5, 14, 2, 11, 0)
DSO -> MS5 [0][2][0][e]- (55, 5, 14, 2, 11, 0) (25, 5, 11, 0, 5, 0)
MS5 -> MS6 [0][0][0][5]⭑ (25, 5, 11, 0, 5, 0) (30, 5, 12, 0, 6, 0)
MS6 -> MS2 [0][0][1][f]- (30, 5, 12, 0, 6, 0) (25, 5, 8, 1, 5, 0)
MS2 -> MS3 [0][1][1][5]⭑ (25, 5, 8, 1, 5, 0) (40, 5, 9, 1, 8, 0)
MS3 -> MS6 [0][1][0][g]- (40, 5, 9, 1, 8, 0) (30, 5, 12, 0, 6, 0)
MS6 -> HBW [0][0][0][6]￭ (30, 5, 12, 0, 6, 0) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][7]￭ (35, 5, 4, 0, 7, 0) (40, 5, 0, 0, 8, 0)
REF -> MS3 [0][0][1][h]- (40, 5, 0, 0, 8, 0) (40, 5, 9, 1, 8, 0)
MS3 -> NFC [0][1][1][8]￭ (40, 5, 9, 1, 8, 0) (45, 5, 3, 1, 9, 0)
NFC -> DSO [0][1][1][9]￭ (45, 5, 3, 1, 9, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> DSO [0][1][2][i]- (55, 5, 0, 1, 11, 0) (55, 5, 14, 2, 11, 0)
DSO -> REF [0][2][2][11]￮ (55, 5, 14, 2, 11, 0) (60, 5, 0, 2, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: null buffer in DSC.


  Schedule validation (sync 6):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> DSI [0][0][0][0]￮ (0, 5, 0, 0, 0, 0) (5, 5, 1, 0, 1, 0)
DSI -> MS5 [0][0][0][1]⭑ (5, 5, 1, 0, 1, 0) (25, 5, 11, 0, 5, 0)
MS5 -> REF [0][0][1][a]- (25, 5, 11, 0, 5, 0) (5, 5, 0, 1, 1, 0)
REF -> HBW [0][1][1][1]￮ (5, 5, 0, 1, 1, 0) (10, 5, 4, 1, 2, 0)
HBW -> MS2 [0][1][1][2]⭑ (10, 5, 4, 1, 2, 0) (25, 5, 8, 1, 5, 0)
MS2 -> REF [0][1][2][b]- (25, 5, 8, 1, 5, 0) (10, 5, 0, 2, 2, 0)
REF -> DSI [0][2][2][2]￮ (10, 5, 0, 2, 2, 0) (15, 5, 1, 2, 3, 0)
DSI -> MS3 [0][2][2][3]￭ (15, 5, 1, 2, 3, 0) (20, 5, 9, 2, 4, 0)
MS3 -> DSC [0][2][2][4]￭ (20, 5, 9, 2, 4, 0) (25, 5, 2, 2, 5, 0)
DSC -> DSO [0][2][2][5]￭ (25, 5, 2, 2, 5, 0) (55, 5, 14, 2, 11, 0)
DSO -> MS5 [0][2][0][c]- (55, 5, 14, 2, 11, 0) (25, 5, 11, 0, 5, 0)
MS5 -> MS6 [0][0][0][5]⭑ (25, 5, 11, 0, 5, 0) (30, 5, 12, 0, 6, 0)
MS6 -> MS2 [0][0][1][d]- (30, 5, 12, 0, 6, 0) (25, 5, 8, 1, 5, 0)
MS2 -> MS3 [0][1][1][5]⭑ (25, 5, 8, 1, 5, 0) (40, 5, 9, 1, 8, 0)
MS3 -> REF [0][1][0][e]- (40, 5, 9, 1, 8, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> MS3 [1][0][0][1]S (5, 5, 1, 0, 1, 1) (10, 5, 9, 0, 2, 1)
MS3 -> DSC [1][0][0][2]p (10, 5, 9, 0, 2, 1) (15, 5, 2, 0, 3, 1)
DSC -> DSO [1][0][0][3]p (15, 5, 2, 0, 3, 1) (20, 5, 14, 0, 4, 1)
DSO -> REF [1][0][0][4]p (20, 5, 14, 0, 4, 1) (25, 5, 0, 0, 5, 1)
REF -> MS6 [1][0][0][f]- (25, 5, 0, 0, 5, 1) (30, 5, 12, 0, 6, 0)
MS6 -> HBW [0][0][0][6]￭ (30, 5, 12, 0, 6, 0) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][7]￭ (35, 5, 4, 0, 7, 0) (40, 5, 0, 0, 8, 0)
REF -> MS3 [0][0][1][g]- (40, 5, 0, 0, 8, 0) (40, 5, 9, 1, 8, 0)
MS3 -> NFC [0][1][1][8]￭ (40, 5, 9, 1, 8, 0) (45, 5, 3, 1, 9, 0)
NFC -> DSO [0][1][1][9]￭ (45, 5, 3, 1, 9, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> DSO [0][1][2][h]- (55, 5, 0, 1, 11, 0) (55, 5, 14, 2, 11, 0)
DSO -> REF [0][2][2][11]￮ (55, 5, 14, 2, 11, 0) (60, 5, 0, 2, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: overlay on MS3.


  Schedule validation (sync 7):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> DSI [0][0][0][0]￮ (0, 5, 0, 0, 0, 0) (5, 5, 1, 0, 1, 0)
DSI -> MS5 [0][0][0][1]⭑ (5, 5, 1, 0, 1, 0) (25, 5, 11, 0, 5, 0)
MS5 -> REF [0][0][1][a]- (25, 5, 11, 0, 5, 0) (5, 5, 0, 1, 1, 0)
REF -> HBW [0][1][1][1]￮ (5, 5, 0, 1, 1, 0) (10, 5, 4, 1, 2, 0)
HBW -> MS2 [0][1][1][2]⭑ (10, 5, 4, 1, 2, 0) (25, 5, 8, 1, 5, 0)
MS2 -> REF [0][1][2][b]- (25, 5, 8, 1, 5, 0) (10, 5, 0, 2, 2, 0)
REF -> DSI [0][2][2][2]￮ (10, 5, 0, 2, 2, 0) (15, 5, 1, 2, 3, 0)
DSI -> MS3 [0][2][2][3]￭ (15, 5, 1, 2, 3, 0) (20, 5, 9, 2, 4, 0)
MS3 -> DSC [0][2][2][4]￭ (20, 5, 9, 2, 4, 0) (25, 5, 2, 2, 5, 0)
DSC -> DSO [0][2][2][5]￭ (25, 5, 2, 2, 5, 0) (55, 5, 14, 2, 11, 0)
DSO -> MS5 [0][2][0][c]- (55, 5, 14, 2, 11, 0) (25, 5, 11, 0, 5, 0)
MS5 -> MS6 [0][0][0][5]⭑ (25, 5, 11, 0, 5, 0) (30, 5, 12, 0, 6, 0)
MS6 -> MS2 [0][0][1][d]- (30, 5, 12, 0, 6, 0) (25, 5, 8, 1, 5, 0)
MS2 -> MS3 [0][1][1][5]⭑ (25, 5, 8, 1, 5, 0) (40, 5, 9, 1, 8, 0)
MS3 -> MS6 [0][1][0][e]- (40, 5, 9, 1, 8, 0) (30, 5, 12, 0, 6, 0)
MS6 -> HBW [0][0][0][6]￮ (30, 5, 12, 0, 6, 0) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][f]- (35, 5, 4, 0, 7, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> MS3 [1][0][0][1]S (5, 5, 1, 0, 1, 1) (10, 5, 9, 0, 2, 1)
MS3 -> DSC [1][0][0][2]p (10, 5, 9, 0, 2, 1) (15, 5, 2, 0, 3, 1)
DSC -> DSO [1][0][0][3]p (15, 5, 2, 0, 3, 1) (20, 5, 14, 0, 4, 1)
DSO -> REF [1][0][0][4]p (20, 5, 14, 0, 4, 1) (25, 5, 0, 0, 5, 1)
REF -> HBW [1][0][0][g]- (25, 5, 0, 0, 5, 1) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][7]￭ (35, 5, 4, 0, 7, 0) (40, 5, 0, 0, 8, 0)
REF -> MS3 [0][0][1][h]- (40, 5, 0, 0, 8, 0) (40, 5, 9, 1, 8, 0)
MS3 -> NFC [0][1][1][8]￭ (40, 5, 9, 1, 8, 0) (45, 5, 3, 1, 9, 0)
NFC -> DSO [0][1][1][9]￭ (45, 5, 3, 1, 9, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> DSO [0][1][2][i]- (55, 5, 0, 1, 11, 0) (55, 5, 14, 2, 11, 0)
DSO -> REF [0][2][2][11]￮ (55, 5, 14, 2, 11, 0) (60, 5, 0, 2, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: overlay on MS3.


  Schedule validation (sync 8):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> DSI [0][0][0][0]￮ (0, 5, 0, 0, 0, 0) (5, 5, 1, 0, 1, 0)
DSI -> MS5 [0][0][0][1]⭑ (5, 5, 1, 0, 1, 0) (25, 5, 11, 0, 5, 0)
MS5 -> REF [0][0][1][a]- (25, 5, 11, 0, 5, 0) (5, 5, 0, 1, 1, 0)
REF -> HBW [0][1][1][1]￮ (5, 5, 0, 1, 1, 0) (10, 5, 4, 1, 2, 0)
HBW -> MS2 [0][1][1][2]⭑ (10, 5, 4, 1, 2, 0) (25, 5, 8, 1, 5, 0)
MS2 -> REF [0][1][2][b]- (25, 5, 8, 1, 5, 0) (10, 5, 0, 2, 2, 0)
REF -> DSI [0][2][2][2]￮ (10, 5, 0, 2, 2, 0) (15, 5, 1, 2, 3, 0)
DSI -> MS3 [0][2][2][3]￭ (15, 5, 1, 2, 3, 0) (20, 5, 9, 2, 4, 0)
MS3 -> DSC [0][2][2][4]￭ (20, 5, 9, 2, 4, 0) (25, 5, 2, 2, 5, 0)
DSC -> DSO [0][2][2][5]￭ (25, 5, 2, 2, 5, 0) (55, 5, 14, 2, 11, 0)
DSO -> MS5 [0][2][0][c]- (55, 5, 14, 2, 11, 0) (25, 5, 11, 0, 5, 0)
MS5 -> MS6 [0][0][0][5]⭑ (25, 5, 11, 0, 5, 0) (30, 5, 12, 0, 6, 0)
MS6 -> MS2 [0][0][1][d]- (30, 5, 12, 0, 6, 0) (25, 5, 8, 1, 5, 0)
MS2 -> MS3 [0][1][1][5]⭑ (25, 5, 8, 1, 5, 0) (40, 5, 9, 1, 8, 0)
MS3 -> MS6 [0][1][0][e]- (40, 5, 9, 1, 8, 0) (30, 5, 12, 0, 6, 0)
MS6 -> HBW [0][0][0][6]￭ (30, 5, 12, 0, 6, 0) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][7]￭ (35, 5, 4, 0, 7, 0) (40, 5, 0, 0, 8, 0)
REF -> REF [0][0][0][f]- (40, 5, 0, 0, 8, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> MS3 [1][0][0][1]S (5, 5, 1, 0, 1, 1) (10, 5, 9, 0, 2, 1)
MS3 -> DSC [1][0][0][2]p (10, 5, 9, 0, 2, 1) (15, 5, 2, 0, 3, 1)
DSC -> DSO [1][0][0][3]p (15, 5, 2, 0, 3, 1) (20, 5, 14, 0, 4, 1)
DSO -> REF [1][0][0][4]p (20, 5, 14, 0, 4, 1) (25, 5, 0, 0, 5, 1)
REF -> REF [1][0][0][g]- (25, 5, 0, 0, 5, 1) (40, 5, 0, 0, 8, 0)
REF -> MS3 [0][0][1][h]- (40, 5, 0, 0, 8, 0) (40, 5, 9, 1, 8, 0)
MS3 -> NFC [0][1][1][8]￭ (40, 5, 9, 1, 8, 0) (45, 5, 3, 1, 9, 0)
NFC -> DSO [0][1][1][9]￭ (45, 5, 3, 1, 9, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> DSO [0][1][2][i]- (55, 5, 0, 1, 11, 0) (55, 5, 14, 2, 11, 0)
DSO -> REF [0][2][2][11]￮ (55, 5, 14, 2, 11, 0) (60, 5, 0, 2, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: overlay on MS3.


  Schedule validation (sync 9):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> DSI [0][0][0][0]￮ (0, 5, 0, 0, 0, 0) (5, 5, 1, 0, 1, 0)
DSI -> MS5 [0][0][0][1]⭑ (5, 5, 1, 0, 1, 0) (25, 5, 11, 0, 5, 0)
MS5 -> REF [0][0][1][a]- (25, 5, 11, 0, 5, 0) (5, 5, 0, 1, 1, 0)
REF -> HBW [0][1][1][1]￮ (5, 5, 0, 1, 1, 0) (10, 5, 4, 1, 2, 0)
HBW -> MS2 [0][1][1][2]⭑ (10, 5, 4, 1, 2, 0) (25, 5, 8, 1, 5, 0)
MS2 -> REF [0][1][2][b]- (25, 5, 8, 1, 5, 0) (10, 5, 0, 2, 2, 0)
REF -> DSI [0][2][2][2]￮ (10, 5, 0, 2, 2, 0) (15, 5, 1, 2, 3, 0)
DSI -> MS3 [0][2][2][3]￭ (15, 5, 1, 2, 3, 0) (20, 5, 9, 2, 4, 0)
MS3 -> DSC [0][2][2][4]￭ (20, 5, 9, 2, 4, 0) (25, 5, 2, 2, 5, 0)
DSC -> DSO [0][2][2][5]￭ (25, 5, 2, 2, 5, 0) (55, 5, 14, 2, 11, 0)
DSO -> MS5 [0][2][0][c]- (55, 5, 14, 2, 11, 0) (25, 5, 11, 0, 5, 0)
MS5 -> MS6 [0][0][0][5]⭑ (25, 5, 11, 0, 5, 0) (30, 5, 12, 0, 6, 0)
MS6 -> MS2 [0][0][1][d]- (30, 5, 12, 0, 6, 0) (25, 5, 8, 1, 5, 0)
MS2 -> MS3 [0][1][1][5]⭑ (25, 5, 8, 1, 5, 0) (40, 5, 9, 1, 8, 0)
MS3 -> MS6 [0][1][0][e]- (40, 5, 9, 1, 8, 0) (30, 5, 12, 0, 6, 0)
MS6 -> HBW [0][0][0][6]￭ (30, 5, 12, 0, 6, 0) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][7]￭ (35, 5, 4, 0, 7, 0) (40, 5, 0, 0, 8, 0)
REF -> MS3 [0][0][1][f]- (40, 5, 0, 0, 8, 0) (40, 5, 9, 1, 8, 0)
MS3 -> NFC [0][1][1][8]D (40, 5, 9, 1, 8, 0) (45, 5, 3, 1, 9, 0)
NFC -> REF [0][1][0][g]- (45, 5, 3, 1, 9, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> MS3 [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 9, 0, 2, 1)
MS3 -> DSC [1][0][0][2]p (10, 5, 9, 0, 2, 1) (15, 5, 2, 0, 3, 1)
DSC -> DSO [1][0][0][3]p (15, 5, 2, 0, 3, 1) (20, 5, 14, 0, 4, 1)
DSO -> REF [1][0][0][4]p (20, 5, 14, 0, 4, 1) (25, 5, 0, 0, 5, 1)
REF -> NFC [1][0][1][h]- (25, 5, 0, 0, 5, 1) (45, 5, 3, 1, 9, 0)
NFC -> DSO [0][1][1][9]￭ (45, 5, 3, 1, 9, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> DSO [0][1][2][i]- (55, 5, 0, 1, 11, 0) (55, 5, 14, 2, 11, 0)
DSO -> REF [0][2][2][11]￮ (55, 5, 14, 2, 11, 0) (60, 5, 0, 2, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: null buffer in NFC.


  Schedule validation (sync 10):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> DSI [0][0][0][0]￮ (0, 5, 0, 0, 0, 0) (5, 5, 1, 0, 1, 0)
DSI -> MS5 [0][0][0][1]⭑ (5, 5, 1, 0, 1, 0) (25, 5, 11, 0, 5, 0)
MS5 -> REF [0][0][1][a]- (25, 5, 11, 0, 5, 0) (5, 5, 0, 1, 1, 0)
REF -> HBW [0][1][1][1]￮ (5, 5, 0, 1, 1, 0) (10, 5, 4, 1, 2, 0)
HBW -> MS2 [0][1][1][2]⭑ (10, 5, 4, 1, 2, 0) (25, 5, 8, 1, 5, 0)
MS2 -> REF [0][1][2][b]- (25, 5, 8, 1, 5, 0) (10, 5, 0, 2, 2, 0)
REF -> DSI [0][2][2][2]￮ (10, 5, 0, 2, 2, 0) (15, 5, 1, 2, 3, 0)
DSI -> MS3 [0][2][2][3]￭ (15, 5, 1, 2, 3, 0) (20, 5, 9, 2, 4, 0)
MS3 -> DSC [0][2][2][4]￭ (20, 5, 9, 2, 4, 0) (25, 5, 2, 2, 5, 0)
DSC -> DSO [0][2][2][5]￭ (25, 5, 2, 2, 5, 0) (55, 5, 14, 2, 11, 0)
DSO -> MS5 [0][2][0][c]- (55, 5, 14, 2, 11, 0) (25, 5, 11, 0, 5, 0)
MS5 -> MS6 [0][0][0][5]⭑ (25, 5, 11, 0, 5, 0) (30, 5, 12, 0, 6, 0)
MS6 -> MS2 [0][0][1][d]- (30, 5, 12, 0, 6, 0) (25, 5, 8, 1, 5, 0)
MS2 -> MS3 [0][1][1][5]⭑ (25, 5, 8, 1, 5, 0) (40, 5, 9, 1, 8, 0)
MS3 -> MS6 [0][1][0][e]- (40, 5, 9, 1, 8, 0) (30, 5, 12, 0, 6, 0)
MS6 -> HBW [0][0][0][6]￭ (30, 5, 12, 0, 6, 0) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][7]￭ (35, 5, 4, 0, 7, 0) (40, 5, 0, 0, 8, 0)
REF -> MS3 [0][0][1][f]- (40, 5, 0, 0, 8, 0) (40, 5, 9, 1, 8, 0)
MS3 -> NFC [0][1][1][8]￭ (40, 5, 9, 1, 8, 0) (45, 5, 3, 1, 9, 0)
NFC -> DSO [0][1][1][9]￭ (45, 5, 3, 1, 9, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][0][g]- (50, 5, 14, 1, 10, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> MS3 [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 9, 0, 2, 1)
MS3 -> DSC [1][0][0][2]p (10, 5, 9, 0, 2, 1) (15, 5, 2, 0, 3, 1)
DSC -> DSO [1][0][0][3]p (15, 5, 2, 0, 3, 1) (20, 5, 14, 0, 4, 1)
DSO -> REF [1][0][0][4]p (20, 5, 14, 0, 4, 1) (25, 5, 0, 0, 5, 1)
REF -> DSO [1][0][1][h]- (25, 5, 0, 0, 5, 1) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> DSO [0][1][2][i]- (55, 5, 0, 1, 11, 0) (55, 5, 14, 2, 11, 0)
DSO -> REF [0][2][2][11]￮ (55, 5, 14, 2, 11, 0) (60, 5, 0, 2, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion passed: no deadlocks.


  Schedule validation (sync 11):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> DSI [0][0][0][0]￮ (0, 5, 0, 0, 0, 0) (5, 5, 1, 0, 1, 0)
DSI -> MS5 [0][0][0][1]⭑ (5, 5, 1, 0, 1, 0) (25, 5, 11, 0, 5, 0)
MS5 -> REF [0][0][1][a]- (25, 5, 11, 0, 5, 0) (5, 5, 0, 1, 1, 0)
REF -> HBW [0][1][1][1]￮ (5, 5, 0, 1, 1, 0) (10, 5, 4, 1, 2, 0)
HBW -> MS2 [0][1][1][2]⭑ (10, 5, 4, 1, 2, 0) (25, 5, 8, 1, 5, 0)
MS2 -> REF [0][1][2][b]- (25, 5, 8, 1, 5, 0) (10, 5, 0, 2, 2, 0)
REF -> DSI [0][2][2][2]￮ (10, 5, 0, 2, 2, 0) (15, 5, 1, 2, 3, 0)
DSI -> MS3 [0][2][2][3]￭ (15, 5, 1, 2, 3, 0) (20, 5, 9, 2, 4, 0)
MS3 -> DSC [0][2][2][4]￭ (20, 5, 9, 2, 4, 0) (25, 5, 2, 2, 5, 0)
DSC -> DSO [0][2][2][5]￭ (25, 5, 2, 2, 5, 0) (55, 5, 14, 2, 11, 0)
DSO -> MS5 [0][2][0][c]- (55, 5, 14, 2, 11, 0) (25, 5, 11, 0, 5, 0)
MS5 -> MS6 [0][0][0][5]⭑ (25, 5, 11, 0, 5, 0) (30, 5, 12, 0, 6, 0)
MS6 -> MS2 [0][0][1][d]- (30, 5, 12, 0, 6, 0) (25, 5, 8, 1, 5, 0)
MS2 -> MS3 [0][1][1][5]⭑ (25, 5, 8, 1, 5, 0) (40, 5, 9, 1, 8, 0)
MS3 -> MS6 [0][1][0][e]- (40, 5, 9, 1, 8, 0) (30, 5, 12, 0, 6, 0)
MS6 -> HBW [0][0][0][6]￭ (30, 5, 12, 0, 6, 0) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][7]￭ (35, 5, 4, 0, 7, 0) (40, 5, 0, 0, 8, 0)
REF -> MS3 [0][0][1][f]- (40, 5, 0, 0, 8, 0) (40, 5, 9, 1, 8, 0)
MS3 -> NFC [0][1][1][8]￭ (40, 5, 9, 1, 8, 0) (45, 5, 3, 1, 9, 0)
NFC -> DSO [0][1][1][9]￭ (45, 5, 3, 1, 9, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￭ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> REF [0][1][0][g]- (55, 5, 0, 1, 11, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> MS3 [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 9, 0, 2, 1)
MS3 -> DSC [1][0][0][2]p (10, 5, 9, 0, 2, 1) (15, 5, 2, 0, 3, 1)
DSC -> DSO [1][0][0][3]p (15, 5, 2, 0, 3, 1) (20, 5, 14, 0, 4, 1)
DSO -> REF [1][0][0][4]p (20, 5, 14, 0, 4, 1) (25, 5, 0, 0, 5, 1)
REF -> REF [1][0][1][h]- (25, 5, 0, 0, 5, 1) (55, 5, 0, 1, 11, 0)
REF -> DSO [0][1][2][i]- (55, 5, 0, 1, 11, 0) (55, 5, 14, 2, 11, 0)
DSO -> REF [0][2][2][11]￮ (55, 5, 14, 2, 11, 0) (60, 5, 0, 2, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion passed: no deadlocks.


  Schedule validation (sync 12):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> DSI [0][0][0][0]￮ (0, 5, 0, 0, 0, 0) (5, 5, 1, 0, 1, 0)
DSI -> MS5 [0][0][0][1]⭑ (5, 5, 1, 0, 1, 0) (25, 5, 11, 0, 5, 0)
MS5 -> REF [0][0][1][a]- (25, 5, 11, 0, 5, 0) (5, 5, 0, 1, 1, 0)
REF -> HBW [0][1][1][1]￮ (5, 5, 0, 1, 1, 0) (10, 5, 4, 1, 2, 0)
HBW -> MS2 [0][1][1][2]⭑ (10, 5, 4, 1, 2, 0) (25, 5, 8, 1, 5, 0)
MS2 -> REF [0][1][2][b]- (25, 5, 8, 1, 5, 0) (10, 5, 0, 2, 2, 0)
REF -> DSI [0][2][2][2]￮ (10, 5, 0, 2, 2, 0) (15, 5, 1, 2, 3, 0)
DSI -> MS3 [0][2][2][3]￭ (15, 5, 1, 2, 3, 0) (20, 5, 9, 2, 4, 0)
MS3 -> DSC [0][2][2][4]￭ (20, 5, 9, 2, 4, 0) (25, 5, 2, 2, 5, 0)
DSC -> DSO [0][2][2][5]￭ (25, 5, 2, 2, 5, 0) (55, 5, 14, 2, 11, 0)
DSO -> MS5 [0][2][0][c]- (55, 5, 14, 2, 11, 0) (25, 5, 11, 0, 5, 0)
MS5 -> MS6 [0][0][0][5]⭑ (25, 5, 11, 0, 5, 0) (30, 5, 12, 0, 6, 0)
MS6 -> MS2 [0][0][1][d]- (30, 5, 12, 0, 6, 0) (25, 5, 8, 1, 5, 0)
MS2 -> MS3 [0][1][1][5]⭑ (25, 5, 8, 1, 5, 0) (40, 5, 9, 1, 8, 0)
MS3 -> MS6 [0][1][0][e]- (40, 5, 9, 1, 8, 0) (30, 5, 12, 0, 6, 0)
MS6 -> HBW [0][0][0][6]￭ (30, 5, 12, 0, 6, 0) (35, 5, 4, 0, 7, 0)
HBW -> REF [0][0][0][7]￭ (35, 5, 4, 0, 7, 0) (40, 5, 0, 0, 8, 0)
REF -> MS3 [0][0][1][f]- (40, 5, 0, 0, 8, 0) (40, 5, 9, 1, 8, 0)
MS3 -> NFC [0][1][1][8]￭ (40, 5, 9, 1, 8, 0) (45, 5, 3, 1, 9, 0)
NFC -> DSO [0][1][1][9]￭ (45, 5, 3, 1, 9, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> DSO [0][1][2][g]- (55, 5, 0, 1, 11, 0) (55, 5, 14, 2, 11, 0)
DSO -> REF [0][2][2][11]￭ (55, 5, 14, 2, 11, 0) (60, 5, 0, 2, 12, 0)
REF -> REF [0][2][0][h]- (60, 5, 0, 2, 12, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> MS3 [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 9, 0, 2, 1)
MS3 -> DSC [1][0][0][2]p (10, 5, 9, 0, 2, 1) (15, 5, 2, 0, 3, 1)
DSC -> DSO [1][0][0][3]p (15, 5, 2, 0, 3, 1) (20, 5, 14, 0, 4, 1)
DSO -> REF [1][0][0][4]p (20, 5, 14, 0, 4, 1) (25, 5, 0, 0, 5, 1)
REF -> REF [1][0][2][i]- (25, 5, 0, 0, 5, 1) (60, 5, 0, 2, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion passed: no deadlocks.


