// Seed: 3915688128
module module_0 (
    output wor id_0,
    input wor id_1,
    input tri1 id_2,
    output wire id_3,
    output wor id_4,
    input supply1 id_5,
    output wire id_6,
    output uwire id_7
);
  assign {(-1'b0), -1 + 1 == -1, -1'b0} = -1 ==? id_5;
  localparam id_9 = -1'b0;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_17 = 32'd90,
    parameter id_23 = 32'd58
) (
    output uwire id_0,
    input supply0 id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    input tri0 id_5,
    input wor id_6
    , _id_17,
    input tri1 id_7,
    output supply0 id_8,
    input tri1 id_9,
    output tri1 id_10,
    input wor id_11,
    output supply1 id_12,
    input wor id_13,
    output supply0 id_14,
    input wire id_15
);
  logic id_18;
  logic [7:0] id_19, id_20, id_21, id_22, _id_23;
  assign id_21[id_23] = "";
  wire id_24;
  wire id_25;
  wire  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  [  id_17  :  1  ]  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ,  id_78  ,  id_79  ,  id_80  ,  id_81  ,  id_82  ,  id_83  ,  id_84  ,  id_85  ,  id_86  ;
  wire id_87;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_7,
      id_8,
      id_8,
      id_1,
      id_8,
      id_10
  );
  assign id_87 = -1;
  wire id_88;
  logic [1 : 1] id_89;
  assign id_48 = id_30;
endmodule
