// Licensed under the Apache License, Version 2.0 or the MIT License.
// SPDX-License-Identifier: Apache-2.0 OR MIT
// Copyright Tock Contributors 2022.

//! Chip trait setup.

use core::fmt::Write;
use cortexm4f::{CortexM4F, CortexMVariant};
use kernel::platform::chip::Chip;
use kernel::platform::chip::InterruptService;

use crate::dma;
use crate::nvic;

use crate::chip_specific::chip_specs::ChipSpecs as ChipSpecsTrait;

pub struct Stm32f4xx<'a, I: InterruptService + 'a> {
    mpu: cortexm4f::mpu::MPU,
    userspace_kernel_boundary: cortexm4f::syscall::SysCall,
    interrupt_service: &'a I,
}

pub struct Stm32f4xxDefaultPeripherals<'a, ChipSpecs> {
    pub adc1: crate::adc::Adc<'a>,
    pub dac: crate::dac::Dac<'a>,
    pub dma1_streams: [crate::dma::Stream<'a, dma::Dma1<'a>>; 8],
    pub dma2_streams: [crate::dma::Stream<'a, dma::Dma2<'a>>; 8],
    pub exti: &'a crate::exti::Exti<'a>,
    pub flash: crate::flash::Flash<ChipSpecs>,
    pub fsmc: crate::fsmc::Fsmc<'a>,
    pub gpio_ports: crate::gpio::GpioPorts<'a>,
    pub i2c1: crate::i2c::I2C<'a>,
    pub clocks: &'a crate::clocks::Clocks<'a, ChipSpecs>,
    pub spi3: crate::spi::Spi<'a>,
    pub tim2: crate::tim2::Tim2<'a>,
    pub usart1: crate::usart::Usart<'a, dma::Dma2<'a>>,
    pub usart2: crate::usart::Usart<'a, dma::Dma1<'a>>,
    pub usart3: crate::usart::Usart<'a, dma::Dma1<'a>>,
}

impl<'a, ChipSpecs: ChipSpecsTrait> Stm32f4xxDefaultPeripherals<'a, ChipSpecs> {
    pub fn new(
        clocks: &'a crate::clocks::Clocks<'a, ChipSpecs>,
        exti: &'a crate::exti::Exti<'a>,
        dma1: &'a dma::Dma1<'a>,
        dma2: &'a dma::Dma2<'a>,
    ) -> Self {
        Self {
            adc1: crate::adc::Adc::new(clocks),
            clocks,
            dac: crate::dac::Dac::new(clocks),
            dma1_streams: dma::new_dma1_stream(dma1),
            dma2_streams: dma::new_dma2_stream(dma2),
            exti,
            flash: crate::flash::Flash::new(),
            fsmc: crate::fsmc::Fsmc::new(
                [
                    Some(crate::fsmc::FSMC_BANK1),
                    None,
                    Some(crate::fsmc::FSMC_BANK3),
                    None,
                ],
                clocks,
            ),
            gpio_ports: crate::gpio::GpioPorts::new(clocks, exti),
            i2c1: crate::i2c::I2C::new(clocks),
            spi3: crate::spi::Spi::new(
                crate::spi::SPI3_BASE,
                crate::spi::SpiClock(crate::clocks::phclk::PeripheralClock::new(
                    crate::clocks::phclk::PeripheralClockType::APB1(
                        crate::clocks::phclk::PCLK1::SPI3,
                    ),
                    clocks,
                )),
                dma::Dma1Peripheral::SPI3_TX,
                dma::Dma1Peripheral::SPI3_RX,
            ),
            tim2: crate::tim2::Tim2::new(clocks),
            usart1: crate::usart::Usart::new_usart1(clocks),
            usart2: crate::usart::Usart::new_usart2(clocks),
            usart3: crate::usart::Usart::new_usart3(clocks),
        }
    }

    // Setup any circular dependencies and register deferred calls
    pub fn setup_circular_deps(&'static self) {
        self.clocks.set_flash(&self.flash);
        self.gpio_ports.setup_circular_deps();

        // Note: Boards with a CAN bus present also need to register its
        // deferred call.
        kernel::deferred_call::DeferredCallClient::register(&self.usart1);
        kernel::deferred_call::DeferredCallClient::register(&self.usart2);
        kernel::deferred_call::DeferredCallClient::register(&self.usart3);
        kernel::deferred_call::DeferredCallClient::register(&self.fsmc);
    }
}

impl<ChipSpecs: ChipSpecsTrait> InterruptService for Stm32f4xxDefaultPeripherals<'_, ChipSpecs> {
    unsafe fn service_interrupt(&self, interrupt: u32) -> bool {
        match interrupt {
            nvic::DMA1_Stream1 => self.dma1_streams
                [dma::Dma1Peripheral::USART3_RX.get_stream_idx()]
            .handle_interrupt(),
            nvic::DMA1_Stream2 => {
                self.dma1_streams[dma::Dma1Peripheral::SPI3_RX.get_stream_idx()].handle_interrupt()
            }
            nvic::DMA1_Stream3 => self.dma1_streams
                [dma::Dma1Peripheral::USART3_TX.get_stream_idx()]
            .handle_interrupt(),
            nvic::DMA1_Stream5 => self.dma1_streams
                [dma::Dma1Peripheral::USART2_RX.get_stream_idx()]
            .handle_interrupt(),
            nvic::DMA1_Stream6 => self.dma1_streams
                [dma::Dma1Peripheral::USART2_TX.get_stream_idx()]
            .handle_interrupt(),
            nvic::DMA1_Stream7 => {
                self.dma1_streams[dma::Dma1Peripheral::SPI3_TX.get_stream_idx()].handle_interrupt()
            }

            nvic::DMA2_Stream5 => self.dma2_streams
                [dma::Dma2Peripheral::USART1_RX.get_stream_idx()]
            .handle_interrupt(),
            nvic::DMA2_Stream7 => self.dma2_streams
                [dma::Dma2Peripheral::USART1_TX.get_stream_idx()]
            .handle_interrupt(),

            nvic::USART1 => self.usart1.handle_interrupt(),
            nvic::USART2 => self.usart2.handle_interrupt(),
            nvic::USART3 => self.usart3.handle_interrupt(),

            nvic::ADC => self.adc1.handle_interrupt(),

            nvic::I2C1_EV => self.i2c1.handle_event(),
            nvic::I2C1_ER => self.i2c1.handle_error(),

            nvic::SPI3 => self.spi3.handle_interrupt(),

            nvic::EXTI0 => self.exti.handle_interrupt(),
            nvic::EXTI1 => self.exti.handle_interrupt(),
            nvic::EXTI2 => self.exti.handle_interrupt(),
            nvic::EXTI3 => self.exti.handle_interrupt(),
            nvic::EXTI4 => self.exti.handle_interrupt(),
            nvic::EXTI9_5 => self.exti.handle_interrupt(),
            nvic::EXTI15_10 => self.exti.handle_interrupt(),

            nvic::TIM2 => self.tim2.handle_interrupt(),

            _ => return false,
        }
        true
    }
}

impl<'a, I: InterruptService + 'a> Stm32f4xx<'a, I> {
    pub unsafe fn new(interrupt_service: &'a I) -> Self {
        Self {
            mpu: cortexm4f::mpu::new(),
            userspace_kernel_boundary: cortexm4f::syscall::SysCall::new(),
            interrupt_service,
        }
    }
}

impl<'a, I: InterruptService + 'a> Chip for Stm32f4xx<'a, I> {
    type MPU = cortexm4f::mpu::MPU;
    type UserspaceKernelBoundary = cortexm4f::syscall::SysCall;
    type ThreadIdProvider = cortexm4f::thread_id::CortexMThreadIdProvider;

    fn service_pending_interrupts(&self) {
        unsafe {
            while let Some(interrupt) = cortexm4f::nvic::next_pending() {
                if !self.interrupt_service.service_interrupt(interrupt) {
                    panic!("unhandled interrupt {}", interrupt);
                }

                let n = cortexm4f::nvic::Nvic::new(interrupt);
                n.clear_pending();
                n.enable();
            }
        }
    }

    fn has_pending_interrupts(&self) -> bool {
        unsafe { cortexm4f::nvic::has_pending() }
    }

    fn mpu(&self) -> &cortexm4f::mpu::MPU {
        &self.mpu
    }

    fn userspace_kernel_boundary(&self) -> &cortexm4f::syscall::SysCall {
        &self.userspace_kernel_boundary
    }

    fn sleep(&self) {
        unsafe {
            cortexm4f::scb::unset_sleepdeep();
            cortexm4f::support::wfi();
        }
    }

    unsafe fn with_interrupts_disabled<F, R>(&self, f: F) -> R
    where
        F: FnOnce() -> R,
    {
        cortexm4f::support::with_interrupts_disabled(f)
    }

    unsafe fn print_state(_this: Option<&Self>, write: &mut dyn Write) {
        CortexM4F::print_cortexm_state(write);
    }
}
