Resource Usage Report for shift_reg32 

Mapping to part: m2s010vf400std
Cell usage:
CLKINT          2 uses
CFG1           1 use


Sequential Cells: 
SLE            32 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 36
I/O primitives: 36
INBUF          4 uses
OUTBUF         32 uses


Global Clock Buffers: 2

Total LUTs:    1

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  32 + 0 + 0 + 0 = 32;
Total number of LUTs after P&R:  1 + 0 + 0 + 0 = 1;

