// Seed: 2794823676
module module_0;
  logic [7:0] id_1;
  id_2(
      id_1, id_3, id_1[1]
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  input wire id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_27 = -1 - id_16, id_28 = id_3, id_29 = id_3;
  module_0 modCall_1 ();
  assign id_21 = id_28;
  id_30 :
  assert property (@(posedge -1) id_9) begin : LABEL_0
    if (id_18) id_29[-1'd0 :-1'b0] <= -1'h0;
    else @(-1) @(posedge -1'b0) id_15 <= 1;
  end
endmodule
