Fitter report for Deliverable_4
Wed Mar 20 14:02:16 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Fitter Summary                                                                          ;
+------------------------------------+----------------------------------------------------+
; Fitter Status                      ; Successful - Wed Mar 20 14:02:16 2024              ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Standard Edition ;
; Revision Name                      ; Deliverable_4                                      ;
; Top-level Entity Name              ; Deliverable_4                                      ;
; Family                             ; Cyclone IV E                                       ;
; Device                             ; EP4CE115F29C7                                      ;
; Timing Models                      ; Final                                              ;
; Total logic elements               ; 16,296 / 114,480 ( 14 % )                          ;
;     Total combinational functions  ; 8,399 / 114,480 ( 7 % )                            ;
;     Dedicated logic registers      ; 12,588 / 114,480 ( 11 % )                          ;
; Total registers                    ; 12588                                              ;
; Total pins                         ; 32 / 529 ( 6 % )                                   ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 522,240 / 3,981,312 ( 13 % )                       ;
; Embedded Multiplier 9-bit elements ; 50 / 532 ( 9 % )                                   ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                      ;
+------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE115F29C7                         ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.1%      ;
;     Processor 3            ;   2.9%      ;
;     Processor 4            ;   2.8%      ;
;     Processor 5            ;   2.8%      ;
;     Processor 6            ;   2.7%      ;
;     Processor 7            ;   2.6%      ;
;     Processor 8            ;   2.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                    ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                       ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; mapper_power:MAPPOW_I|sq_power[2]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[3]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[4]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[5]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[6]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[7]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[8]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[9]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[10]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[11]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[12]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[13]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[14]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[15]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[16]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[17]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[18]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mapper_power:MAPPOW_I|sq_power[19]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                  ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[3]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[4]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[5]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[6]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[7]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[8]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[9]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[10]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[11]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[12]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[13]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[14]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[15]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[16]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[17]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[18]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[19]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[20]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[21]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[22]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[23]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[24]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[25]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[26]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[27]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[28]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[29]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[30]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[31]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[32]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[33]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[34]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[35]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[3]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[4]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[5]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[6]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[7]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[8]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[9]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[10]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[11]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[12]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[13]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[14]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[15]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[16]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[17]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[18]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[19]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[20]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[21]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[22]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[23]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[24]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[25]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[26]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[27]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[28]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[29]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[30]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[31]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[32]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[33]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[34]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[35]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAB            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]~_Duplicate_1                                 ; Q                ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAB            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]~_Duplicate_1                                ; Q                ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAB            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]~_Duplicate_2                                ; Q                ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[2]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAB            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[2]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[2]~_Duplicate_1                                ; Q                ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[2]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAB            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[2]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[2]~_Duplicate_2                                ; Q                ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[3]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAB            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[3]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[3]~_Duplicate_1                                ; Q                ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAB            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]~_Duplicate_1                                ; Q                ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAB            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]~_Duplicate_2                                ; Q                ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[11]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAB            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[11]             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[11]~_Duplicate_1                               ; Q                ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[18]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[19]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[20]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[21]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[22]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[23]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[24]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[25]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[18]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[19]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[20]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[21]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[22]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[23]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[24]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[25]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[26]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[18]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[19]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[20]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[21]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[22]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[23]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[24]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[25]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[26]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[18]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[19]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[20]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[21]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[22]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[23]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[24]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[25]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[26]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[18]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[19]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[20]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[21]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[22]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[23]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[24]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[25]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[26]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[18]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[19]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[20]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[21]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[22]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[23]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[24]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[25]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[26]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[18]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[19]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[20]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[21]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[22]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[23]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[24]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[25]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[26]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[18]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[19]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[20]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[21]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[22]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[23]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[24]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[25]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[26]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[27]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[18]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[19]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[20]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[21]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[22]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[23]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[24]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[25]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[26]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[27]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[28]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                               ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[18]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[19]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[20]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[21]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[22]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[23]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[24]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[25]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[26]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[27]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[28]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[18]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[19]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[20]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[21]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[22]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[23]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[24]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[25]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[26]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[27]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[28]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[29]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[18]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[19]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[20]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[21]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[22]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[23]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[24]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[25]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[26]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[27]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[28]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[29]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[18]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[19]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[20]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[21]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[22]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[23]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[24]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[25]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[26]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[27]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[28]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[29]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[30]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[18]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[19]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[20]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[21]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[22]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[23]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[24]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[25]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[26]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[27]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[28]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[29]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[30]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[18]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[19]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[20]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[21]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[22]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[23]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[24]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[25]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[26]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[27]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[28]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[29]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[30]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[31]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[18]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[19]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[20]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[21]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[22]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[23]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[24]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[25]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[26]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[27]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[28]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[29]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[30]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[31]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[32]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[33]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                              ; DATAOUT          ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[0]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[1]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[2]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[3]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[4]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[5]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[6]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[7]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[8]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[9]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[10]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[11]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[12]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[13]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[14]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[15]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[16]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out0a[17]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[0]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[1]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[2]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[3]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[4]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[5]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[6]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[7]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[8]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[9]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[10]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[11]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[12]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[13]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[14]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[15]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[16]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out1a[17]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[0]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[1]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[2]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[3]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[4]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[5]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[6]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[7]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[8]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[9]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[10]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[11]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[12]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[13]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[14]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[15]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[16]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out2a[17]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[0]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[1]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[2]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[3]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[4]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[5]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[6]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[7]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[8]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[9]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[10]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[11]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[12]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[13]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[14]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[15]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[16]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out3a[17]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[0]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[1]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[2]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[3]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[4]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[5]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[6]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[7]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[8]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[9]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[10]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[11]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[12]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[13]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[14]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[15]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[16]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out4a[17]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[0]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[1]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[2]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[3]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[4]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[5]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[6]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[7]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[8]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[9]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[10]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[11]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[12]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[13]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[14]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[15]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[16]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out5a[17]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[0]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[1]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[2]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[3]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[4]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[5]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[6]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[7]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[8]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[9]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[10]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[11]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[12]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[13]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[14]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[15]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[16]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out6a[17]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[0]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[1]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[2]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[3]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[4]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[5]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[6]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[7]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[8]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[9]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[10]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[11]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[12]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[13]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[14]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[15]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[16]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out7a[17]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[0]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[1]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[2]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[3]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[4]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[5]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[6]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[7]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[8]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[9]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[10]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[11]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[12]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[13]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[14]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[15]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[16]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out8a[17]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[0]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[1]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[2]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[3]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[4]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[5]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[6]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[7]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[8]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[9]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[10]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[11]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[12]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[13]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[14]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[15]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[16]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[17]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[0]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[1]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[2]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[3]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[4]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[5]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[6]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[7]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[8]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[9]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[10]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[11]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[12]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[13]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[14]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[15]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[16]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out10a[17]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[0]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[1]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[2]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[3]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[4]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[5]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[6]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[7]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[8]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[9]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[10]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[11]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[12]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[13]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[14]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[15]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[16]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out11a[17]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[0]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[1]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[2]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[3]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[4]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[5]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[6]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[7]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[8]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[9]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[10]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[11]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[12]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[13]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[14]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[15]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[16]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out12a[17]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[0]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[1]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[2]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[3]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[4]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[5]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[6]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[7]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[8]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[9]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[10]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[11]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[12]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[13]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[14]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[15]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[16]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out13a[17]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[0]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[1]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[2]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[3]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[4]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[5]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[6]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[7]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[8]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[9]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[10]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[11]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[12]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[13]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[14]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[15]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[16]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out14a[17]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[0]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[1]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[2]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[3]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[4]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[5]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[6]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[7]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[8]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[9]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[10]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[11]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[12]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[13]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[14]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[15]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[16]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out15a[17]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][0]       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][0]       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][0]~_Duplicate_1                         ; Q                ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][1]       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][1]       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][1]~_Duplicate_1                         ; Q                ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][2]       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][2]       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][2]~_Duplicate_1                         ; Q                ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][3]       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][3]       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][3]~_Duplicate_1                         ; Q                ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][4]       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][5]       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][6]       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][7]       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][8]       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][9]       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][10]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][11]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][12]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][13]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][14]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][15]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][16]      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; mer_test:MER_I|error[0]                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[0]                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[0]~_Duplicate_1                                                                   ; Q                ;                       ;
; mer_test:MER_I|error[0]~_Duplicate_1                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[0]~_Duplicate_1                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[0]~_Duplicate_2                                                                   ; Q                ;                       ;
; mer_test:MER_I|error[1]                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[1]                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[1]~_Duplicate_1                                                                   ; Q                ;                       ;
; mer_test:MER_I|error[1]~_Duplicate_1                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[2]                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[2]                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[2]~_Duplicate_1                                                                   ; Q                ;                       ;
; mer_test:MER_I|error[2]~_Duplicate_1                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[3]                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[3]                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[3]~_Duplicate_1                                                                   ; Q                ;                       ;
; mer_test:MER_I|error[3]~_Duplicate_1                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[4]                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[4]                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[4]~_Duplicate_1                                                                   ; Q                ;                       ;
; mer_test:MER_I|error[4]~_Duplicate_1                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[5]                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[5]                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[5]~_Duplicate_1                                                                   ; Q                ;                       ;
; mer_test:MER_I|error[5]~_Duplicate_1                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[6]                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[6]                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[6]~_Duplicate_1                                                                   ; Q                ;                       ;
; mer_test:MER_I|error[6]~_Duplicate_1                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[7]                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[7]                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[7]~_Duplicate_1                                                                   ; Q                ;                       ;
; mer_test:MER_I|error[7]~_Duplicate_1                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[8]                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[8]                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[8]~_Duplicate_1                                                                   ; Q                ;                       ;
; mer_test:MER_I|error[8]~_Duplicate_1                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[9]                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[9]                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[9]~_Duplicate_1                                                                   ; Q                ;                       ;
; mer_test:MER_I|error[9]~_Duplicate_1                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[10]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[10]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[10]~_Duplicate_1                                                                  ; Q                ;                       ;
; mer_test:MER_I|error[10]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[11]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[11]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[11]~_Duplicate_1                                                                  ; Q                ;                       ;
; mer_test:MER_I|error[11]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[12]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[12]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[12]~_Duplicate_1                                                                  ; Q                ;                       ;
; mer_test:MER_I|error[12]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[13]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[13]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[13]~_Duplicate_1                                                                  ; Q                ;                       ;
; mer_test:MER_I|error[13]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[14]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[14]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[14]~_Duplicate_1                                                                  ; Q                ;                       ;
; mer_test:MER_I|error[14]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[15]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[15]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[15]~_Duplicate_1                                                                  ; Q                ;                       ;
; mer_test:MER_I|error[15]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[16]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[16]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[16]~_Duplicate_1                                                                  ; Q                ;                       ;
; mer_test:MER_I|error[16]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; mer_test:MER_I|error[17]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; mer_test:MER_I|error[17]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mer_test:MER_I|error[17]~_Duplicate_1                                                                  ; Q                ;                       ;
; mer_test:MER_I|error[17]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; square_error:SQERR_I|sq_err[2]                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[3]                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[4]                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[5]                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[6]                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[7]                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[8]                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[9]                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[10]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[11]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[12]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[13]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[14]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[15]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[16]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[17]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[18]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[19]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[20]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[21]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[22]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[23]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[24]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[25]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[26]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[27]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[28]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[29]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[30]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[31]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[32]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[33]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
; square_error:SQERR_I|sq_err[34]                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                   ; DATAOUT          ;                       ;
+-------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                      ;
+----------+----------------+--------------+--------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To   ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+--------------+---------------+----------------+
; Location ;                ;              ; ADC_CLK_A    ; PIN_V24       ; QSF Assignment ;
; Location ;                ;              ; ADC_CLK_B    ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[0]    ; PIN_T22       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[10]   ; PIN_L22       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[11]   ; PIN_L21       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[12]   ; PIN_U26       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[13]   ; PIN_U25       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[1]    ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[2]    ; PIN_R23       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[3]    ; PIN_R22       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[4]    ; PIN_R21       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[5]    ; PIN_P21       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[6]    ; PIN_P26       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[7]    ; PIN_P25       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[8]    ; PIN_N26       ; QSF Assignment ;
; Location ;                ;              ; ADC_DA[9]    ; PIN_N25       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[0]    ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[10]   ; PIN_L28       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[11]   ; PIN_L27       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[12]   ; PIN_J26       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[13]   ; PIN_J25       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[1]    ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[2]    ; PIN_V28       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[3]    ; PIN_V27       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[4]    ; PIN_U28       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[5]    ; PIN_U27       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[6]    ; PIN_R28       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[7]    ; PIN_R27       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[8]    ; PIN_V26       ; QSF Assignment ;
; Location ;                ;              ; ADC_DB[9]    ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; ADC_OEB_A    ; PIN_T25       ; QSF Assignment ;
; Location ;                ;              ; ADC_OEB_B    ; PIN_T26       ; QSF Assignment ;
; Location ;                ;              ; ADC_OTR_A    ; PIN_Y28       ; QSF Assignment ;
; Location ;                ;              ; ADC_OTR_B    ; PIN_Y27       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_27     ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; DAC_CLK_A    ; PIN_G23       ; QSF Assignment ;
; Location ;                ;              ; DAC_CLK_B    ; PIN_G24       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[0]    ; PIN_D27       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[10]   ; PIN_M27       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[11]   ; PIN_M28       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[12]   ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[13]   ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[1]    ; PIN_D28       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[2]    ; PIN_E27       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[3]    ; PIN_E28       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[4]    ; PIN_F27       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[5]    ; PIN_F28       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[6]    ; PIN_G27       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[7]    ; PIN_G28       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[8]    ; PIN_K27       ; QSF Assignment ;
; Location ;                ;              ; DAC_DA[9]    ; PIN_K28       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[0]    ; PIN_F24       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[10]   ; PIN_K25       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[11]   ; PIN_K26       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[12]   ; PIN_L23       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[13]   ; PIN_L24       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[1]    ; PIN_F25       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[2]    ; PIN_D26       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[3]    ; PIN_C27       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[4]    ; PIN_F26       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[5]    ; PIN_E26       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[6]    ; PIN_G25       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[7]    ; PIN_G26       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[8]    ; PIN_H25       ; QSF Assignment ;
; Location ;                ;              ; DAC_DB[9]    ; PIN_H26       ; QSF Assignment ;
; Location ;                ;              ; DAC_MODE     ; PIN_H24       ; QSF Assignment ;
; Location ;                ;              ; DAC_WRT_A    ; PIN_H23       ; QSF Assignment ;
; Location ;                ;              ; DAC_WRT_B    ; PIN_M25       ; QSF Assignment ;
; Location ;                ;              ; I2C_SCLK     ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; I2C_SDAT     ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; KEY[0]       ; PIN_M23       ; QSF Assignment ;
; Location ;                ;              ; KEY[1]       ; PIN_M21       ; QSF Assignment ;
; Location ;                ;              ; KEY[2]       ; PIN_N21       ; QSF Assignment ;
; Location ;                ;              ; KEY[3]       ; PIN_R24       ; QSF Assignment ;
; Location ;                ;              ; LEDG[0]      ; PIN_E21       ; QSF Assignment ;
; Location ;                ;              ; LEDG[1]      ; PIN_E22       ; QSF Assignment ;
; Location ;                ;              ; LEDG[2]      ; PIN_E25       ; QSF Assignment ;
; Location ;                ;              ; LEDG[3]      ; PIN_E24       ; QSF Assignment ;
; Location ;                ;              ; LEDR[0]      ; PIN_G19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[10]     ; PIN_J15       ; QSF Assignment ;
; Location ;                ;              ; LEDR[11]     ; PIN_H16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[12]     ; PIN_J16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[13]     ; PIN_H17       ; QSF Assignment ;
; Location ;                ;              ; LEDR[14]     ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; LEDR[15]     ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; LEDR[16]     ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[17]     ; PIN_H15       ; QSF Assignment ;
; Location ;                ;              ; LEDR[1]      ; PIN_F19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[2]      ; PIN_E19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[3]      ; PIN_F21       ; QSF Assignment ;
; Location ;                ;              ; LEDR[4]      ; PIN_F18       ; QSF Assignment ;
; Location ;                ;              ; LEDR[5]      ; PIN_E18       ; QSF Assignment ;
; Location ;                ;              ; LEDR[6]      ; PIN_J19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[7]      ; PIN_H19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[8]      ; PIN_J17       ; QSF Assignment ;
; Location ;                ;              ; LEDR[9]      ; PIN_G17       ; QSF Assignment ;
; Location ;                ;              ; OSC_SMA_ADC4 ; PIN_J27       ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[10]  ; PIN_AC24      ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[11]  ; PIN_AB24      ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[12]  ; PIN_AB23      ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[13]  ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[14]  ; PIN_AA23      ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[15]  ; PIN_AA22      ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[16]  ; PIN_Y24       ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[17]  ; PIN_Y23       ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[4]   ; PIN_AB27      ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[5]   ; PIN_AC26      ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[6]   ; PIN_AD26      ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[7]   ; PIN_AB26      ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[8]   ; PIN_AC25      ; QSF Assignment ;
; Location ;                ;              ; PHYS_SW[9]   ; PIN_AB25      ; QSF Assignment ;
; Location ;                ;              ; SMA_DAC4     ; PIN_J28       ; QSF Assignment ;
; Location ;                ;              ; SW[0]        ; PIN_AB28      ; QSF Assignment ;
; Location ;                ;              ; SW[10]       ; PIN_AC24      ; QSF Assignment ;
; Location ;                ;              ; SW[11]       ; PIN_AB24      ; QSF Assignment ;
; Location ;                ;              ; SW[12]       ; PIN_AB23      ; QSF Assignment ;
; Location ;                ;              ; SW[13]       ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; SW[14]       ; PIN_AA23      ; QSF Assignment ;
; Location ;                ;              ; SW[15]       ; PIN_AA22      ; QSF Assignment ;
; Location ;                ;              ; SW[16]       ; PIN_Y24       ; QSF Assignment ;
; Location ;                ;              ; SW[17]       ; PIN_Y23       ; QSF Assignment ;
; Location ;                ;              ; SW[1]        ; PIN_AC28      ; QSF Assignment ;
; Location ;                ;              ; SW[2]        ; PIN_AC27      ; QSF Assignment ;
; Location ;                ;              ; SW[3]        ; PIN_AD27      ; QSF Assignment ;
; Location ;                ;              ; SW[4]        ; PIN_AB27      ; QSF Assignment ;
; Location ;                ;              ; SW[5]        ; PIN_AC26      ; QSF Assignment ;
; Location ;                ;              ; SW[6]        ; PIN_AD26      ; QSF Assignment ;
; Location ;                ;              ; SW[7]        ; PIN_AB26      ; QSF Assignment ;
; Location ;                ;              ; SW[8]        ; PIN_AC25      ; QSF Assignment ;
; Location ;                ;              ; SW[9]        ; PIN_AB25      ; QSF Assignment ;
; Location ;                ;              ; clock_27     ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; clock_50     ; PIN_Y2        ; QSF Assignment ;
+----------+----------------+--------------+--------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 22528 ) ; 0.00 % ( 0 / 22528 )       ; 0.00 % ( 0 / 22528 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 22528 ) ; 0.00 % ( 0 / 22528 )       ; 0.00 % ( 0 / 22528 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 13295 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 216 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 9007 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 16,296 / 114,480 ( 14 % )    ;
;     -- Combinational with no register       ; 3708                         ;
;     -- Register only                        ; 7897                         ;
;     -- Combinational with a register        ; 4691                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 3304                         ;
;     -- 3 input functions                    ; 4428                         ;
;     -- <=2 input functions                  ; 667                          ;
;     -- Register only                        ; 7897                         ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 4798                         ;
;     -- arithmetic mode                      ; 3601                         ;
;                                             ;                              ;
; Total registers*                            ; 12,588 / 117,053 ( 11 % )    ;
;     -- Dedicated logic registers            ; 12,588 / 114,480 ( 11 % )    ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 1,270 / 7,155 ( 18 % )       ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 32 / 529 ( 6 % )             ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )               ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )               ;
;                                             ;                              ;
; M9Ks                                        ; 57 / 432 ( 13 % )            ;
; Total block memory bits                     ; 522,240 / 3,981,312 ( 13 % ) ;
; Total block memory implementation bits      ; 525,312 / 3,981,312 ( 13 % ) ;
; Embedded Multiplier 9-bit elements          ; 50 / 532 ( 9 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )                ;
; Global signals                              ; 4                            ;
;     -- Global clocks                        ; 4 / 20 ( 20 % )              ;
; JTAGs                                       ; 1 / 1 ( 100 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 4.3% / 4.3% / 4.2%           ;
; Peak interconnect usage (total/H/V)         ; 33.6% / 32.9% / 34.6%        ;
; Maximum fan-out                             ; 10351                        ;
; Highest non-global fan-out                  ; 3841                         ;
; Total fan-out                               ; 70493                        ;
; Average fan-out                             ; 2.64                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                    ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub       ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                    ; Low                            ; Low                            ;
;                                             ;                       ;                        ;                                ;                                ;
; Total logic elements                        ; 9415 / 114480 ( 8 % ) ; 150 / 114480 ( < 1 % ) ; 6731 / 114480 ( 6 % )          ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 3371                  ; 60                     ; 277                            ; 0                              ;
;     -- Register only                        ; 3186                  ; 24                     ; 4687                           ; 0                              ;
;     -- Combinational with a register        ; 2858                  ; 66                     ; 1767                           ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                        ;                                ;                                ;
;     -- 4 input functions                    ; 1948                  ; 53                     ; 1303                           ; 0                              ;
;     -- 3 input functions                    ; 3782                  ; 35                     ; 611                            ; 0                              ;
;     -- <=2 input functions                  ; 499                   ; 38                     ; 130                            ; 0                              ;
;     -- Register only                        ; 3186                  ; 24                     ; 4687                           ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Logic elements by mode                      ;                       ;                        ;                                ;                                ;
;     -- normal mode                          ; 2719                  ; 118                    ; 1961                           ; 0                              ;
;     -- arithmetic mode                      ; 3510                  ; 8                      ; 83                             ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Total registers                             ; 6044                  ; 90                     ; 6454                           ; 0                              ;
;     -- Dedicated logic registers            ; 6044 / 114480 ( 5 % ) ; 90 / 114480 ( < 1 % )  ; 6454 / 114480 ( 6 % )          ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                     ; 0                      ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Total LABs:  partially or completely used   ; 767 / 7155 ( 11 % )   ; 14 / 7155 ( < 1 % )    ; 566 / 7155 ( 8 % )             ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                        ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                      ; 0                              ; 0                              ;
; I/O pins                                    ; 32                    ; 0                      ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 50 / 532 ( 9 % )      ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 0                     ; 0                      ; 522240                         ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                      ; 525312                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 0 / 432 ( 0 % )       ; 0 / 432 ( 0 % )        ; 57 / 432 ( 13 % )              ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 3 / 24 ( 12 % )       ; 0 / 24 ( 0 % )         ; 1 / 24 ( 4 % )                 ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                        ;                                ;                                ;
; Connections                                 ;                       ;                        ;                                ;                                ;
;     -- Input Connections                    ; 1                     ; 133                    ; 7821                           ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 100                    ; 6879                           ; 0                              ;
;     -- Output Connections                   ; 7715                  ; 206                    ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 760                   ; 206                    ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Internal Connections                        ;                       ;                        ;                                ;                                ;
;     -- Total Connections                    ; 48944                 ; 905                    ; 29628                          ; 5                              ;
;     -- Registered Connections               ; 15109                 ; 655                    ; 17934                          ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; External Connections                        ;                       ;                        ;                                ;                                ;
;     -- Top                                  ; 0                     ; 122                    ; 7594                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 122                   ; 20                     ; 197                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 7594                  ; 197                    ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                      ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Partition Interface                         ;                       ;                        ;                                ;                                ;
;     -- Input Ports                          ; 12                    ; 45                     ; 1599                           ; 0                              ;
;     -- Output Ports                         ; 499                   ; 62                     ; 1035                           ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                      ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Registered Ports                            ;                       ;                        ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                      ; 402                            ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                     ; 1021                           ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Port Connectivity                           ;                       ;                        ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                      ; 91                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                     ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                      ; 15                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                      ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                     ; 514                            ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                      ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                     ; 528                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 29                     ; 1023                           ; 0                              ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50    ; Y2    ; 2        ; 0            ; 36           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; PHYS_KEY[0] ; M23   ; 6        ; 115          ; 40           ; 7            ; 86                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; PHYS_KEY[1] ; M21   ; 6        ; 115          ; 53           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; PHYS_KEY[2] ; N21   ; 6        ; 115          ; 42           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; PHYS_KEY[3] ; R24   ; 5        ; 115          ; 35           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; PHYS_SW[0]  ; AB28  ; 5        ; 115          ; 17           ; 0            ; 28                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; PHYS_SW[1]  ; AC28  ; 5        ; 115          ; 14           ; 0            ; 28                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; PHYS_SW[2]  ; AC27  ; 5        ; 115          ; 15           ; 7            ; 19                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; PHYS_SW[3]  ; AD27  ; 5        ; 115          ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; counter[0]  ; Y13   ; 3        ; 52           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[10] ; AH10  ; 3        ; 31           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[11] ; AB12  ; 3        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[12] ; AF13  ; 3        ; 42           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[13] ; AE14  ; 3        ; 49           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[14] ; AH11  ; 3        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[15] ; AC10  ; 3        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[16] ; AB13  ; 3        ; 47           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[17] ; AD12  ; 3        ; 47           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[18] ; AC12  ; 3        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[19] ; AE13  ; 3        ; 42           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[1]  ; AD11  ; 3        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[20] ; AF14  ; 3        ; 49           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[21] ; AG11  ; 3        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[22] ; AC11  ; 3        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[2]  ; Y12   ; 3        ; 52           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[3]  ; AB14  ; 3        ; 54           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[4]  ; AA13  ; 3        ; 52           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[5]  ; AE12  ; 3        ; 33           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[6]  ; AF12  ; 3        ; 33           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[7]  ; AE11  ; 3        ; 35           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[8]  ; AF11  ; 3        ; 35           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; counter[9]  ; AB10  ; 3        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P7       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; P5       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; P8       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; P6       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 56 ( 7 % )   ; 2.5V          ; --           ;
; 2        ; 1 / 63 ( 2 % )   ; 2.5V          ; --           ;
; 3        ; 23 / 73 ( 32 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 71 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 5 / 65 ( 8 % )   ; 2.5V          ; --           ;
; 6        ; 4 / 58 ( 7 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 72 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 71 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; counter[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; counter[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; counter[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ; 181        ; 3        ; counter[16]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 192        ; 3        ; counter[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 295        ; 5        ; PHYS_SW[0]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; counter[15]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AC11     ; 185        ; 3        ; counter[22]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AC12     ; 179        ; 3        ; counter[18]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC27     ; 290        ; 5        ; PHYS_SW[2]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC28     ; 289        ; 5        ; PHYS_SW[1]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; counter[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AD12     ; 182        ; 3        ; counter[17]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; PHYS_SW[3]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; counter[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE12     ; 169        ; 3        ; counter[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE13     ; 177        ; 3        ; counter[19]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE14     ; 183        ; 3        ; counter[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; counter[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF12     ; 170        ; 3        ; counter[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF13     ; 178        ; 3        ; counter[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF14     ; 184        ; 3        ; counter[20]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; counter[21]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; counter[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AH11     ; 176        ; 3        ; counter[14]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E22      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G20      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G22      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; PHYS_KEY[1]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; PHYS_KEY[0]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; PHYS_KEY[2]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P6       ; 61         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P7       ; 58         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P8       ; 60         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; PHYS_KEY[3]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; counter[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y13      ; 189        ; 3        ; counter[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; PHYS_KEY[1] ; Incomplete set of assignments ;
; PHYS_KEY[2] ; Incomplete set of assignments ;
; PHYS_KEY[3] ; Incomplete set of assignments ;
; PHYS_SW[3]  ; Incomplete set of assignments ;
; counter[0]  ; Incomplete set of assignments ;
; counter[1]  ; Incomplete set of assignments ;
; counter[2]  ; Incomplete set of assignments ;
; counter[3]  ; Incomplete set of assignments ;
; counter[4]  ; Incomplete set of assignments ;
; counter[5]  ; Incomplete set of assignments ;
; counter[6]  ; Incomplete set of assignments ;
; counter[7]  ; Incomplete set of assignments ;
; counter[8]  ; Incomplete set of assignments ;
; counter[9]  ; Incomplete set of assignments ;
; counter[10] ; Incomplete set of assignments ;
; counter[11] ; Incomplete set of assignments ;
; counter[12] ; Incomplete set of assignments ;
; counter[13] ; Incomplete set of assignments ;
; counter[14] ; Incomplete set of assignments ;
; counter[15] ; Incomplete set of assignments ;
; counter[16] ; Incomplete set of assignments ;
; counter[17] ; Incomplete set of assignments ;
; counter[18] ; Incomplete set of assignments ;
; counter[19] ; Incomplete set of assignments ;
; counter[20] ; Incomplete set of assignments ;
; counter[21] ; Incomplete set of assignments ;
; counter[22] ; Incomplete set of assignments ;
; PHYS_KEY[0] ; Incomplete set of assignments ;
; CLOCK_50    ; Incomplete set of assignments ;
; PHYS_SW[1]  ; Incomplete set of assignments ;
; PHYS_SW[0]  ; Incomplete set of assignments ;
; PHYS_SW[2]  ; Incomplete set of assignments ;
; counter[0]  ; Missing location assignment   ;
; counter[1]  ; Missing location assignment   ;
; counter[2]  ; Missing location assignment   ;
; counter[3]  ; Missing location assignment   ;
; counter[4]  ; Missing location assignment   ;
; counter[5]  ; Missing location assignment   ;
; counter[6]  ; Missing location assignment   ;
; counter[7]  ; Missing location assignment   ;
; counter[8]  ; Missing location assignment   ;
; counter[9]  ; Missing location assignment   ;
; counter[10] ; Missing location assignment   ;
; counter[11] ; Missing location assignment   ;
; counter[12] ; Missing location assignment   ;
; counter[13] ; Missing location assignment   ;
; counter[14] ; Missing location assignment   ;
; counter[15] ; Missing location assignment   ;
; counter[16] ; Missing location assignment   ;
; counter[17] ; Missing location assignment   ;
; counter[18] ; Missing location assignment   ;
; counter[19] ; Missing location assignment   ;
; counter[20] ; Missing location assignment   ;
; counter[21] ; Missing location assignment   ;
; counter[22] ; Missing location assignment   ;
+-------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Deliverable_4                                                                                                                          ; 16296 (34)  ; 12588 (28)                ; 0 (0)         ; 522240      ; 57   ; 50           ; 0       ; 25        ; 32   ; 0            ; 3708 (6)     ; 7897 (0)          ; 4691 (28)        ; |Deliverable_4                                                                                                                                                                                                                                                                                                                                            ; Deliverable_4                     ; work         ;
;    |mapper_power:MAPPOW_I|                                                                                                              ; 142 (142)   ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 53 (53)      ; 34 (34)           ; 55 (55)          ; |Deliverable_4|mapper_power:MAPPOW_I                                                                                                                                                                                                                                                                                                                      ; mapper_power                      ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mapper_power:MAPPOW_I|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                       ; lpm_mult                          ; work         ;
;          |mult_c6t:auto_generated|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                                                               ; mult_c6t                          ; work         ;
;    |mer_test:MER_I|                                                                                                                     ; 9123 (21)   ; 5834 (3)                  ; 0 (0)         ; 0           ; 0    ; 46           ; 0       ; 23        ; 0    ; 0            ; 3272 (18)    ; 3126 (0)          ; 2725 (3)         ; |Deliverable_4|mer_test:MER_I                                                                                                                                                                                                                                                                                                                             ; mer_test                          ; work         ;
;       |comm_SUT:SUT_2|                                                                                                                  ; 8919 (104)  ; 5809 (90)                 ; 0 (0)         ; 0           ; 0    ; 46           ; 0       ; 23        ; 0    ; 0            ; 3110 (12)    ; 3125 (49)         ; 2684 (61)        ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2                                                                                                                                                                                                                                                                                                              ; comm_SUT                          ; work         ;
;          |down_sampler_2_1:DOWN1|                                                                                                       ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1                                                                                                                                                                                                                                                                                       ; down_sampler_2_1                  ; work         ;
;          |down_sampler_2_2:DOWN2|                                                                                                       ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2                                                                                                                                                                                                                                                                                       ; down_sampler_2_2                  ; work         ;
;          |down_sampler_4:DOWNER|                                                                                                        ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER                                                                                                                                                                                                                                                                                        ; down_sampler_4                    ; work         ;
;          |half_band_filter_1:HALF1|                                                                                                     ; 232 (232)   ; 206 (206)                 ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 26 (26)      ; 116 (116)         ; 90 (90)          ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1                                                                                                                                                                                                                                                                                     ; half_band_filter_1                ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;                |mult_c6t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                              ; mult_c6t                          ; work         ;
;          |half_band_filter_1:HALF4|                                                                                                     ; 217 (217)   ; 205 (205)                 ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 12 (12)      ; 112 (112)         ; 93 (93)          ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4                                                                                                                                                                                                                                                                                     ; half_band_filter_1                ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;                |mult_c6t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                              ; mult_c6t                          ; work         ;
;          |half_band_filter_2:HALF2|                                                                                                     ; 172 (172)   ; 154 (154)                 ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 18 (18)      ; 95 (95)           ; 59 (59)          ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2                                                                                                                                                                                                                                                                                     ; half_band_filter_2                ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult0                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;                |mult_0at:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult0|mult_0at:auto_generated                                                                                                                                                                                                                                              ; mult_0at                          ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult1                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;                |mult_q9t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult1|mult_q9t:auto_generated                                                                                                                                                                                                                                              ; mult_q9t                          ; work         ;
;          |half_band_filter_2:HALF3|                                                                                                     ; 172 (172)   ; 154 (154)                 ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 18 (18)      ; 100 (100)         ; 54 (54)          ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3                                                                                                                                                                                                                                                                                     ; half_band_filter_2                ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult0                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;                |mult_0at:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult0|mult_0at:auto_generated                                                                                                                                                                                                                                              ; mult_0at                          ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult1                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;                |mult_q9t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult1|mult_q9t:auto_generated                                                                                                                                                                                                                                              ; mult_q9t                          ; work         ;
;          |rx_red2:RECEIVER|                                                                                                             ; 5482 (5482) ; 4589 (4589)               ; 0 (0)         ; 0           ; 0    ; 34           ; 0       ; 17        ; 0    ; 0            ; 893 (893)    ; 2598 (2598)       ; 1991 (1991)      ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER                                                                                                                                                                                                                                                                                             ; rx_red2                           ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_q4t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated                                                                                                                                                                                                                                                      ; mult_q4t                          ; work         ;
;             |lpm_mult:Mult10|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_06t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated                                                                                                                                                                                                                                                     ; mult_06t                          ; work         ;
;             |lpm_mult:Mult11|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_06t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated                                                                                                                                                                                                                                                     ; mult_06t                          ; work         ;
;             |lpm_mult:Mult12|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_26t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated                                                                                                                                                                                                                                                     ; mult_26t                          ; work         ;
;             |lpm_mult:Mult13|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_26t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated                                                                                                                                                                                                                                                     ; mult_26t                          ; work         ;
;             |lpm_mult:Mult14|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_46t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated                                                                                                                                                                                                                                                     ; mult_46t                          ; work         ;
;             |lpm_mult:Mult15|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_86t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;             |lpm_mult:Mult16|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_r9t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated                                                                                                                                                                                                                                                     ; mult_r9t                          ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_s4t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                                                                                                                                      ; mult_s4t                          ; work         ;
;             |lpm_mult:Mult2|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_s4t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated                                                                                                                                                                                                                                                      ; mult_s4t                          ; work         ;
;             |lpm_mult:Mult3|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_s4t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated                                                                                                                                                                                                                                                      ; mult_s4t                          ; work         ;
;             |lpm_mult:Mult4|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_s4t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated                                                                                                                                                                                                                                                      ; mult_s4t                          ; work         ;
;             |lpm_mult:Mult5|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_s4t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated                                                                                                                                                                                                                                                      ; mult_s4t                          ; work         ;
;             |lpm_mult:Mult6|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_s4t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated                                                                                                                                                                                                                                                      ; mult_s4t                          ; work         ;
;             |lpm_mult:Mult7|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_56t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated                                                                                                                                                                                                                                                      ; mult_56t                          ; work         ;
;             |lpm_mult:Mult8|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_76t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated                                                                                                                                                                                                                                                      ; mult_76t                          ; work         ;
;             |lpm_mult:Mult9|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_76t:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated                                                                                                                                                                                                                                                      ; mult_76t                          ; work         ;
;          |tx_practical:TRANSMITTER|                                                                                                     ; 2470 (2470) ; 357 (357)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2113 (2113)  ; 19 (19)           ; 338 (338)        ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER                                                                                                                                                                                                                                                                                     ; tx_practical                      ; work         ;
;          |up_sampler_2_1:UP1|                                                                                                           ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 12 (12)          ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1                                                                                                                                                                                                                                                                                           ; up_sampler_2_1                    ; work         ;
;          |up_sampler_2_2:UP2|                                                                                                           ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 6 (6)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2                                                                                                                                                                                                                                                                                           ; up_sampler_2_2                    ; work         ;
;          |up_sampler_4:UPPER|                                                                                                           ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|up_sampler_4:UPPER                                                                                                                                                                                                                                                                                           ; up_sampler_4                      ; work         ;
;       |lfsr:SUT|                                                                                                                        ; 32 (32)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 21 (21)          ; |Deliverable_4|mer_test:MER_I|lfsr:SUT                                                                                                                                                                                                                                                                                                                    ; lfsr                              ; work         ;
;       |slicer:SLIC|                                                                                                                     ; 151 (151)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (134)    ; 0 (0)             ; 17 (17)          ; |Deliverable_4|mer_test:MER_I|slicer:SLIC                                                                                                                                                                                                                                                                                                                 ; slicer                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 24 (0)            ; 66 (0)           ; |Deliverable_4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 24 (0)            ; 66 (0)           ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 24 (0)            ; 66 (0)           ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (6)     ; 90 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 24 (4)            ; 66 (0)           ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 144 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 20 (0)            ; 66 (0)           ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 144 (103)   ; 85 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (45)      ; 20 (20)           ; 66 (40)          ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 6731 (1022) ; 6454 (1020)               ; 0 (0)         ; 522240      ; 57   ; 0            ; 0       ; 0         ; 0    ; 0            ; 277 (2)      ; 4687 (1019)       ; 1767 (0)         ; |Deliverable_4|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 5710 (0)    ; 5434 (0)                  ; 0 (0)         ; 522240      ; 57   ; 0            ; 0       ; 0         ; 0    ; 0            ; 275 (0)      ; 3668 (0)          ; 1767 (0)         ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 5710 (2152) ; 5434 (2120)               ; 0 (0)         ; 522240      ; 57   ; 0            ; 0       ; 0         ; 0    ; 0            ; 275 (33)     ; 3668 (2061)       ; 1767 (56)        ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 66 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 43 (43)           ; 21 (0)           ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 522240      ; 57   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_fd24:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 522240      ; 57   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated                                                                                                                                                 ; altsyncram_fd24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 92 (92)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 10 (10)           ; 52 (52)          ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 2737 (1)    ; 2566 (1)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 170 (0)      ; 1544 (0)          ; 1023 (1)         ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 2550 (0)    ; 2550 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1530 (0)          ; 1020 (0)         ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 1530 (1530) ; 1530 (1530)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1518 (1518)       ; 12 (12)          ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1032 (0)    ; 1020 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 1020 (0)         ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 182 (172)   ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 170 (170)    ; 10 (0)            ; 2 (2)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 594 (11)    ; 577 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 0 (0)             ; 577 (0)          ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 9 (0)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_6ii:auto_generated|                                                                                             ; 11 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6ii:auto_generated                                                             ; cntr_6ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 510 (510)   ; 510 (510)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 510 (510)        ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |square_error:SQERR_I|                                                                                                               ; 135 (135)   ; 94 (94)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 40 (40)      ; 26 (26)           ; 69 (69)          ; |Deliverable_4|square_error:SQERR_I                                                                                                                                                                                                                                                                                                                       ; square_error                      ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|square_error:SQERR_I|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;          |mult_c6t:auto_generated|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Deliverable_4|square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                                                                ; mult_c6t                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; PHYS_KEY[1] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PHYS_KEY[2] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PHYS_KEY[3] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PHYS_SW[3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; counter[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; counter[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHYS_KEY[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLOCK_50    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; PHYS_SW[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PHYS_SW[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PHYS_SW[2]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                        ;
+-------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                     ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------+-------------------+---------+
; PHYS_KEY[1]                                                             ;                   ;         ;
; PHYS_KEY[2]                                                             ;                   ;         ;
; PHYS_KEY[3]                                                             ;                   ;         ;
; PHYS_SW[3]                                                              ;                   ;         ;
; PHYS_KEY[0]                                                             ;                   ;         ;
;      - mer_test:MER_I|lfsr:SUT|lfsr[0]                                  ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_mult_count[1] ; 0                 ; 6       ;
;      - clk_phase[1]                                                     ; 0                 ; 6       ;
;      - clk_phase[3]                                                     ; 0                 ; 6       ;
;      - clk_phase[2]                                                     ; 0                 ; 6       ;
;      - counter[12]~25                                                   ; 0                 ; 6       ;
;      - counter[12]~26                                                   ; 0                 ; 6       ;
;      - clk_phase~0                                                      ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~0                                   ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr[14]~1                               ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~2                                   ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~3                                   ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~4                                   ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~5                                   ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~6                                   ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~7                                   ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~8                                   ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~9                                   ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~10                                  ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~11                                  ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~12                                  ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~13                                  ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~14                                  ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~15                                  ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~16                                  ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~17                                  ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~18                                  ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~19                                  ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~20                                  ; 0                 ; 6       ;
;      - mer_test:MER_I|lfsr:SUT|lfsr~21                                  ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|count~0   ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~216                                    ; 0                 ; 6       ;
;      - mapper_power:MAPPOW_I|power_acc[20]~113                          ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~217                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~218                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~219                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~220                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~221                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~222                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~223                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~224                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~225                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~226                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~227                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~228                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~229                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~230                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~231                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~232                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~233                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~234                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~235                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~236                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~237                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~238                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~239                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~240                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~241                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~242                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~243                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~244                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~245                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~246                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~247                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~248                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~249                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~250                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~251                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~252                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~253                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~254                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~255                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~256                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~257                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~258                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~259                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~260                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~261                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~262                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~263                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~264                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~265                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~266                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~267                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~268                                    ; 0                 ; 6       ;
;      - square_error:SQERR_I|Add0~269                                    ; 0                 ; 6       ;
; CLOCK_50                                                                ;                   ;         ;
; PHYS_SW[1]                                                              ;                   ;         ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux0~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux0~1                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux2~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux11~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux12~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux12~1                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux13~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux14~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux14~1                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux15~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux16~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux16~1                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux17~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux18~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux18~1                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux1~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux3~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux3~1                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux4~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux5~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux5~1                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux6~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux7~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux7~1                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux8~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux9~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux9~1                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux10~0                            ; 0                 ; 6       ;
; PHYS_SW[0]                                                              ;                   ;         ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux0~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux2~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux11~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux11~1                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux12~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux13~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux13~1                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux14~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux15~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux15~1                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux16~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux17~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux17~1                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux18~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux1~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux1~1                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux3~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux4~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux4~1                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux5~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux6~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux6~1                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux7~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux8~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux8~1                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux9~0                             ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux10~0                            ; 0                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux10~1                            ; 0                 ; 6       ;
; PHYS_SW[2]                                                              ;                   ;         ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux0~2                             ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux2~0                             ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux11~2                            ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux12~2                            ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux13~2                            ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux14~2                            ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux15~2                            ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux16~2                            ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux17~2                            ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux18~2                            ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux1~2                             ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux3~2                             ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux4~2                             ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux5~2                             ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux6~2                             ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux7~2                             ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux8~2                             ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux9~2                             ; 1                 ; 6       ;
;      - mer_test:MER_I|comm_SUT:SUT_2|Mux10~2                            ; 1                 ; 6       ;
+-------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_Y2             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Equal0~0                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X59_Y25_N2  ; 3841    ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; Equal1~0                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X59_Y25_N4  ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PHYS_KEY[0]                                                                                                                                                                                                                                                                                                                                                 ; PIN_M23            ; 86      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y37_N0     ; 2388    ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y37_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; FF_X1_Y36_N15      ; 10351   ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; clk_phase[0]                                                                                                                                                                                                                                                                                                                                                ; FF_X59_Y25_N23     ; 752     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; counter[12]~25                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X59_Y25_N30 ; 60      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; counter[12]~26                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X59_Y25_N16 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mapper_power:MAPPOW_I|power_acc[20]~113                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X68_Y33_N22 ; 91      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mer_test:MER_I|comm_SUT:SUT_2|Mux2~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X58_Y29_N14 ; 18      ; Latch enable               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; mer_test:MER_I|lfsr:SUT|clear_accum                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X57_Y35_N24 ; 134     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mer_test:MER_I|lfsr:SUT|lfsr[14]~1                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X56_Y36_N2  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X40_Y44_N1      ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X41_Y45_N22 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X41_Y45_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X43_Y45_N12 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X42_Y46_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X43_Y47_N6  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X43_Y47_N27     ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X43_Y47_N21     ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X43_Y47_N22 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~15              ; LCCOMB_X42_Y45_N26 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~16              ; LCCOMB_X41_Y45_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X41_Y45_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X39_Y45_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X40_Y45_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X40_Y44_N3      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X40_Y44_N11     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X40_Y44_N31     ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X42_Y44_N9      ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X40_Y44_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X41_Y44_N9      ; 32      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X42_Y46_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X48_Y44_N14 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X48_Y44_N10 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X48_Y44_N9      ; 60      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X48_Y44_N4  ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X47_Y46_N2  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X47_Y46_N4  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X45_Y44_N25     ; 2158    ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]~1                                                                                                                                                                                              ; LCCOMB_X46_Y46_N26 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X48_Y44_N6  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X48_Y44_N24 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X46_Y46_N30 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X45_Y44_N30 ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6ii:auto_generated|counter_reg_bit[8]~0                                                         ; LCCOMB_X46_Y43_N6  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X46_Y46_N24 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X45_Y44_N28 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X46_Y43_N0  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~8                                                                                                                                                                                                              ; LCCOMB_X41_Y46_N16 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~9                                                                                                                                                                                                              ; LCCOMB_X41_Y46_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~5                                                                                                                                                                                                         ; LCCOMB_X41_Y46_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X46_Y45_N2  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]~35                                                                                                                                                                                                                          ; LCCOMB_X46_Y47_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X43_Y46_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X47_Y46_N18 ; 1554    ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y37_N0     ; 2388    ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; clk                                                                                                                   ; FF_X1_Y36_N15      ; 10351   ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; mer_test:MER_I|comm_SUT:SUT_2|Mux2~0                                                                                  ; LCCOMB_X58_Y29_N14 ; 18      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X45_Y44_N25     ; 2158    ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                          ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Equal0~0                                                                                                                                                                                                      ; 3841    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                 ; 1554    ;
; clk_phase[0]                                                                                                                                                                                                  ; 752     ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_mult_count[1]                                                                                                                                              ; 584     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1 ; 511     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 510          ; 1024         ; 510          ; yes                    ; no                      ; yes                    ; no                      ; 522240 ; 1024                        ; 510                         ; 1024                        ; 510                         ; 522240              ; 57   ; None ; M9K_X64_Y31_N0, M9K_X51_Y39_N0, M9K_X51_Y37_N0, M9K_X51_Y35_N0, M9K_X64_Y29_N0, M9K_X64_Y30_N0, M9K_X51_Y34_N0, M9K_X64_Y36_N0, M9K_X64_Y33_N0, M9K_X51_Y44_N0, M9K_X78_Y46_N0, M9K_X78_Y50_N0, M9K_X78_Y47_N0, M9K_X78_Y45_N0, M9K_X64_Y45_N0, M9K_X78_Y43_N0, M9K_X78_Y39_N0, M9K_X78_Y34_N0, M9K_X78_Y36_N0, M9K_X78_Y40_N0, M9K_X78_Y37_N0, M9K_X78_Y41_N0, M9K_X78_Y42_N0, M9K_X64_Y42_N0, M9K_X64_Y41_N0, M9K_X64_Y39_N0, M9K_X64_Y32_N0, M9K_X78_Y32_N0, M9K_X51_Y46_N0, M9K_X51_Y50_N0, M9K_X51_Y51_N0, M9K_X64_Y47_N0, M9K_X64_Y40_N0, M9K_X51_Y40_N0, M9K_X64_Y46_N0, M9K_X64_Y49_N0, M9K_X78_Y49_N0, M9K_X78_Y51_N0, M9K_X64_Y44_N0, M9K_X51_Y42_N0, M9K_X51_Y41_N0, M9K_X37_Y48_N0, M9K_X37_Y49_N0, M9K_X51_Y49_N0, M9K_X51_Y45_N0, M9K_X51_Y47_N0, M9K_X51_Y48_N0, M9K_X51_Y52_N0, M9K_X64_Y51_N0, M9K_X64_Y52_N0, M9K_X64_Y38_N0, M9K_X64_Y34_N0, M9K_X64_Y37_N0, M9K_X51_Y33_N0, M9K_X51_Y32_N0, M9K_X78_Y38_N0, M9K_X64_Y35_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 532               ;
; Simple Multipliers (18-bit)           ; 25          ; 1                   ; 266               ;
; Embedded Multiplier Blocks            ; 25          ; --                  ; 266               ;
; Embedded Multiplier 9-bit elements    ; 50          ; 2                   ; 532               ;
; Signed Embedded Multipliers           ; 25          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                       ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                      ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                  ;                            ; DSPMULT_X71_Y25_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult1|mult_q9t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y54_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult1|mult_q9t:auto_generated|mac_mult1 ;                            ; DSPMULT_X71_Y54_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult0|mult_0at:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y53_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult0|mult_0at:auto_generated|mac_mult1 ;                            ; DSPMULT_X71_Y53_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult1|mult_q9t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult1|mult_q9t:auto_generated|mac_mult1 ;                            ; DSPMULT_X71_Y44_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult0|mult_0at:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult0|mult_0at:auto_generated|mac_mult1 ;                            ; DSPMULT_X71_Y41_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X93_Y40_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X71_Y37_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_out2            ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated|mac_mult1        ;                            ; DSPMULT_X22_Y29_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                       ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                   ;                            ; DSPMULT_X71_Y31_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[0]                                                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated|mac_mult1        ;                            ; DSPMULT_X44_Y36_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[0]                                                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated|mac_mult1        ;                            ; DSPMULT_X44_Y39_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[0]                                                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated|mac_mult1        ;                            ; DSPMULT_X22_Y31_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[0]                                                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated|mac_mult1         ;                            ; DSPMULT_X22_Y27_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[0]                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated|mac_mult1         ;                            ; DSPMULT_X44_Y27_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[0]                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult1         ;                            ; DSPMULT_X44_Y25_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[0]                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated|mac_mult1         ;                            ; DSPMULT_X44_Y22_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[0]                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated|mac_mult1         ;                            ; DSPMULT_X44_Y20_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[0]                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated|mac_mult1         ;                            ; DSPMULT_X44_Y31_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[0]                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1         ;                            ; DSPMULT_X44_Y35_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out2             ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1         ;                            ; DSPMULT_X44_Y32_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[0]                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated|mac_mult1         ;                            ; DSPMULT_X44_Y30_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[0]                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated|mac_mult1         ;                            ; DSPMULT_X44_Y33_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[0]                                                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated|mac_mult1        ;                            ; DSPMULT_X22_Y40_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_out2            ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated|mac_mult1        ;                            ; DSPMULT_X22_Y34_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[0]                                                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated|mac_mult1        ;                            ; DSPMULT_X22_Y35_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 17,703 / 342,891 ( 5 % ) ;
; C16 interconnects     ; 151 / 10,120 ( 1 % )     ;
; C4 interconnects      ; 9,228 / 209,544 ( 4 % )  ;
; Direct links          ; 3,605 / 342,891 ( 1 % )  ;
; Global clocks         ; 4 / 20 ( 20 % )          ;
; Local interconnects   ; 9,055 / 119,088 ( 8 % )  ;
; R24 interconnects     ; 268 / 9,963 ( 3 % )      ;
; R4 interconnects      ; 12,840 / 289,782 ( 4 % ) ;
+-----------------------+--------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 12.83) ; Number of LABs  (Total = 1270) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 65                             ;
; 2                                           ; 23                             ;
; 3                                           ; 20                             ;
; 4                                           ; 9                              ;
; 5                                           ; 8                              ;
; 6                                           ; 11                             ;
; 7                                           ; 10                             ;
; 8                                           ; 17                             ;
; 9                                           ; 57                             ;
; 10                                          ; 61                             ;
; 11                                          ; 54                             ;
; 12                                          ; 54                             ;
; 13                                          ; 93                             ;
; 14                                          ; 128                            ;
; 15                                          ; 149                            ;
; 16                                          ; 511                            ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 1.73) ; Number of LABs  (Total = 1270) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 307                            ;
; 1 Clock                            ; 830                            ;
; 1 Clock enable                     ; 717                            ;
; 1 Sync. clear                      ; 6                              ;
; 1 Sync. load                       ; 50                             ;
; 2 Clock enables                    ; 24                             ;
; 2 Clocks                           ; 263                            ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 20.86) ; Number of LABs  (Total = 1270) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 1                              ;
; 1                                            ; 22                             ;
; 2                                            ; 50                             ;
; 3                                            ; 8                              ;
; 4                                            ; 20                             ;
; 5                                            ; 5                              ;
; 6                                            ; 14                             ;
; 7                                            ; 3                              ;
; 8                                            ; 9                              ;
; 9                                            ; 31                             ;
; 10                                           ; 13                             ;
; 11                                           ; 16                             ;
; 12                                           ; 18                             ;
; 13                                           ; 25                             ;
; 14                                           ; 26                             ;
; 15                                           ; 30                             ;
; 16                                           ; 71                             ;
; 17                                           ; 28                             ;
; 18                                           ; 23                             ;
; 19                                           ; 38                             ;
; 20                                           ; 44                             ;
; 21                                           ; 38                             ;
; 22                                           ; 63                             ;
; 23                                           ; 58                             ;
; 24                                           ; 73                             ;
; 25                                           ; 97                             ;
; 26                                           ; 79                             ;
; 27                                           ; 59                             ;
; 28                                           ; 78                             ;
; 29                                           ; 71                             ;
; 30                                           ; 73                             ;
; 31                                           ; 34                             ;
; 32                                           ; 52                             ;
+----------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 8.00) ; Number of LABs  (Total = 1270) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 1                              ;
; 1                                               ; 93                             ;
; 2                                               ; 163                            ;
; 3                                               ; 114                            ;
; 4                                               ; 123                            ;
; 5                                               ; 62                             ;
; 6                                               ; 69                             ;
; 7                                               ; 35                             ;
; 8                                               ; 31                             ;
; 9                                               ; 79                             ;
; 10                                              ; 72                             ;
; 11                                              ; 51                             ;
; 12                                              ; 45                             ;
; 13                                              ; 45                             ;
; 14                                              ; 55                             ;
; 15                                              ; 75                             ;
; 16                                              ; 105                            ;
; 17                                              ; 20                             ;
; 18                                              ; 9                              ;
; 19                                              ; 4                              ;
; 20                                              ; 5                              ;
; 21                                              ; 6                              ;
; 22                                              ; 4                              ;
; 23                                              ; 1                              ;
; 24                                              ; 1                              ;
; 25                                              ; 0                              ;
; 26                                              ; 0                              ;
; 27                                              ; 2                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 11.62) ; Number of LABs  (Total = 1270) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 1                              ;
; 2                                            ; 59                             ;
; 3                                            ; 96                             ;
; 4                                            ; 118                            ;
; 5                                            ; 91                             ;
; 6                                            ; 65                             ;
; 7                                            ; 71                             ;
; 8                                            ; 95                             ;
; 9                                            ; 89                             ;
; 10                                           ; 65                             ;
; 11                                           ; 50                             ;
; 12                                           ; 34                             ;
; 13                                           ; 22                             ;
; 14                                           ; 26                             ;
; 15                                           ; 15                             ;
; 16                                           ; 11                             ;
; 17                                           ; 10                             ;
; 18                                           ; 23                             ;
; 19                                           ; 68                             ;
; 20                                           ; 63                             ;
; 21                                           ; 40                             ;
; 22                                           ; 21                             ;
; 23                                           ; 23                             ;
; 24                                           ; 14                             ;
; 25                                           ; 6                              ;
; 26                                           ; 7                              ;
; 27                                           ; 10                             ;
; 28                                           ; 16                             ;
; 29                                           ; 8                              ;
; 30                                           ; 5                              ;
; 31                                           ; 7                              ;
; 32                                           ; 7                              ;
; 33                                           ; 8                              ;
; 34                                           ; 13                             ;
; 35                                           ; 7                              ;
; 36                                           ; 2                              ;
; 37                                           ; 1                              ;
; 38                                           ; 2                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 9            ; 9            ; 0            ; 0            ; 36        ; 9            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 23           ; 0            ; 0            ; 0            ; 9            ; 23           ; 0            ; 9            ; 0            ; 0            ; 23           ; 0            ; 36        ; 36        ; 36        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 36           ; 27           ; 27           ; 36           ; 36           ; 0         ; 27           ; 36           ; 36           ; 36           ; 36           ; 36           ; 36           ; 13           ; 36           ; 36           ; 36           ; 27           ; 13           ; 36           ; 27           ; 36           ; 36           ; 13           ; 36           ; 0         ; 0         ; 0         ; 36           ; 36           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; PHYS_KEY[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PHYS_KEY[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PHYS_KEY[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PHYS_SW[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; counter[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PHYS_KEY[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PHYS_SW[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PHYS_SW[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PHYS_SW[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 14.2              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                             ; Destination Register                                                                                                                                                                                                        ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][508]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a508~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][476]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a476~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][474]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a474~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][469]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a469~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][460]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a460~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][435]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a435~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][434]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a434~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][417]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a417~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][405]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a405~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][371]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a371~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][370]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a370~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][369]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a369~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][362]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a362~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][361]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a361~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][341]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a341~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][336]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a336~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][334]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a334~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][316]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a316~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][309]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a309~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][307]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a307~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][294]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a294~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][225]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a225~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][224]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a224~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][180]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a180~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a177~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][147]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a147~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a144~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a140~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][122]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a122~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a121~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a112~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a107~porta_datain_reg0 ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a99~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a94~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a93~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a91~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a90~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a69~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a65~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a64~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a44~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a41~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a39~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a38~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a37~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a17~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a16~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a15~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a12~porta_datain_reg0  ; 0.254             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a81~porta_address_reg0 ; 0.235             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a81~porta_address_reg0 ; 0.235             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a81~porta_address_reg0 ; 0.235             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a81~porta_address_reg0 ; 0.235             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a81~porta_address_reg0 ; 0.234             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a81~porta_address_reg0 ; 0.234             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a81~porta_address_reg0 ; 0.234             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][235]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a235~porta_datain_reg0 ; 0.022             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][237]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a237~porta_datain_reg0 ; 0.021             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][459]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ram_block1a459~porta_datain_reg0 ; 0.018             ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 59 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "Deliverable_4"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 23 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Deliverable_4.out.sdc'
Warning (332060): Node: PHYS_SW[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[0] is being clocked by PHYS_SW[0]
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From clk (Fall) to clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Fall) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Fall) (setup and hold)
    Critical Warning (332169): From clk (Fall) to clk (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   40.000          clk
    Info (332111):   20.000       clk_50
Info (176353): Automatically promoted node clk  File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clk~0 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 8
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node mer_test:MER_I|comm_SUT:SUT_2|Mux2~0  File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 350 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 577 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 32 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 0 input, 23 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  52 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  60 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CLK_A" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_CLK_B" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DB[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_OEB_A" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_OEB_B" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_OTR_A" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_OTR_B" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_CLK_A" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_CLK_B" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DB[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_MODE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_WRT_A" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_WRT_B" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OSC_SMA_ADC4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PHYS_SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_DAC4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clock_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clock_50" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:11
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 5.30 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 148 warnings
    Info: Peak virtual memory: 2052 megabytes
    Info: Processing ended: Wed Mar 20 14:02:20 2024
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:08


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.fit.smsg.


