INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NEEL/Downloads/verilog/Sequential Circuits/SIPO_register/SIPO.srcs/sources_1/new/SIPO_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO_register
INFO: [VRFC 10-311] analyzing module d_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NEEL/Downloads/verilog/Sequential Circuits/SIPO_register/SIPO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
