   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f30x_wwdg.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.align	2
  21              		.global	WWDG_DeInit
  22              		.thumb
  23              		.thumb_func
  25              	WWDG_DeInit:
  26              	.LFB111:
  27              		.file 1 "../src/stm32f30x_wwdg.c"
   1:../src/stm32f30x_wwdg.c **** /**
   2:../src/stm32f30x_wwdg.c ****   ******************************************************************************
   3:../src/stm32f30x_wwdg.c ****   * @file    stm32f30x_wwdg.c
   4:../src/stm32f30x_wwdg.c ****   * @author  MCD Application Team
   5:../src/stm32f30x_wwdg.c ****   * @version V1.0.1
   6:../src/stm32f30x_wwdg.c ****   * @date    23-October-2012
   7:../src/stm32f30x_wwdg.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../src/stm32f30x_wwdg.c ****   *          functionalities of the Window watchdog (WWDG) peripheral:
   9:../src/stm32f30x_wwdg.c ****   *           + Prescaler, Refresh window and Counter configuration
  10:../src/stm32f30x_wwdg.c ****   *           + WWDG activation
  11:../src/stm32f30x_wwdg.c ****   *           + Interrupts and flags management
  12:../src/stm32f30x_wwdg.c ****   *             
  13:../src/stm32f30x_wwdg.c ****   *  @verbatim
  14:../src/stm32f30x_wwdg.c ****   *    
  15:../src/stm32f30x_wwdg.c ****   ==============================================================================
  16:../src/stm32f30x_wwdg.c ****                            ##### WWDG features #####
  17:../src/stm32f30x_wwdg.c ****   ==============================================================================
  18:../src/stm32f30x_wwdg.c ****                                         
  19:../src/stm32f30x_wwdg.c ****     [..] Once enabled the WWDG generates a system reset on expiry of a programmed
  20:../src/stm32f30x_wwdg.c ****         time period, unless the program refreshes the counter (downcounter) 
  21:../src/stm32f30x_wwdg.c ****         before to reach 0x3F value (i.e. a reset is generated when the counter
  22:../src/stm32f30x_wwdg.c ****         value rolls over from 0x40 to 0x3F). 
  23:../src/stm32f30x_wwdg.c ****     [..] An MCU reset is also generated if the counter value is refreshed
  24:../src/stm32f30x_wwdg.c ****         before the counter has reached the refresh window value. This 
  25:../src/stm32f30x_wwdg.c ****         implies that the counter must be refreshed in a limited window.
  26:../src/stm32f30x_wwdg.c ****             
  27:../src/stm32f30x_wwdg.c ****     [..] Once enabled the WWDG cannot be disabled except by a system reset.
  28:../src/stm32f30x_wwdg.c ****          
  29:../src/stm32f30x_wwdg.c ****     [..] WWDGRST flag in RCC_CSR register can be used to inform when a WWDG
  30:../src/stm32f30x_wwdg.c ****         reset occurs.
  31:../src/stm32f30x_wwdg.c ****             
  32:../src/stm32f30x_wwdg.c ****     [..] The WWDG counter input clock is derived from the APB clock divided 
  33:../src/stm32f30x_wwdg.c ****         by a programmable prescaler.
  34:../src/stm32f30x_wwdg.c ****               
  35:../src/stm32f30x_wwdg.c ****     [..] WWDG counter clock = PCLK1 / Prescaler.
  36:../src/stm32f30x_wwdg.c ****     [..] WWDG timeout = (WWDG counter clock) * (counter value).
  37:../src/stm32f30x_wwdg.c ****                      
  38:../src/stm32f30x_wwdg.c ****     [..] Min-max timeout value @36MHz (PCLK1): ~114us / ~58.3ms. 
  39:../src/stm32f30x_wwdg.c **** 
  40:../src/stm32f30x_wwdg.c ****                      ##### How to use this driver #####
  41:../src/stm32f30x_wwdg.c ****   ============================================================================== 
  42:../src/stm32f30x_wwdg.c ****     [..]         
  43:../src/stm32f30x_wwdg.c ****           (#) Enable WWDG clock using RCC_APB1PeriphClockCmd(RCC_APB1Periph_WWDG, ENABLE) 
  44:../src/stm32f30x_wwdg.c ****               function.
  45:../src/stm32f30x_wwdg.c ****             
  46:../src/stm32f30x_wwdg.c ****           (#) Configure the WWDG prescaler using WWDG_SetPrescaler() function.
  47:../src/stm32f30x_wwdg.c ****                            
  48:../src/stm32f30x_wwdg.c ****           (#) Configure the WWDG refresh window using WWDG_SetWindowValue() function.
  49:../src/stm32f30x_wwdg.c ****             
  50:../src/stm32f30x_wwdg.c ****           (#) Set the WWDG counter value and start it using WWDG_Enable() function.
  51:../src/stm32f30x_wwdg.c ****              When the WWDG is enabled the counter value should be configured to 
  52:../src/stm32f30x_wwdg.c ****              a value greater than 0x40 to prevent generating an immediate reset.     
  53:../src/stm32f30x_wwdg.c ****             
  54:../src/stm32f30x_wwdg.c ****           (#) Optionally you can enable the Early wakeup interrupt which is 
  55:../src/stm32f30x_wwdg.c ****              generated when the counter reach 0x40.
  56:../src/stm32f30x_wwdg.c ****              Once enabled this interrupt cannot be disabled except by a system reset.
  57:../src/stm32f30x_wwdg.c ****                  
  58:../src/stm32f30x_wwdg.c ****           (#) Then the application program must refresh the WWDG counter at regular
  59:../src/stm32f30x_wwdg.c ****              intervals during normal operation to prevent an MCU reset, using
  60:../src/stm32f30x_wwdg.c ****              WWDG_SetCounter() function. This operation must occur only when
  61:../src/stm32f30x_wwdg.c ****              the counter value is lower than the refresh window value, 
  62:../src/stm32f30x_wwdg.c ****              programmed using WWDG_SetWindowValue().         
  63:../src/stm32f30x_wwdg.c **** 
  64:../src/stm32f30x_wwdg.c ****   @endverbatim  
  65:../src/stm32f30x_wwdg.c ****                              
  66:../src/stm32f30x_wwdg.c ****   ******************************************************************************
  67:../src/stm32f30x_wwdg.c ****   * @attention
  68:../src/stm32f30x_wwdg.c ****   *
  69:../src/stm32f30x_wwdg.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  70:../src/stm32f30x_wwdg.c ****   *
  71:../src/stm32f30x_wwdg.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  72:../src/stm32f30x_wwdg.c ****   * You may not use this file except in compliance with the License.
  73:../src/stm32f30x_wwdg.c ****   * You may obtain a copy of the License at:
  74:../src/stm32f30x_wwdg.c ****   *
  75:../src/stm32f30x_wwdg.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  76:../src/stm32f30x_wwdg.c ****   *
  77:../src/stm32f30x_wwdg.c ****   * Unless required by applicable law or agreed to in writing, software 
  78:../src/stm32f30x_wwdg.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  79:../src/stm32f30x_wwdg.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  80:../src/stm32f30x_wwdg.c ****   * See the License for the specific language governing permissions and
  81:../src/stm32f30x_wwdg.c ****   * limitations under the License.
  82:../src/stm32f30x_wwdg.c ****   *
  83:../src/stm32f30x_wwdg.c ****   ******************************************************************************
  84:../src/stm32f30x_wwdg.c ****   */
  85:../src/stm32f30x_wwdg.c **** 
  86:../src/stm32f30x_wwdg.c **** /* Includes ------------------------------------------------------------------*/
  87:../src/stm32f30x_wwdg.c **** #include "stm32f30x_wwdg.h"
  88:../src/stm32f30x_wwdg.c **** #include "stm32f30x_rcc.h"
  89:../src/stm32f30x_wwdg.c **** 
  90:../src/stm32f30x_wwdg.c **** /** @addtogroup STM32F30x_StdPeriph_Driver
  91:../src/stm32f30x_wwdg.c ****   * @{
  92:../src/stm32f30x_wwdg.c ****   */
  93:../src/stm32f30x_wwdg.c **** 
  94:../src/stm32f30x_wwdg.c **** /** @defgroup WWDG 
  95:../src/stm32f30x_wwdg.c ****   * @brief WWDG driver modules
  96:../src/stm32f30x_wwdg.c ****   * @{
  97:../src/stm32f30x_wwdg.c ****   */
  98:../src/stm32f30x_wwdg.c **** 
  99:../src/stm32f30x_wwdg.c **** /* Private typedef -----------------------------------------------------------*/
 100:../src/stm32f30x_wwdg.c **** /* Private define ------------------------------------------------------------*/
 101:../src/stm32f30x_wwdg.c **** /* --------------------- WWDG registers bit mask ---------------------------- */
 102:../src/stm32f30x_wwdg.c **** /* CFR register bit mask */
 103:../src/stm32f30x_wwdg.c **** #define CFR_WDGTB_MASK    ((uint32_t)0xFFFFFE7F)
 104:../src/stm32f30x_wwdg.c **** #define CFR_W_MASK        ((uint32_t)0xFFFFFF80)
 105:../src/stm32f30x_wwdg.c **** #define BIT_MASK          ((uint8_t)0x7F)
 106:../src/stm32f30x_wwdg.c **** 
 107:../src/stm32f30x_wwdg.c **** /* Private macro -------------------------------------------------------------*/
 108:../src/stm32f30x_wwdg.c **** /* Private variables ---------------------------------------------------------*/
 109:../src/stm32f30x_wwdg.c **** /* Private function prototypes -----------------------------------------------*/
 110:../src/stm32f30x_wwdg.c **** /* Private functions ---------------------------------------------------------*/
 111:../src/stm32f30x_wwdg.c **** 
 112:../src/stm32f30x_wwdg.c **** /** @defgroup WWDG_Private_Functions
 113:../src/stm32f30x_wwdg.c ****   * @{
 114:../src/stm32f30x_wwdg.c ****   */
 115:../src/stm32f30x_wwdg.c **** 
 116:../src/stm32f30x_wwdg.c **** /** @defgroup WWDG_Group1 Prescaler, Refresh window and Counter configuration functions
 117:../src/stm32f30x_wwdg.c ****  *  @brief   Prescaler, Refresh window and Counter configuration functions 
 118:../src/stm32f30x_wwdg.c ****  *
 119:../src/stm32f30x_wwdg.c **** @verbatim   
 120:../src/stm32f30x_wwdg.c ****   ==============================================================================
 121:../src/stm32f30x_wwdg.c ****     ##### Prescaler, Refresh window and Counter configuration functions #####
 122:../src/stm32f30x_wwdg.c ****   ==============================================================================  
 123:../src/stm32f30x_wwdg.c **** 
 124:../src/stm32f30x_wwdg.c **** @endverbatim
 125:../src/stm32f30x_wwdg.c ****   * @{
 126:../src/stm32f30x_wwdg.c ****   */
 127:../src/stm32f30x_wwdg.c **** 
 128:../src/stm32f30x_wwdg.c **** /**
 129:../src/stm32f30x_wwdg.c ****   * @brief  Deinitializes the WWDG peripheral registers to their default reset values.
 130:../src/stm32f30x_wwdg.c ****   * @param  None
 131:../src/stm32f30x_wwdg.c ****   * @retval None
 132:../src/stm32f30x_wwdg.c ****   */
 133:../src/stm32f30x_wwdg.c **** void WWDG_DeInit(void)
 134:../src/stm32f30x_wwdg.c **** {
  28              		.loc 1 134 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
 135:../src/stm32f30x_wwdg.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
  40              		.loc 1 135 0
  41 0004 4FF40060 		mov	r0, #2048
  42 0008 4FF00101 		mov	r1, #1
  43 000c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 136:../src/stm32f30x_wwdg.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
  44              		.loc 1 136 0
  45 0010 4FF40060 		mov	r0, #2048
  46 0014 4FF00001 		mov	r1, #0
  47 0018 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 137:../src/stm32f30x_wwdg.c **** }
  48              		.loc 1 137 0
  49 001c 80BD     		pop	{r7, pc}
  50              		.cfi_endproc
  51              	.LFE111:
  53 001e 00BF     		.align	2
  54              		.global	WWDG_SetPrescaler
  55              		.thumb
  56              		.thumb_func
  58              	WWDG_SetPrescaler:
  59              	.LFB112:
 138:../src/stm32f30x_wwdg.c **** 
 139:../src/stm32f30x_wwdg.c **** /**
 140:../src/stm32f30x_wwdg.c ****   * @brief  Sets the WWDG Prescaler.
 141:../src/stm32f30x_wwdg.c ****   * @param  WWDG_Prescaler: specifies the WWDG Prescaler.
 142:../src/stm32f30x_wwdg.c ****   *   This parameter can be one of the following values:
 143:../src/stm32f30x_wwdg.c ****   *     @arg WWDG_Prescaler_1: WWDG counter clock = (PCLK1/4096)/1
 144:../src/stm32f30x_wwdg.c ****   *     @arg WWDG_Prescaler_2: WWDG counter clock = (PCLK1/4096)/2
 145:../src/stm32f30x_wwdg.c ****   *     @arg WWDG_Prescaler_4: WWDG counter clock = (PCLK1/4096)/4
 146:../src/stm32f30x_wwdg.c ****   *     @arg WWDG_Prescaler_8: WWDG counter clock = (PCLK1/4096)/8
 147:../src/stm32f30x_wwdg.c ****   * @retval None
 148:../src/stm32f30x_wwdg.c ****   */
 149:../src/stm32f30x_wwdg.c **** void WWDG_SetPrescaler(uint32_t WWDG_Prescaler)
 150:../src/stm32f30x_wwdg.c **** {
  60              		.loc 1 150 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 16
  63              		@ frame_needed = 1, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  65 0020 80B4     		push	{r7}
  66              	.LCFI2:
  67              		.cfi_def_cfa_offset 4
  68              		.cfi_offset 7, -4
  69 0022 85B0     		sub	sp, sp, #20
  70              	.LCFI3:
  71              		.cfi_def_cfa_offset 24
  72 0024 00AF     		add	r7, sp, #0
  73              	.LCFI4:
  74              		.cfi_def_cfa_register 7
  75 0026 7860     		str	r0, [r7, #4]
 151:../src/stm32f30x_wwdg.c ****   uint32_t tmpreg = 0;
  76              		.loc 1 151 0
  77 0028 4FF00003 		mov	r3, #0
  78 002c FB60     		str	r3, [r7, #12]
 152:../src/stm32f30x_wwdg.c ****   /* Check the parameters */
 153:../src/stm32f30x_wwdg.c ****   assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
 154:../src/stm32f30x_wwdg.c ****   /* Clear WDGTB[1:0] bits */
 155:../src/stm32f30x_wwdg.c ****   tmpreg = WWDG->CFR & CFR_WDGTB_MASK;
  79              		.loc 1 155 0
  80 002e 4FF43053 		mov	r3, #11264
  81 0032 C4F20003 		movt	r3, 16384
  82 0036 5B68     		ldr	r3, [r3, #4]
  83 0038 23F4C073 		bic	r3, r3, #384
  84 003c FB60     		str	r3, [r7, #12]
 156:../src/stm32f30x_wwdg.c ****   /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
 157:../src/stm32f30x_wwdg.c ****   tmpreg |= WWDG_Prescaler;
  85              		.loc 1 157 0
  86 003e FA68     		ldr	r2, [r7, #12]
  87 0040 7B68     		ldr	r3, [r7, #4]
  88 0042 1343     		orrs	r3, r3, r2
  89 0044 FB60     		str	r3, [r7, #12]
 158:../src/stm32f30x_wwdg.c ****   /* Store the new value */
 159:../src/stm32f30x_wwdg.c ****   WWDG->CFR = tmpreg;
  90              		.loc 1 159 0
  91 0046 4FF43053 		mov	r3, #11264
  92 004a C4F20003 		movt	r3, 16384
  93 004e FA68     		ldr	r2, [r7, #12]
  94 0050 5A60     		str	r2, [r3, #4]
 160:../src/stm32f30x_wwdg.c **** }
  95              		.loc 1 160 0
  96 0052 07F11407 		add	r7, r7, #20
  97 0056 BD46     		mov	sp, r7
  98 0058 80BC     		pop	{r7}
  99 005a 7047     		bx	lr
 100              		.cfi_endproc
 101              	.LFE112:
 103              		.align	2
 104              		.global	WWDG_SetWindowValue
 105              		.thumb
 106              		.thumb_func
 108              	WWDG_SetWindowValue:
 109              	.LFB113:
 161:../src/stm32f30x_wwdg.c **** 
 162:../src/stm32f30x_wwdg.c **** /**
 163:../src/stm32f30x_wwdg.c ****   * @brief  Sets the WWDG window value.
 164:../src/stm32f30x_wwdg.c ****   * @param  WindowValue: specifies the window value to be compared to the downcounter.
 165:../src/stm32f30x_wwdg.c ****   *   This parameter value must be lower than 0x80.
 166:../src/stm32f30x_wwdg.c ****   * @retval None
 167:../src/stm32f30x_wwdg.c ****   */
 168:../src/stm32f30x_wwdg.c **** void WWDG_SetWindowValue(uint8_t WindowValue)
 169:../src/stm32f30x_wwdg.c **** {
 110              		.loc 1 169 0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 16
 113              		@ frame_needed = 1, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115 005c 80B4     		push	{r7}
 116              	.LCFI5:
 117              		.cfi_def_cfa_offset 4
 118              		.cfi_offset 7, -4
 119 005e 85B0     		sub	sp, sp, #20
 120              	.LCFI6:
 121              		.cfi_def_cfa_offset 24
 122 0060 00AF     		add	r7, sp, #0
 123              	.LCFI7:
 124              		.cfi_def_cfa_register 7
 125 0062 0346     		mov	r3, r0
 126 0064 FB71     		strb	r3, [r7, #7]
 170:../src/stm32f30x_wwdg.c ****   __IO uint32_t tmpreg = 0;
 127              		.loc 1 170 0
 128 0066 4FF00003 		mov	r3, #0
 129 006a FB60     		str	r3, [r7, #12]
 171:../src/stm32f30x_wwdg.c **** 
 172:../src/stm32f30x_wwdg.c ****   /* Check the parameters */
 173:../src/stm32f30x_wwdg.c ****   assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
 174:../src/stm32f30x_wwdg.c ****   /* Clear W[6:0] bits */
 175:../src/stm32f30x_wwdg.c **** 
 176:../src/stm32f30x_wwdg.c ****   tmpreg = WWDG->CFR & CFR_W_MASK;
 130              		.loc 1 176 0
 131 006c 4FF43053 		mov	r3, #11264
 132 0070 C4F20003 		movt	r3, 16384
 133 0074 5B68     		ldr	r3, [r3, #4]
 134 0076 23F07F03 		bic	r3, r3, #127
 135 007a FB60     		str	r3, [r7, #12]
 177:../src/stm32f30x_wwdg.c **** 
 178:../src/stm32f30x_wwdg.c ****   /* Set W[6:0] bits according to WindowValue value */
 179:../src/stm32f30x_wwdg.c ****   tmpreg |= WindowValue & (uint32_t) BIT_MASK;
 136              		.loc 1 179 0
 137 007c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 138 007e 03F07F02 		and	r2, r3, #127
 139 0082 FB68     		ldr	r3, [r7, #12]
 140 0084 1343     		orrs	r3, r3, r2
 141 0086 FB60     		str	r3, [r7, #12]
 180:../src/stm32f30x_wwdg.c **** 
 181:../src/stm32f30x_wwdg.c ****   /* Store the new value */
 182:../src/stm32f30x_wwdg.c ****   WWDG->CFR = tmpreg;
 142              		.loc 1 182 0
 143 0088 4FF43053 		mov	r3, #11264
 144 008c C4F20003 		movt	r3, 16384
 145 0090 FA68     		ldr	r2, [r7, #12]
 146 0092 5A60     		str	r2, [r3, #4]
 183:../src/stm32f30x_wwdg.c **** }
 147              		.loc 1 183 0
 148 0094 07F11407 		add	r7, r7, #20
 149 0098 BD46     		mov	sp, r7
 150 009a 80BC     		pop	{r7}
 151 009c 7047     		bx	lr
 152              		.cfi_endproc
 153              	.LFE113:
 155 009e 00BF     		.align	2
 156              		.global	WWDG_EnableIT
 157              		.thumb
 158              		.thumb_func
 160              	WWDG_EnableIT:
 161              	.LFB114:
 184:../src/stm32f30x_wwdg.c **** 
 185:../src/stm32f30x_wwdg.c **** /**
 186:../src/stm32f30x_wwdg.c ****   * @brief  Enables the WWDG Early Wakeup interrupt(EWI).
 187:../src/stm32f30x_wwdg.c ****   * @note   Once enabled this interrupt cannot be disabled except by a system reset. 
 188:../src/stm32f30x_wwdg.c ****   * @param  None
 189:../src/stm32f30x_wwdg.c ****   * @retval None
 190:../src/stm32f30x_wwdg.c ****   */
 191:../src/stm32f30x_wwdg.c **** void WWDG_EnableIT(void)
 192:../src/stm32f30x_wwdg.c **** {
 162              		.loc 1 192 0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 1, uses_anonymous_args = 0
 166              		@ link register save eliminated.
 167 00a0 80B4     		push	{r7}
 168              	.LCFI8:
 169              		.cfi_def_cfa_offset 4
 170              		.cfi_offset 7, -4
 171 00a2 00AF     		add	r7, sp, #0
 172              	.LCFI9:
 173              		.cfi_def_cfa_register 7
 193:../src/stm32f30x_wwdg.c ****   WWDG->CFR |= WWDG_CFR_EWI;
 174              		.loc 1 193 0
 175 00a4 4FF43053 		mov	r3, #11264
 176 00a8 C4F20003 		movt	r3, 16384
 177 00ac 4FF43052 		mov	r2, #11264
 178 00b0 C4F20002 		movt	r2, 16384
 179 00b4 5268     		ldr	r2, [r2, #4]
 180 00b6 42F40072 		orr	r2, r2, #512
 181 00ba 5A60     		str	r2, [r3, #4]
 194:../src/stm32f30x_wwdg.c **** }
 182              		.loc 1 194 0
 183 00bc BD46     		mov	sp, r7
 184 00be 80BC     		pop	{r7}
 185 00c0 7047     		bx	lr
 186              		.cfi_endproc
 187              	.LFE114:
 189 00c2 00BF     		.align	2
 190              		.global	WWDG_SetCounter
 191              		.thumb
 192              		.thumb_func
 194              	WWDG_SetCounter:
 195              	.LFB115:
 195:../src/stm32f30x_wwdg.c **** 
 196:../src/stm32f30x_wwdg.c **** /**
 197:../src/stm32f30x_wwdg.c ****   * @brief  Sets the WWDG counter value.
 198:../src/stm32f30x_wwdg.c ****   * @param  Counter: specifies the watchdog counter value.
 199:../src/stm32f30x_wwdg.c ****   *   This parameter must be a number between 0x40 and 0x7F (to prevent generating
 200:../src/stm32f30x_wwdg.c ****   *   an immediate reset).  
 201:../src/stm32f30x_wwdg.c ****   * @retval None
 202:../src/stm32f30x_wwdg.c ****   */
 203:../src/stm32f30x_wwdg.c **** void WWDG_SetCounter(uint8_t Counter)
 204:../src/stm32f30x_wwdg.c **** {
 196              		.loc 1 204 0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 8
 199              		@ frame_needed = 1, uses_anonymous_args = 0
 200              		@ link register save eliminated.
 201 00c4 80B4     		push	{r7}
 202              	.LCFI10:
 203              		.cfi_def_cfa_offset 4
 204              		.cfi_offset 7, -4
 205 00c6 83B0     		sub	sp, sp, #12
 206              	.LCFI11:
 207              		.cfi_def_cfa_offset 16
 208 00c8 00AF     		add	r7, sp, #0
 209              	.LCFI12:
 210              		.cfi_def_cfa_register 7
 211 00ca 0346     		mov	r3, r0
 212 00cc FB71     		strb	r3, [r7, #7]
 205:../src/stm32f30x_wwdg.c ****   /* Check the parameters */
 206:../src/stm32f30x_wwdg.c ****   assert_param(IS_WWDG_COUNTER(Counter));
 207:../src/stm32f30x_wwdg.c ****   /* Write to T[6:0] bits to configure the counter value, no need to do
 208:../src/stm32f30x_wwdg.c ****      a read-modify-write; writing a 0 to WDGA bit does nothing */
 209:../src/stm32f30x_wwdg.c ****   WWDG->CR = Counter & BIT_MASK;
 213              		.loc 1 209 0
 214 00ce 4FF43053 		mov	r3, #11264
 215 00d2 C4F20003 		movt	r3, 16384
 216 00d6 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 217 00d8 02F07F02 		and	r2, r2, #127
 218 00dc 1A60     		str	r2, [r3, #0]
 210:../src/stm32f30x_wwdg.c **** }
 219              		.loc 1 210 0
 220 00de 07F10C07 		add	r7, r7, #12
 221 00e2 BD46     		mov	sp, r7
 222 00e4 80BC     		pop	{r7}
 223 00e6 7047     		bx	lr
 224              		.cfi_endproc
 225              	.LFE115:
 227              		.align	2
 228              		.global	WWDG_Enable
 229              		.thumb
 230              		.thumb_func
 232              	WWDG_Enable:
 233              	.LFB116:
 211:../src/stm32f30x_wwdg.c **** 
 212:../src/stm32f30x_wwdg.c **** /**
 213:../src/stm32f30x_wwdg.c ****   * @}
 214:../src/stm32f30x_wwdg.c ****   */
 215:../src/stm32f30x_wwdg.c **** 
 216:../src/stm32f30x_wwdg.c **** /** @defgroup WWDG_Group2 WWDG activation functions
 217:../src/stm32f30x_wwdg.c ****  *  @brief   WWDG activation functions 
 218:../src/stm32f30x_wwdg.c ****  *
 219:../src/stm32f30x_wwdg.c **** @verbatim   
 220:../src/stm32f30x_wwdg.c ****   ==============================================================================
 221:../src/stm32f30x_wwdg.c ****                     ##### WWDG activation function #####
 222:../src/stm32f30x_wwdg.c ****   ==============================================================================  
 223:../src/stm32f30x_wwdg.c **** 
 224:../src/stm32f30x_wwdg.c **** @endverbatim
 225:../src/stm32f30x_wwdg.c ****   * @{
 226:../src/stm32f30x_wwdg.c ****   */
 227:../src/stm32f30x_wwdg.c **** 
 228:../src/stm32f30x_wwdg.c **** /**
 229:../src/stm32f30x_wwdg.c ****   * @brief  Enables WWDG and load the counter value.                  
 230:../src/stm32f30x_wwdg.c ****   * @param  Counter: specifies the watchdog counter value.
 231:../src/stm32f30x_wwdg.c ****   *   This parameter must be a number between 0x40 and 0x7F (to prevent generating
 232:../src/stm32f30x_wwdg.c ****   *   an immediate reset).
 233:../src/stm32f30x_wwdg.c ****   * @retval None
 234:../src/stm32f30x_wwdg.c ****   */
 235:../src/stm32f30x_wwdg.c **** void WWDG_Enable(uint8_t Counter)
 236:../src/stm32f30x_wwdg.c **** {
 234              		.loc 1 236 0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 8
 237              		@ frame_needed = 1, uses_anonymous_args = 0
 238              		@ link register save eliminated.
 239 00e8 80B4     		push	{r7}
 240              	.LCFI13:
 241              		.cfi_def_cfa_offset 4
 242              		.cfi_offset 7, -4
 243 00ea 83B0     		sub	sp, sp, #12
 244              	.LCFI14:
 245              		.cfi_def_cfa_offset 16
 246 00ec 00AF     		add	r7, sp, #0
 247              	.LCFI15:
 248              		.cfi_def_cfa_register 7
 249 00ee 0346     		mov	r3, r0
 250 00f0 FB71     		strb	r3, [r7, #7]
 237:../src/stm32f30x_wwdg.c ****   /* Check the parameters */
 238:../src/stm32f30x_wwdg.c ****   assert_param(IS_WWDG_COUNTER(Counter));
 239:../src/stm32f30x_wwdg.c ****   WWDG->CR = WWDG_CR_WDGA | Counter;
 251              		.loc 1 239 0
 252 00f2 4FF43053 		mov	r3, #11264
 253 00f6 C4F20003 		movt	r3, 16384
 254 00fa FA79     		ldrb	r2, [r7, #7]
 255 00fc 62F07F02 		orn	r2, r2, #127
 256 0100 D2B2     		uxtb	r2, r2
 257 0102 1A60     		str	r2, [r3, #0]
 240:../src/stm32f30x_wwdg.c **** }
 258              		.loc 1 240 0
 259 0104 07F10C07 		add	r7, r7, #12
 260 0108 BD46     		mov	sp, r7
 261 010a 80BC     		pop	{r7}
 262 010c 7047     		bx	lr
 263              		.cfi_endproc
 264              	.LFE116:
 266 010e 00BF     		.align	2
 267              		.global	WWDG_GetFlagStatus
 268              		.thumb
 269              		.thumb_func
 271              	WWDG_GetFlagStatus:
 272              	.LFB117:
 241:../src/stm32f30x_wwdg.c **** 
 242:../src/stm32f30x_wwdg.c **** /**
 243:../src/stm32f30x_wwdg.c ****   * @}
 244:../src/stm32f30x_wwdg.c ****   */
 245:../src/stm32f30x_wwdg.c **** 
 246:../src/stm32f30x_wwdg.c **** /** @defgroup WWDG_Group3 Interrupts and flags management functions
 247:../src/stm32f30x_wwdg.c ****  *  @brief   Interrupts and flags management functions 
 248:../src/stm32f30x_wwdg.c ****  *
 249:../src/stm32f30x_wwdg.c **** @verbatim   
 250:../src/stm32f30x_wwdg.c ****   ==============================================================================
 251:../src/stm32f30x_wwdg.c ****               ##### Interrupts and flags management functions #####
 252:../src/stm32f30x_wwdg.c ****   ==============================================================================  
 253:../src/stm32f30x_wwdg.c **** 
 254:../src/stm32f30x_wwdg.c **** @endverbatim
 255:../src/stm32f30x_wwdg.c ****   * @{
 256:../src/stm32f30x_wwdg.c ****   */
 257:../src/stm32f30x_wwdg.c **** 
 258:../src/stm32f30x_wwdg.c **** /**
 259:../src/stm32f30x_wwdg.c ****   * @brief  Checks whether the Early Wakeup interrupt flag is set or not.
 260:../src/stm32f30x_wwdg.c ****   * @param  None
 261:../src/stm32f30x_wwdg.c ****   * @retval The new state of the Early Wakeup interrupt flag (SET or RESET).
 262:../src/stm32f30x_wwdg.c ****   */
 263:../src/stm32f30x_wwdg.c **** FlagStatus WWDG_GetFlagStatus(void)
 264:../src/stm32f30x_wwdg.c **** {
 273              		.loc 1 264 0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 8
 276              		@ frame_needed = 1, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 278 0110 80B4     		push	{r7}
 279              	.LCFI16:
 280              		.cfi_def_cfa_offset 4
 281              		.cfi_offset 7, -4
 282 0112 83B0     		sub	sp, sp, #12
 283              	.LCFI17:
 284              		.cfi_def_cfa_offset 16
 285 0114 00AF     		add	r7, sp, #0
 286              	.LCFI18:
 287              		.cfi_def_cfa_register 7
 265:../src/stm32f30x_wwdg.c ****   FlagStatus bitstatus = RESET;
 288              		.loc 1 265 0
 289 0116 4FF00003 		mov	r3, #0
 290 011a FB71     		strb	r3, [r7, #7]
 266:../src/stm32f30x_wwdg.c ****     
 267:../src/stm32f30x_wwdg.c ****   if ((WWDG->SR) != (uint32_t)RESET)
 291              		.loc 1 267 0
 292 011c 4FF43053 		mov	r3, #11264
 293 0120 C4F20003 		movt	r3, 16384
 294 0124 9B68     		ldr	r3, [r3, #8]
 295 0126 002B     		cmp	r3, #0
 296 0128 03D0     		beq	.L8
 268:../src/stm32f30x_wwdg.c ****   {
 269:../src/stm32f30x_wwdg.c ****     bitstatus = SET;
 297              		.loc 1 269 0
 298 012a 4FF00103 		mov	r3, #1
 299 012e FB71     		strb	r3, [r7, #7]
 300 0130 02E0     		b	.L9
 301              	.L8:
 270:../src/stm32f30x_wwdg.c ****   }
 271:../src/stm32f30x_wwdg.c ****   else
 272:../src/stm32f30x_wwdg.c ****   {
 273:../src/stm32f30x_wwdg.c ****     bitstatus = RESET;
 302              		.loc 1 273 0
 303 0132 4FF00003 		mov	r3, #0
 304 0136 FB71     		strb	r3, [r7, #7]
 305              	.L9:
 274:../src/stm32f30x_wwdg.c ****   }
 275:../src/stm32f30x_wwdg.c ****   return bitstatus;
 306              		.loc 1 275 0
 307 0138 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 276:../src/stm32f30x_wwdg.c **** }
 308              		.loc 1 276 0
 309 013a 1846     		mov	r0, r3
 310 013c 07F10C07 		add	r7, r7, #12
 311 0140 BD46     		mov	sp, r7
 312 0142 80BC     		pop	{r7}
 313 0144 7047     		bx	lr
 314              		.cfi_endproc
 315              	.LFE117:
 317 0146 00BF     		.align	2
 318              		.global	WWDG_ClearFlag
 319              		.thumb
 320              		.thumb_func
 322              	WWDG_ClearFlag:
 323              	.LFB118:
 277:../src/stm32f30x_wwdg.c **** 
 278:../src/stm32f30x_wwdg.c **** /**
 279:../src/stm32f30x_wwdg.c ****   * @brief  Clears Early Wakeup interrupt flag.
 280:../src/stm32f30x_wwdg.c ****   * @param  None
 281:../src/stm32f30x_wwdg.c ****   * @retval None
 282:../src/stm32f30x_wwdg.c ****   */
 283:../src/stm32f30x_wwdg.c **** void WWDG_ClearFlag(void)
 284:../src/stm32f30x_wwdg.c **** {
 324              		.loc 1 284 0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 0
 327              		@ frame_needed = 1, uses_anonymous_args = 0
 328              		@ link register save eliminated.
 329 0148 80B4     		push	{r7}
 330              	.LCFI19:
 331              		.cfi_def_cfa_offset 4
 332              		.cfi_offset 7, -4
 333 014a 00AF     		add	r7, sp, #0
 334              	.LCFI20:
 335              		.cfi_def_cfa_register 7
 285:../src/stm32f30x_wwdg.c ****   WWDG->SR = (uint32_t)RESET;
 336              		.loc 1 285 0
 337 014c 4FF43053 		mov	r3, #11264
 338 0150 C4F20003 		movt	r3, 16384
 339 0154 4FF00002 		mov	r2, #0
 340 0158 9A60     		str	r2, [r3, #8]
 286:../src/stm32f30x_wwdg.c **** }
 341              		.loc 1 286 0
 342 015a BD46     		mov	sp, r7
 343 015c 80BC     		pop	{r7}
 344 015e 7047     		bx	lr
 345              		.cfi_endproc
 346              	.LFE118:
 348              	.Letext0:
 349              		.file 2 "/home/aghosh01/gcc-arm-none-eabi-4_7-2012q4/bin/../lib/gcc/arm-none-eabi/4.7.3/../../../.
 350              		.file 3 "/home/aghosh01/git/Trinity2013/STM32F3x/inc/stm32f30x.h"
 351              		.file 4 "/home/aghosh01/git/Trinity2013/STM32F3x/inc/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f30x_wwdg.c
     /tmp/cc9XXowj.s:20     .text:00000000 $t
     /tmp/cc9XXowj.s:25     .text:00000000 WWDG_DeInit
     /tmp/cc9XXowj.s:58     .text:00000020 WWDG_SetPrescaler
     /tmp/cc9XXowj.s:108    .text:0000005c WWDG_SetWindowValue
     /tmp/cc9XXowj.s:160    .text:000000a0 WWDG_EnableIT
     /tmp/cc9XXowj.s:194    .text:000000c4 WWDG_SetCounter
     /tmp/cc9XXowj.s:232    .text:000000e8 WWDG_Enable
     /tmp/cc9XXowj.s:271    .text:00000110 WWDG_GetFlagStatus
     /tmp/cc9XXowj.s:322    .text:00000148 WWDG_ClearFlag
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.743cd71370ebc432b539c5dba7924ecc
                           .group:00000000 wm4.stm32f30x.h.56.6f19c65e98e3319a61449cb2b2455af5
                           .group:00000000 wm4.core_cm4.h.32.1434cd257ff5806b1b03cd32ab0641e9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.29.013e5bcf58dba2d27c60184174208e07
                           .group:00000000 wm4.core_cm4.h.155.cf7c793e178943e1bbf613f1b21cd51a
                           .group:00000000 wm4.stm32f30x.h.294.d8a54360eca16e4157694b52a095202d
                           .group:00000000 wm4.stm32f30x_adc.h.130.cbebad91f78fb87381fe0860eea6104e
                           .group:00000000 wm4.stm32f30x_can.h.50.8b8f5d301152c422a6e50622b33ef620
                           .group:00000000 wm4.stm32f30x_crc.h.54.66d4c5e565e18566aebd9abfd4bcd4b0
                           .group:00000000 wm4.stm32f30x_comp.h.91.06ae44150aaaa82c077b71df8db3541a
                           .group:00000000 wm4.stm32f30x_dac.h.49.b1b5b26e4ca241dbe67fa16dc86a615f
                           .group:00000000 wm4.stm32f30x_dbgmcu.h.53.b238a263ce6a2cc83f610cc35302a38b
                           .group:00000000 wm4.stm32f30x_dma.h.96.d7a2ddd10023e12781aa8ff5ac15d212
                           .group:00000000 wm4.stm32f30x_exti.h.60.8ca0809491a21dec6fc69cf7471e2bab
                           .group:00000000 wm4.stm32f30x_flash.h.70.32613455dfe7328932f786a224daac23
                           .group:00000000 wm4.stm32f30x_gpio.h.50.408e1f6250246e4cc28221970909d34c
                           .group:00000000 wm4.stm32f30x_syscfg.h.58.4cadeb4ec8e47d36b972bbb6b96b7161
                           .group:00000000 wm4.stm32f30x_i2c.h.86.3d51d4edc0e3b9ee9aae045ccbb7739a
                           .group:00000000 wm4.stm32f30x_iwdg.h.59.467d704fb073a015941f19b50fa6470a
                           .group:00000000 wm4.stm32f30x_opamp.h.75.704e2e5e2aab039de307aaa2dcc99fa5
                           .group:00000000 wm4.stm32f30x_pwr.h.59.5c85acff2a3e3c5085b2140c06025cfc
                           .group:00000000 wm4.stm32f30x_rcc.h.79.5ba7cac1e74879861a72556c25322aa4
                           .group:00000000 wm4.stm32f30x_rtc.h.133.d184e08ff40bda44db4bed94f9633384
                           .group:00000000 wm4.stm32f30x_spi.h.119.4d21ec94ec14f3553a127e61c0a9874f
                           .group:00000000 wm4.stm32f30x_tim.h.175.d4a93cff2e7924577147254e501271b6
                           .group:00000000 wm4.stm32f30x_usart.h.110.c89016273702821ff4f9fe43881f70b5
                           .group:00000000 wm4.stm32f30x_misc.h.113.6a52e4fe7c3825a3ab05990f30dddf92
                           .group:00000000 wm4.stm32f30x_wwdg.h.58.4688eee61a2709866472b4b4c07d9275

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
