#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May  6 22:32:25 2021
# Process ID: 13792
# Current directory: D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.runs/synth_1/TOP.vds
# Journal file: D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5372
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1025.105 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/TOP.v:22]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:810]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.runs/synth_1/.Xil/Vivado-13792-TAPLOP/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (1#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.runs/synth_1/.Xil/Vivado-13792-TAPLOP/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.runs/synth_1/.Xil/Vivado-13792-TAPLOP/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (2#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.runs/synth_1/.Xil/Vivado-13792-TAPLOP/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:577]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (3#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:528]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:528]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:547]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (5#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:547]
INFO: [Synth 8-6157] synthesizing module 'BrCond' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:570]
INFO: [Synth 8-6155] done synthesizing module 'BrCond' (6#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:570]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (7#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:577]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:750]
INFO: [Synth 8-6155] done synthesizing module 'Control' (8#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:750]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (9#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/CPU.v:810]
INFO: [Synth 8-6157] synthesizing module 'pdu' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/pdu.v:22]
INFO: [Synth 8-226] default block is never used [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/pdu.v:171]
INFO: [Synth 8-6155] done synthesizing module 'pdu' (10#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/pdu.v:22]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (11#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/new/TOP.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1025.105 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1025.105 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1025.105 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1025.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'cpu/imem'
Finished Parsing XDC File [d:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'cpu/imem'
Parsing XDC File [d:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/ip/data_mem/data_mem/data_mem_in_context.xdc] for cell 'cpu/dmem'
Finished Parsing XDC File [d:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/sources_1/ip/data_mem/data_mem/data_mem_in_context.xdc] for cell 'cpu/dmem'
Parsing XDC File [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/constrs_1/new/fpgaol.xdc]
Finished Parsing XDC File [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/constrs_1/new/fpgaol.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.srcs/constrs_1/new/fpgaol.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1070.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1070.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1070.484 ; gain = 45.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1070.484 ; gain = 45.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu/imem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/dmem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1070.484 ; gain = 45.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1070.484 ; gain = 45.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 38    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 1070.484 ; gain = 45.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:56 . Memory (MB): peak = 1070.484 ; gain = 45.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 1070.484 ; gain = 45.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 1096.605 ; gain = 71.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1103.199 ; gain = 78.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1103.199 ; gain = 78.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1103.199 ; gain = 78.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1103.199 ; gain = 78.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1103.199 ; gain = 78.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1103.199 ; gain = 78.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_mem      |         1|
|2     |data_mem      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |data_mem |     1|
|2     |inst_mem |     1|
|3     |BUFG     |     2|
|4     |CARRY4   |    37|
|5     |LUT1     |     6|
|6     |LUT2     |    29|
|7     |LUT3     |    18|
|8     |LUT4     |    54|
|9     |LUT5     |   156|
|10    |LUT6     |  1011|
|11    |MUXF7    |   397|
|12    |MUXF8    |     2|
|13    |FDCE     |    42|
|14    |FDPE     |    19|
|15    |FDRE     |  1036|
|16    |FDSE     |     2|
|17    |IBUF     |    10|
|18    |OBUF     |    15|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1103.199 ; gain = 78.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:39 ; elapsed = 00:02:00 . Memory (MB): peak = 1103.199 ; gain = 32.715
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:02:08 . Memory (MB): peak = 1103.199 ; gain = 78.094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1115.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'TOP' is not ideal for floorplanning, since the cellview 'RegFile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1115.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:31 . Memory (MB): peak = 1115.344 ; gain = 90.238
INFO: [Common 17-1381] The checkpoint 'D:/USTC/21spring books/Computer Organization/cod2021sp/lab4/sscpu_vivado/sscpu_vivado.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  6 22:35:09 2021...
