//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Thu Feb 23 13:13:08 CST 2017
//
//
// Ports:
// Name                         I/O  size props
// ppll_locked                    O     1 const
// cae_stall                      O     1
// cae_idle                       O     1
// cae_exception                  O    16
// cae_aeg_cnt                    O    18
// cae_ret_data                   O    64 reg
// cae_ret_data_vld               O     1 reg
// mc_rq_vld                      O    16
// mc_rq_cmd                      O    48
// mc_rq_sub                      O    64
// mc_rq_len                      O    32
// mc_rq_vadr                     O   768
// mc_rq_rtnctl                   O   512
// mc_rq_data                     O  1024
// mc_rs_stall                    O    16
// mc_rq_flush                    O    16
// cae_ring_ctl_out               O     4
// cae_ring_data_out              O    16
// clk_per                        O     1
// CLK_GATE_clk_per               O     1 const
// clk                            I     1
// i_reset                        I     1 reset
// clk_csr                        I     1 unused
// clk2x                          I     1 unused
// i_csr_reset_n                  I     1 unused
// ppll_reset                     I     1 unused
// i_aeid                         I     2
// cae_inst                       I    32 reg
// cae_data                       I    64 reg
// mc_rq_stall                    I    16 reg
// mc_rs_vld                      I    16
// mc_rs_cmd                      I    48
// mc_rs_sub                      I    48
// mc_rs_rtnctl                   I   512
// mc_rs_data                     I  1024
// mc_rs_flush_cmplt              I    16
// cae_ring_ctl_in                I     4
// cae_ring_data_in               I    16
// csr_31_31_intlv_dis            I     1
// cae_inst_vld                   I     1
//
// Combinational paths from inputs to outputs:
//   mc_rs_flush_cmplt -> mc_rq_flush
//   (cae_ring_ctl_in, cae_ring_data_in) -> cae_ring_ctl_out
//   (cae_ring_ctl_in, cae_ring_data_in) -> cae_ring_data_out
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module cae_pers(clk,
		i_reset,

		clk_csr,
		clk2x,
		i_csr_reset_n,
		ppll_reset,

		ppll_locked,

		i_aeid,

		cae_inst,
		cae_data,
		cae_inst_vld,

		cae_stall,

		cae_idle,

		cae_exception,

		cae_aeg_cnt,

		cae_ret_data,
		cae_ret_data_vld,

		mc_rq_vld,

		mc_rq_cmd,

		mc_rq_sub,

		mc_rq_len,

		mc_rq_vadr,

		mc_rq_rtnctl,

		mc_rq_data,

		mc_rq_stall,

		mc_rs_vld,
		mc_rs_cmd,
		mc_rs_sub,
		mc_rs_rtnctl,
		mc_rs_data,

		mc_rs_stall,

		mc_rq_flush,

		mc_rs_flush_cmplt,

		cae_ring_ctl_in,

		cae_ring_data_in,

		cae_ring_ctl_out,

		cae_ring_data_out,

		csr_31_31_intlv_dis,

		clk_per,
		CLK_GATE_clk_per);
  input  clk;
  input  i_reset;

  // action method misc_inputs
  input  clk_csr;
  input  clk2x;
  input  i_csr_reset_n;
  input  ppll_reset;

  // value method ppll_locked
  output ppll_locked;

  // action method m_set_aeid
  input  [1 : 0] i_aeid;

  // action method dispatch_signal_ifc_cae_inst_and_data
  input  [31 : 0] cae_inst;
  input  [63 : 0] cae_data;
  input  cae_inst_vld;

  // value method dispatch_signal_ifc_cae_stall
  output cae_stall;

  // value method dispatch_signal_ifc_cae_idle
  output cae_idle;

  // value method dispatch_signal_ifc_cae_exception
  output [15 : 0] cae_exception;

  // value method dispatch_signal_ifc_cae_aeg_cnt
  output [17 : 0] cae_aeg_cnt;

  // value method dispatch_signal_ifc_cae_ret_data
  output [63 : 0] cae_ret_data;
  output cae_ret_data_vld;

  // value method mc_rq_vld
  output [15 : 0] mc_rq_vld;

  // value method mc_rq_cmd
  output [47 : 0] mc_rq_cmd;

  // value method mc_rq_sub
  output [63 : 0] mc_rq_sub;

  // value method mc_rq_len
  output [31 : 0] mc_rq_len;

  // value method mc_rq_vadr
  output [767 : 0] mc_rq_vadr;

  // value method mc_rq_rtnctl
  output [511 : 0] mc_rq_rtnctl;

  // value method mc_rq_data
  output [1023 : 0] mc_rq_data;

  // action method m_rq_stall
  input  [15 : 0] mc_rq_stall;

  // action method m_rsp
  input  [15 : 0] mc_rs_vld;
  input  [47 : 0] mc_rs_cmd;
  input  [47 : 0] mc_rs_sub;
  input  [511 : 0] mc_rs_rtnctl;
  input  [1023 : 0] mc_rs_data;

  // value method mc_rs_stall
  output [15 : 0] mc_rs_stall;

  // value method mc_rq_flush
  output [15 : 0] mc_rq_flush;

  // action method m_rs_flush_cmplt
  input  [15 : 0] mc_rs_flush_cmplt;

  // action method management_signal_ifc_m_ring_ctl_in
  input  [3 : 0] cae_ring_ctl_in;

  // action method management_signal_ifc_m_ring_data_in
  input  [15 : 0] cae_ring_data_in;

  // value method management_signal_ifc_cae_ring_ctl_out
  output [3 : 0] cae_ring_ctl_out;

  // value method management_signal_ifc_cae_ring_data_out
  output [15 : 0] cae_ring_data_out;

  // action method management_signal_ifc_m_csr_31_31_intlv_dis
  input  csr_31_31_intlv_dis;

  // oscillator and gates for output clock clk_per
  output clk_per;
  output CLK_GATE_clk_per;

  // signals for module outputs
  wire [1023 : 0] mc_rq_data;
  wire [767 : 0] mc_rq_vadr;
  wire [511 : 0] mc_rq_rtnctl;
  wire [63 : 0] cae_ret_data, mc_rq_sub;
  wire [47 : 0] mc_rq_cmd;
  wire [31 : 0] mc_rq_len;
  wire [17 : 0] cae_aeg_cnt;
  wire [15 : 0] cae_exception,
		cae_ring_data_out,
		mc_rq_flush,
		mc_rq_vld,
		mc_rs_stall;
  wire [3 : 0] cae_ring_ctl_out;
  wire CLK_GATE_clk_per,
       cae_idle,
       cae_ret_data_vld,
       cae_stall,
       clk_per,
       ppll_locked;

  // inlined wires
  wire [152 : 0] mc_ifcs_0_wi_mc_req$wget,
		 mc_ifcs_10_wi_mc_req$wget,
		 mc_ifcs_11_wi_mc_req$wget,
		 mc_ifcs_12_wi_mc_req$wget,
		 mc_ifcs_13_wi_mc_req$wget,
		 mc_ifcs_14_wi_mc_req$wget,
		 mc_ifcs_15_wi_mc_req$wget,
		 mc_ifcs_1_wi_mc_req$wget,
		 mc_ifcs_2_wi_mc_req$wget,
		 mc_ifcs_3_wi_mc_req$wget,
		 mc_ifcs_4_wi_mc_req$wget,
		 mc_ifcs_5_wi_mc_req$wget,
		 mc_ifcs_6_wi_mc_req$wget,
		 mc_ifcs_7_wi_mc_req$wget,
		 mc_ifcs_8_wi_mc_req$wget,
		 mc_ifcs_9_wi_mc_req$wget;
  wire [1 : 0] dispatch_fifo_insts_cr_nItems$port0__write_1,
	       dispatch_fifo_insts_cr_nItems$port1__write_1,
	       dispatch_fifo_insts_cr_nItems$port2__read;
  wire dispatch_fifo_insts_cr_nItems$EN_port0__write,
       mc_ifcs_0_wi_mc_req_vld$whas,
       mc_ifcs_0_wi_req_flush$wget,
       mc_ifcs_10_wi_mc_req_vld$whas,
       mc_ifcs_10_wi_req_flush$wget,
       mc_ifcs_11_wi_mc_req_vld$whas,
       mc_ifcs_11_wi_req_flush$wget,
       mc_ifcs_12_wi_mc_req_vld$whas,
       mc_ifcs_12_wi_req_flush$wget,
       mc_ifcs_13_wi_mc_req_vld$whas,
       mc_ifcs_13_wi_req_flush$wget,
       mc_ifcs_14_wi_mc_req_vld$whas,
       mc_ifcs_14_wi_req_flush$wget,
       mc_ifcs_15_wi_mc_req_vld$whas,
       mc_ifcs_15_wi_req_flush$wget,
       mc_ifcs_1_wi_mc_req_vld$whas,
       mc_ifcs_1_wi_req_flush$wget,
       mc_ifcs_2_wi_mc_req_vld$whas,
       mc_ifcs_2_wi_req_flush$wget,
       mc_ifcs_3_wi_mc_req_vld$whas,
       mc_ifcs_3_wi_req_flush$wget,
       mc_ifcs_4_wi_mc_req_vld$whas,
       mc_ifcs_4_wi_req_flush$wget,
       mc_ifcs_5_wi_mc_req_vld$whas,
       mc_ifcs_5_wi_req_flush$wget,
       mc_ifcs_6_wi_mc_req_vld$whas,
       mc_ifcs_6_wi_req_flush$wget,
       mc_ifcs_7_wi_mc_req_vld$whas,
       mc_ifcs_7_wi_req_flush$wget,
       mc_ifcs_8_wi_mc_req_vld$whas,
       mc_ifcs_8_wi_req_flush$wget,
       mc_ifcs_9_wi_mc_req_vld$whas,
       mc_ifcs_9_wi_req_flush$wget;

  // register dispatch_fifo_insts_cr_nItems
  reg [1 : 0] dispatch_fifo_insts_cr_nItems;
  wire [1 : 0] dispatch_fifo_insts_cr_nItems$D_IN;
  wire dispatch_fifo_insts_cr_nItems$EN;

  // register dispatch_fifo_insts_rg_hd
  reg [1 : 0] dispatch_fifo_insts_rg_hd;
  wire [1 : 0] dispatch_fifo_insts_rg_hd$D_IN;
  wire dispatch_fifo_insts_rg_hd$EN;

  // register dispatch_fifo_insts_rg_tl
  reg [1 : 0] dispatch_fifo_insts_rg_tl;
  wire [1 : 0] dispatch_fifo_insts_rg_tl$D_IN;
  wire dispatch_fifo_insts_rg_tl$EN;

  // register dispatch_fifo_insts_vec_0
  reg [95 : 0] dispatch_fifo_insts_vec_0;
  wire [95 : 0] dispatch_fifo_insts_vec_0$D_IN;
  wire dispatch_fifo_insts_vec_0$EN;

  // register dispatch_fifo_insts_vec_1
  reg [95 : 0] dispatch_fifo_insts_vec_1;
  wire [95 : 0] dispatch_fifo_insts_vec_1$D_IN;
  wire dispatch_fifo_insts_vec_1$EN;

  // register dispatch_fifo_insts_vec_2
  reg [95 : 0] dispatch_fifo_insts_vec_2;
  wire [95 : 0] dispatch_fifo_insts_vec_2$D_IN;
  wire dispatch_fifo_insts_vec_2$EN;

  // register mc_ifcs_0_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_0_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_0_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_0_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_0_rg_req_stall
  reg mc_ifcs_0_rg_req_stall;
  wire mc_ifcs_0_rg_req_stall$D_IN, mc_ifcs_0_rg_req_stall$EN;

  // register mc_ifcs_10_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_10_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_10_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_10_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_10_rg_req_stall
  reg mc_ifcs_10_rg_req_stall;
  wire mc_ifcs_10_rg_req_stall$D_IN, mc_ifcs_10_rg_req_stall$EN;

  // register mc_ifcs_11_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_11_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_11_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_11_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_11_rg_req_stall
  reg mc_ifcs_11_rg_req_stall;
  wire mc_ifcs_11_rg_req_stall$D_IN, mc_ifcs_11_rg_req_stall$EN;

  // register mc_ifcs_12_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_12_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_12_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_12_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_12_rg_req_stall
  reg mc_ifcs_12_rg_req_stall;
  wire mc_ifcs_12_rg_req_stall$D_IN, mc_ifcs_12_rg_req_stall$EN;

  // register mc_ifcs_13_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_13_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_13_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_13_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_13_rg_req_stall
  reg mc_ifcs_13_rg_req_stall;
  wire mc_ifcs_13_rg_req_stall$D_IN, mc_ifcs_13_rg_req_stall$EN;

  // register mc_ifcs_14_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_14_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_14_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_14_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_14_rg_req_stall
  reg mc_ifcs_14_rg_req_stall;
  wire mc_ifcs_14_rg_req_stall$D_IN, mc_ifcs_14_rg_req_stall$EN;

  // register mc_ifcs_15_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_15_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_15_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_15_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_15_rg_req_stall
  reg mc_ifcs_15_rg_req_stall;
  wire mc_ifcs_15_rg_req_stall$D_IN, mc_ifcs_15_rg_req_stall$EN;

  // register mc_ifcs_1_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_1_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_1_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_1_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_1_rg_req_stall
  reg mc_ifcs_1_rg_req_stall;
  wire mc_ifcs_1_rg_req_stall$D_IN, mc_ifcs_1_rg_req_stall$EN;

  // register mc_ifcs_2_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_2_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_2_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_2_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_2_rg_req_stall
  reg mc_ifcs_2_rg_req_stall;
  wire mc_ifcs_2_rg_req_stall$D_IN, mc_ifcs_2_rg_req_stall$EN;

  // register mc_ifcs_3_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_3_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_3_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_3_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_3_rg_req_stall
  reg mc_ifcs_3_rg_req_stall;
  wire mc_ifcs_3_rg_req_stall$D_IN, mc_ifcs_3_rg_req_stall$EN;

  // register mc_ifcs_4_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_4_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_4_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_4_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_4_rg_req_stall
  reg mc_ifcs_4_rg_req_stall;
  wire mc_ifcs_4_rg_req_stall$D_IN, mc_ifcs_4_rg_req_stall$EN;

  // register mc_ifcs_5_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_5_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_5_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_5_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_5_rg_req_stall
  reg mc_ifcs_5_rg_req_stall;
  wire mc_ifcs_5_rg_req_stall$D_IN, mc_ifcs_5_rg_req_stall$EN;

  // register mc_ifcs_6_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_6_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_6_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_6_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_6_rg_req_stall
  reg mc_ifcs_6_rg_req_stall;
  wire mc_ifcs_6_rg_req_stall$D_IN, mc_ifcs_6_rg_req_stall$EN;

  // register mc_ifcs_7_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_7_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_7_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_7_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_7_rg_req_stall
  reg mc_ifcs_7_rg_req_stall;
  wire mc_ifcs_7_rg_req_stall$D_IN, mc_ifcs_7_rg_req_stall$EN;

  // register mc_ifcs_8_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_8_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_8_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_8_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_8_rg_req_stall
  reg mc_ifcs_8_rg_req_stall;
  wire mc_ifcs_8_rg_req_stall$D_IN, mc_ifcs_8_rg_req_stall$EN;

  // register mc_ifcs_9_rg_num_outstanding_flushes
  reg [2 : 0] mc_ifcs_9_rg_num_outstanding_flushes;
  wire [2 : 0] mc_ifcs_9_rg_num_outstanding_flushes$D_IN;
  wire mc_ifcs_9_rg_num_outstanding_flushes$EN;

  // register mc_ifcs_9_rg_req_stall
  reg mc_ifcs_9_rg_req_stall;
  wire mc_ifcs_9_rg_req_stall$D_IN, mc_ifcs_9_rg_req_stall$EN;

  // register rg_aeid_has_been_set
  reg rg_aeid_has_been_set;
  wire rg_aeid_has_been_set$D_IN, rg_aeid_has_been_set$EN;

  // ports of submodule app
  wire [152 : 0] app$mc_ifcs_0_req_rsp_request_get,
		 app$mc_ifcs_10_req_rsp_request_get,
		 app$mc_ifcs_11_req_rsp_request_get,
		 app$mc_ifcs_12_req_rsp_request_get,
		 app$mc_ifcs_13_req_rsp_request_get,
		 app$mc_ifcs_14_req_rsp_request_get,
		 app$mc_ifcs_15_req_rsp_request_get,
		 app$mc_ifcs_1_req_rsp_request_get,
		 app$mc_ifcs_2_req_rsp_request_get,
		 app$mc_ifcs_3_req_rsp_request_get,
		 app$mc_ifcs_4_req_rsp_request_get,
		 app$mc_ifcs_5_req_rsp_request_get,
		 app$mc_ifcs_6_req_rsp_request_get,
		 app$mc_ifcs_7_req_rsp_request_get,
		 app$mc_ifcs_8_req_rsp_request_get,
		 app$mc_ifcs_9_req_rsp_request_get;
  wire [101 : 0] app$mc_ifcs_0_req_rsp_response_put,
		 app$mc_ifcs_10_req_rsp_response_put,
		 app$mc_ifcs_11_req_rsp_response_put,
		 app$mc_ifcs_12_req_rsp_response_put,
		 app$mc_ifcs_13_req_rsp_response_put,
		 app$mc_ifcs_14_req_rsp_response_put,
		 app$mc_ifcs_15_req_rsp_response_put,
		 app$mc_ifcs_1_req_rsp_response_put,
		 app$mc_ifcs_2_req_rsp_response_put,
		 app$mc_ifcs_3_req_rsp_response_put,
		 app$mc_ifcs_4_req_rsp_response_put,
		 app$mc_ifcs_5_req_rsp_response_put,
		 app$mc_ifcs_6_req_rsp_response_put,
		 app$mc_ifcs_7_req_rsp_response_put,
		 app$mc_ifcs_8_req_rsp_response_put,
		 app$mc_ifcs_9_req_rsp_response_put;
  wire [95 : 0] app$dispatch_ifc_put_inst_put;
  wire [63 : 0] app$dispatch_ifc_get_ret_data_get;
  wire [19 : 0] app$management_ifc_get_ring_msg_out_get,
		app$management_ifc_put_ring_msg_in_put;
  wire [17 : 0] app$dispatch_ifc_aeg_cnt;
  wire [15 : 0] app$dispatch_ifc_get_exception_get;
  wire [1 : 0] app$management_ifc_set_aeid_aeid;
  wire app$EN_dispatch_ifc_get_exception_get,
       app$EN_dispatch_ifc_get_ret_data_get,
       app$EN_dispatch_ifc_put_inst_put,
       app$EN_mc_ifcs_0_flush_request_get,
       app$EN_mc_ifcs_0_flush_response_put,
       app$EN_mc_ifcs_0_req_rsp_request_get,
       app$EN_mc_ifcs_0_req_rsp_response_put,
       app$EN_mc_ifcs_10_flush_request_get,
       app$EN_mc_ifcs_10_flush_response_put,
       app$EN_mc_ifcs_10_req_rsp_request_get,
       app$EN_mc_ifcs_10_req_rsp_response_put,
       app$EN_mc_ifcs_11_flush_request_get,
       app$EN_mc_ifcs_11_flush_response_put,
       app$EN_mc_ifcs_11_req_rsp_request_get,
       app$EN_mc_ifcs_11_req_rsp_response_put,
       app$EN_mc_ifcs_12_flush_request_get,
       app$EN_mc_ifcs_12_flush_response_put,
       app$EN_mc_ifcs_12_req_rsp_request_get,
       app$EN_mc_ifcs_12_req_rsp_response_put,
       app$EN_mc_ifcs_13_flush_request_get,
       app$EN_mc_ifcs_13_flush_response_put,
       app$EN_mc_ifcs_13_req_rsp_request_get,
       app$EN_mc_ifcs_13_req_rsp_response_put,
       app$EN_mc_ifcs_14_flush_request_get,
       app$EN_mc_ifcs_14_flush_response_put,
       app$EN_mc_ifcs_14_req_rsp_request_get,
       app$EN_mc_ifcs_14_req_rsp_response_put,
       app$EN_mc_ifcs_15_flush_request_get,
       app$EN_mc_ifcs_15_flush_response_put,
       app$EN_mc_ifcs_15_req_rsp_request_get,
       app$EN_mc_ifcs_15_req_rsp_response_put,
       app$EN_mc_ifcs_1_flush_request_get,
       app$EN_mc_ifcs_1_flush_response_put,
       app$EN_mc_ifcs_1_req_rsp_request_get,
       app$EN_mc_ifcs_1_req_rsp_response_put,
       app$EN_mc_ifcs_2_flush_request_get,
       app$EN_mc_ifcs_2_flush_response_put,
       app$EN_mc_ifcs_2_req_rsp_request_get,
       app$EN_mc_ifcs_2_req_rsp_response_put,
       app$EN_mc_ifcs_3_flush_request_get,
       app$EN_mc_ifcs_3_flush_response_put,
       app$EN_mc_ifcs_3_req_rsp_request_get,
       app$EN_mc_ifcs_3_req_rsp_response_put,
       app$EN_mc_ifcs_4_flush_request_get,
       app$EN_mc_ifcs_4_flush_response_put,
       app$EN_mc_ifcs_4_req_rsp_request_get,
       app$EN_mc_ifcs_4_req_rsp_response_put,
       app$EN_mc_ifcs_5_flush_request_get,
       app$EN_mc_ifcs_5_flush_response_put,
       app$EN_mc_ifcs_5_req_rsp_request_get,
       app$EN_mc_ifcs_5_req_rsp_response_put,
       app$EN_mc_ifcs_6_flush_request_get,
       app$EN_mc_ifcs_6_flush_response_put,
       app$EN_mc_ifcs_6_req_rsp_request_get,
       app$EN_mc_ifcs_6_req_rsp_response_put,
       app$EN_mc_ifcs_7_flush_request_get,
       app$EN_mc_ifcs_7_flush_response_put,
       app$EN_mc_ifcs_7_req_rsp_request_get,
       app$EN_mc_ifcs_7_req_rsp_response_put,
       app$EN_mc_ifcs_8_flush_request_get,
       app$EN_mc_ifcs_8_flush_response_put,
       app$EN_mc_ifcs_8_req_rsp_request_get,
       app$EN_mc_ifcs_8_req_rsp_response_put,
       app$EN_mc_ifcs_9_flush_request_get,
       app$EN_mc_ifcs_9_flush_response_put,
       app$EN_mc_ifcs_9_req_rsp_request_get,
       app$EN_mc_ifcs_9_req_rsp_response_put,
       app$RDY_dispatch_ifc_get_exception_get,
       app$RDY_dispatch_ifc_get_ret_data_get,
       app$RDY_dispatch_ifc_put_inst_put,
       app$RDY_mc_ifcs_0_flush_request_get,
       app$RDY_mc_ifcs_0_flush_response_put,
       app$RDY_mc_ifcs_0_req_rsp_request_get,
       app$RDY_mc_ifcs_0_req_rsp_response_put,
       app$RDY_mc_ifcs_10_flush_request_get,
       app$RDY_mc_ifcs_10_flush_response_put,
       app$RDY_mc_ifcs_10_req_rsp_request_get,
       app$RDY_mc_ifcs_10_req_rsp_response_put,
       app$RDY_mc_ifcs_11_flush_request_get,
       app$RDY_mc_ifcs_11_flush_response_put,
       app$RDY_mc_ifcs_11_req_rsp_request_get,
       app$RDY_mc_ifcs_11_req_rsp_response_put,
       app$RDY_mc_ifcs_12_flush_request_get,
       app$RDY_mc_ifcs_12_flush_response_put,
       app$RDY_mc_ifcs_12_req_rsp_request_get,
       app$RDY_mc_ifcs_12_req_rsp_response_put,
       app$RDY_mc_ifcs_13_flush_request_get,
       app$RDY_mc_ifcs_13_flush_response_put,
       app$RDY_mc_ifcs_13_req_rsp_request_get,
       app$RDY_mc_ifcs_13_req_rsp_response_put,
       app$RDY_mc_ifcs_14_flush_request_get,
       app$RDY_mc_ifcs_14_flush_response_put,
       app$RDY_mc_ifcs_14_req_rsp_request_get,
       app$RDY_mc_ifcs_14_req_rsp_response_put,
       app$RDY_mc_ifcs_15_flush_request_get,
       app$RDY_mc_ifcs_15_flush_response_put,
       app$RDY_mc_ifcs_15_req_rsp_request_get,
       app$RDY_mc_ifcs_15_req_rsp_response_put,
       app$RDY_mc_ifcs_1_flush_request_get,
       app$RDY_mc_ifcs_1_flush_response_put,
       app$RDY_mc_ifcs_1_req_rsp_request_get,
       app$RDY_mc_ifcs_1_req_rsp_response_put,
       app$RDY_mc_ifcs_2_flush_request_get,
       app$RDY_mc_ifcs_2_flush_response_put,
       app$RDY_mc_ifcs_2_req_rsp_request_get,
       app$RDY_mc_ifcs_2_req_rsp_response_put,
       app$RDY_mc_ifcs_3_flush_request_get,
       app$RDY_mc_ifcs_3_flush_response_put,
       app$RDY_mc_ifcs_3_req_rsp_request_get,
       app$RDY_mc_ifcs_3_req_rsp_response_put,
       app$RDY_mc_ifcs_4_flush_request_get,
       app$RDY_mc_ifcs_4_flush_response_put,
       app$RDY_mc_ifcs_4_req_rsp_request_get,
       app$RDY_mc_ifcs_4_req_rsp_response_put,
       app$RDY_mc_ifcs_5_flush_request_get,
       app$RDY_mc_ifcs_5_flush_response_put,
       app$RDY_mc_ifcs_5_req_rsp_request_get,
       app$RDY_mc_ifcs_5_req_rsp_response_put,
       app$RDY_mc_ifcs_6_flush_request_get,
       app$RDY_mc_ifcs_6_flush_response_put,
       app$RDY_mc_ifcs_6_req_rsp_request_get,
       app$RDY_mc_ifcs_6_req_rsp_response_put,
       app$RDY_mc_ifcs_7_flush_request_get,
       app$RDY_mc_ifcs_7_flush_response_put,
       app$RDY_mc_ifcs_7_req_rsp_request_get,
       app$RDY_mc_ifcs_7_req_rsp_response_put,
       app$RDY_mc_ifcs_8_flush_request_get,
       app$RDY_mc_ifcs_8_flush_response_put,
       app$RDY_mc_ifcs_8_req_rsp_request_get,
       app$RDY_mc_ifcs_8_req_rsp_response_put,
       app$RDY_mc_ifcs_9_flush_request_get,
       app$RDY_mc_ifcs_9_flush_response_put,
       app$RDY_mc_ifcs_9_req_rsp_request_get,
       app$RDY_mc_ifcs_9_req_rsp_response_put,
       app$dispatch_ifc_idle,
       app$management_ifc_m_csr_31_31_intlv_dis_csr_31_31_intlv_dis,
       app$mc_ifcs_0_flush_request_get,
       app$mc_ifcs_0_flush_response_put,
       app$mc_ifcs_10_flush_request_get,
       app$mc_ifcs_10_flush_response_put,
       app$mc_ifcs_11_flush_request_get,
       app$mc_ifcs_11_flush_response_put,
       app$mc_ifcs_12_flush_request_get,
       app$mc_ifcs_12_flush_response_put,
       app$mc_ifcs_13_flush_request_get,
       app$mc_ifcs_13_flush_response_put,
       app$mc_ifcs_14_flush_request_get,
       app$mc_ifcs_14_flush_response_put,
       app$mc_ifcs_15_flush_request_get,
       app$mc_ifcs_15_flush_response_put,
       app$mc_ifcs_1_flush_request_get,
       app$mc_ifcs_1_flush_response_put,
       app$mc_ifcs_2_flush_request_get,
       app$mc_ifcs_2_flush_response_put,
       app$mc_ifcs_3_flush_request_get,
       app$mc_ifcs_3_flush_response_put,
       app$mc_ifcs_4_flush_request_get,
       app$mc_ifcs_4_flush_response_put,
       app$mc_ifcs_5_flush_request_get,
       app$mc_ifcs_5_flush_response_put,
       app$mc_ifcs_6_flush_request_get,
       app$mc_ifcs_6_flush_response_put,
       app$mc_ifcs_7_flush_request_get,
       app$mc_ifcs_7_flush_response_put,
       app$mc_ifcs_8_flush_request_get,
       app$mc_ifcs_8_flush_response_put,
       app$mc_ifcs_9_flush_request_get,
       app$mc_ifcs_9_flush_response_put;

  // ports of submodule mc_ifcs_0_fifo_flush_cmplts
  wire mc_ifcs_0_fifo_flush_cmplts$CLR,
       mc_ifcs_0_fifo_flush_cmplts$DEQ,
       mc_ifcs_0_fifo_flush_cmplts$D_IN,
       mc_ifcs_0_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_0_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_0_fifo_flush_reqs
  wire mc_ifcs_0_fifo_flush_reqs$CLR,
       mc_ifcs_0_fifo_flush_reqs$DEQ,
       mc_ifcs_0_fifo_flush_reqs$D_IN,
       mc_ifcs_0_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_0_fifo_flush_reqs$ENQ,
       mc_ifcs_0_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_0_fifo_rsps
  wire [101 : 0] mc_ifcs_0_fifo_rsps$enq_1, mc_ifcs_0_fifo_rsps$first;
  wire mc_ifcs_0_fifo_rsps$EN_clear,
       mc_ifcs_0_fifo_rsps$EN_deq,
       mc_ifcs_0_fifo_rsps$EN_enq,
       mc_ifcs_0_fifo_rsps$RDY_deq,
       mc_ifcs_0_fifo_rsps$RDY_first,
       mc_ifcs_0_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_10_fifo_flush_cmplts
  wire mc_ifcs_10_fifo_flush_cmplts$CLR,
       mc_ifcs_10_fifo_flush_cmplts$DEQ,
       mc_ifcs_10_fifo_flush_cmplts$D_IN,
       mc_ifcs_10_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_10_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_10_fifo_flush_reqs
  wire mc_ifcs_10_fifo_flush_reqs$CLR,
       mc_ifcs_10_fifo_flush_reqs$DEQ,
       mc_ifcs_10_fifo_flush_reqs$D_IN,
       mc_ifcs_10_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_10_fifo_flush_reqs$ENQ,
       mc_ifcs_10_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_10_fifo_rsps
  wire [101 : 0] mc_ifcs_10_fifo_rsps$enq_1, mc_ifcs_10_fifo_rsps$first;
  wire mc_ifcs_10_fifo_rsps$EN_clear,
       mc_ifcs_10_fifo_rsps$EN_deq,
       mc_ifcs_10_fifo_rsps$EN_enq,
       mc_ifcs_10_fifo_rsps$RDY_deq,
       mc_ifcs_10_fifo_rsps$RDY_first,
       mc_ifcs_10_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_11_fifo_flush_cmplts
  wire mc_ifcs_11_fifo_flush_cmplts$CLR,
       mc_ifcs_11_fifo_flush_cmplts$DEQ,
       mc_ifcs_11_fifo_flush_cmplts$D_IN,
       mc_ifcs_11_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_11_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_11_fifo_flush_reqs
  wire mc_ifcs_11_fifo_flush_reqs$CLR,
       mc_ifcs_11_fifo_flush_reqs$DEQ,
       mc_ifcs_11_fifo_flush_reqs$D_IN,
       mc_ifcs_11_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_11_fifo_flush_reqs$ENQ,
       mc_ifcs_11_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_11_fifo_rsps
  wire [101 : 0] mc_ifcs_11_fifo_rsps$enq_1, mc_ifcs_11_fifo_rsps$first;
  wire mc_ifcs_11_fifo_rsps$EN_clear,
       mc_ifcs_11_fifo_rsps$EN_deq,
       mc_ifcs_11_fifo_rsps$EN_enq,
       mc_ifcs_11_fifo_rsps$RDY_deq,
       mc_ifcs_11_fifo_rsps$RDY_first,
       mc_ifcs_11_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_12_fifo_flush_cmplts
  wire mc_ifcs_12_fifo_flush_cmplts$CLR,
       mc_ifcs_12_fifo_flush_cmplts$DEQ,
       mc_ifcs_12_fifo_flush_cmplts$D_IN,
       mc_ifcs_12_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_12_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_12_fifo_flush_reqs
  wire mc_ifcs_12_fifo_flush_reqs$CLR,
       mc_ifcs_12_fifo_flush_reqs$DEQ,
       mc_ifcs_12_fifo_flush_reqs$D_IN,
       mc_ifcs_12_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_12_fifo_flush_reqs$ENQ,
       mc_ifcs_12_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_12_fifo_rsps
  wire [101 : 0] mc_ifcs_12_fifo_rsps$enq_1, mc_ifcs_12_fifo_rsps$first;
  wire mc_ifcs_12_fifo_rsps$EN_clear,
       mc_ifcs_12_fifo_rsps$EN_deq,
       mc_ifcs_12_fifo_rsps$EN_enq,
       mc_ifcs_12_fifo_rsps$RDY_deq,
       mc_ifcs_12_fifo_rsps$RDY_first,
       mc_ifcs_12_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_13_fifo_flush_cmplts
  wire mc_ifcs_13_fifo_flush_cmplts$CLR,
       mc_ifcs_13_fifo_flush_cmplts$DEQ,
       mc_ifcs_13_fifo_flush_cmplts$D_IN,
       mc_ifcs_13_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_13_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_13_fifo_flush_reqs
  wire mc_ifcs_13_fifo_flush_reqs$CLR,
       mc_ifcs_13_fifo_flush_reqs$DEQ,
       mc_ifcs_13_fifo_flush_reqs$D_IN,
       mc_ifcs_13_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_13_fifo_flush_reqs$ENQ,
       mc_ifcs_13_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_13_fifo_rsps
  wire [101 : 0] mc_ifcs_13_fifo_rsps$enq_1, mc_ifcs_13_fifo_rsps$first;
  wire mc_ifcs_13_fifo_rsps$EN_clear,
       mc_ifcs_13_fifo_rsps$EN_deq,
       mc_ifcs_13_fifo_rsps$EN_enq,
       mc_ifcs_13_fifo_rsps$RDY_deq,
       mc_ifcs_13_fifo_rsps$RDY_first,
       mc_ifcs_13_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_14_fifo_flush_cmplts
  wire mc_ifcs_14_fifo_flush_cmplts$CLR,
       mc_ifcs_14_fifo_flush_cmplts$DEQ,
       mc_ifcs_14_fifo_flush_cmplts$D_IN,
       mc_ifcs_14_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_14_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_14_fifo_flush_reqs
  wire mc_ifcs_14_fifo_flush_reqs$CLR,
       mc_ifcs_14_fifo_flush_reqs$DEQ,
       mc_ifcs_14_fifo_flush_reqs$D_IN,
       mc_ifcs_14_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_14_fifo_flush_reqs$ENQ,
       mc_ifcs_14_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_14_fifo_rsps
  wire [101 : 0] mc_ifcs_14_fifo_rsps$enq_1, mc_ifcs_14_fifo_rsps$first;
  wire mc_ifcs_14_fifo_rsps$EN_clear,
       mc_ifcs_14_fifo_rsps$EN_deq,
       mc_ifcs_14_fifo_rsps$EN_enq,
       mc_ifcs_14_fifo_rsps$RDY_deq,
       mc_ifcs_14_fifo_rsps$RDY_first,
       mc_ifcs_14_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_15_fifo_flush_cmplts
  wire mc_ifcs_15_fifo_flush_cmplts$CLR,
       mc_ifcs_15_fifo_flush_cmplts$DEQ,
       mc_ifcs_15_fifo_flush_cmplts$D_IN,
       mc_ifcs_15_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_15_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_15_fifo_flush_reqs
  wire mc_ifcs_15_fifo_flush_reqs$CLR,
       mc_ifcs_15_fifo_flush_reqs$DEQ,
       mc_ifcs_15_fifo_flush_reqs$D_IN,
       mc_ifcs_15_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_15_fifo_flush_reqs$ENQ,
       mc_ifcs_15_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_15_fifo_rsps
  wire [101 : 0] mc_ifcs_15_fifo_rsps$enq_1, mc_ifcs_15_fifo_rsps$first;
  wire mc_ifcs_15_fifo_rsps$EN_clear,
       mc_ifcs_15_fifo_rsps$EN_deq,
       mc_ifcs_15_fifo_rsps$EN_enq,
       mc_ifcs_15_fifo_rsps$RDY_deq,
       mc_ifcs_15_fifo_rsps$RDY_first,
       mc_ifcs_15_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_1_fifo_flush_cmplts
  wire mc_ifcs_1_fifo_flush_cmplts$CLR,
       mc_ifcs_1_fifo_flush_cmplts$DEQ,
       mc_ifcs_1_fifo_flush_cmplts$D_IN,
       mc_ifcs_1_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_1_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_1_fifo_flush_reqs
  wire mc_ifcs_1_fifo_flush_reqs$CLR,
       mc_ifcs_1_fifo_flush_reqs$DEQ,
       mc_ifcs_1_fifo_flush_reqs$D_IN,
       mc_ifcs_1_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_1_fifo_flush_reqs$ENQ,
       mc_ifcs_1_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_1_fifo_rsps
  wire [101 : 0] mc_ifcs_1_fifo_rsps$enq_1, mc_ifcs_1_fifo_rsps$first;
  wire mc_ifcs_1_fifo_rsps$EN_clear,
       mc_ifcs_1_fifo_rsps$EN_deq,
       mc_ifcs_1_fifo_rsps$EN_enq,
       mc_ifcs_1_fifo_rsps$RDY_deq,
       mc_ifcs_1_fifo_rsps$RDY_first,
       mc_ifcs_1_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_2_fifo_flush_cmplts
  wire mc_ifcs_2_fifo_flush_cmplts$CLR,
       mc_ifcs_2_fifo_flush_cmplts$DEQ,
       mc_ifcs_2_fifo_flush_cmplts$D_IN,
       mc_ifcs_2_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_2_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_2_fifo_flush_reqs
  wire mc_ifcs_2_fifo_flush_reqs$CLR,
       mc_ifcs_2_fifo_flush_reqs$DEQ,
       mc_ifcs_2_fifo_flush_reqs$D_IN,
       mc_ifcs_2_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_2_fifo_flush_reqs$ENQ,
       mc_ifcs_2_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_2_fifo_rsps
  wire [101 : 0] mc_ifcs_2_fifo_rsps$enq_1, mc_ifcs_2_fifo_rsps$first;
  wire mc_ifcs_2_fifo_rsps$EN_clear,
       mc_ifcs_2_fifo_rsps$EN_deq,
       mc_ifcs_2_fifo_rsps$EN_enq,
       mc_ifcs_2_fifo_rsps$RDY_deq,
       mc_ifcs_2_fifo_rsps$RDY_first,
       mc_ifcs_2_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_3_fifo_flush_cmplts
  wire mc_ifcs_3_fifo_flush_cmplts$CLR,
       mc_ifcs_3_fifo_flush_cmplts$DEQ,
       mc_ifcs_3_fifo_flush_cmplts$D_IN,
       mc_ifcs_3_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_3_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_3_fifo_flush_reqs
  wire mc_ifcs_3_fifo_flush_reqs$CLR,
       mc_ifcs_3_fifo_flush_reqs$DEQ,
       mc_ifcs_3_fifo_flush_reqs$D_IN,
       mc_ifcs_3_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_3_fifo_flush_reqs$ENQ,
       mc_ifcs_3_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_3_fifo_rsps
  wire [101 : 0] mc_ifcs_3_fifo_rsps$enq_1, mc_ifcs_3_fifo_rsps$first;
  wire mc_ifcs_3_fifo_rsps$EN_clear,
       mc_ifcs_3_fifo_rsps$EN_deq,
       mc_ifcs_3_fifo_rsps$EN_enq,
       mc_ifcs_3_fifo_rsps$RDY_deq,
       mc_ifcs_3_fifo_rsps$RDY_first,
       mc_ifcs_3_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_4_fifo_flush_cmplts
  wire mc_ifcs_4_fifo_flush_cmplts$CLR,
       mc_ifcs_4_fifo_flush_cmplts$DEQ,
       mc_ifcs_4_fifo_flush_cmplts$D_IN,
       mc_ifcs_4_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_4_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_4_fifo_flush_reqs
  wire mc_ifcs_4_fifo_flush_reqs$CLR,
       mc_ifcs_4_fifo_flush_reqs$DEQ,
       mc_ifcs_4_fifo_flush_reqs$D_IN,
       mc_ifcs_4_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_4_fifo_flush_reqs$ENQ,
       mc_ifcs_4_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_4_fifo_rsps
  wire [101 : 0] mc_ifcs_4_fifo_rsps$enq_1, mc_ifcs_4_fifo_rsps$first;
  wire mc_ifcs_4_fifo_rsps$EN_clear,
       mc_ifcs_4_fifo_rsps$EN_deq,
       mc_ifcs_4_fifo_rsps$EN_enq,
       mc_ifcs_4_fifo_rsps$RDY_deq,
       mc_ifcs_4_fifo_rsps$RDY_first,
       mc_ifcs_4_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_5_fifo_flush_cmplts
  wire mc_ifcs_5_fifo_flush_cmplts$CLR,
       mc_ifcs_5_fifo_flush_cmplts$DEQ,
       mc_ifcs_5_fifo_flush_cmplts$D_IN,
       mc_ifcs_5_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_5_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_5_fifo_flush_reqs
  wire mc_ifcs_5_fifo_flush_reqs$CLR,
       mc_ifcs_5_fifo_flush_reqs$DEQ,
       mc_ifcs_5_fifo_flush_reqs$D_IN,
       mc_ifcs_5_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_5_fifo_flush_reqs$ENQ,
       mc_ifcs_5_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_5_fifo_rsps
  wire [101 : 0] mc_ifcs_5_fifo_rsps$enq_1, mc_ifcs_5_fifo_rsps$first;
  wire mc_ifcs_5_fifo_rsps$EN_clear,
       mc_ifcs_5_fifo_rsps$EN_deq,
       mc_ifcs_5_fifo_rsps$EN_enq,
       mc_ifcs_5_fifo_rsps$RDY_deq,
       mc_ifcs_5_fifo_rsps$RDY_first,
       mc_ifcs_5_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_6_fifo_flush_cmplts
  wire mc_ifcs_6_fifo_flush_cmplts$CLR,
       mc_ifcs_6_fifo_flush_cmplts$DEQ,
       mc_ifcs_6_fifo_flush_cmplts$D_IN,
       mc_ifcs_6_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_6_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_6_fifo_flush_reqs
  wire mc_ifcs_6_fifo_flush_reqs$CLR,
       mc_ifcs_6_fifo_flush_reqs$DEQ,
       mc_ifcs_6_fifo_flush_reqs$D_IN,
       mc_ifcs_6_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_6_fifo_flush_reqs$ENQ,
       mc_ifcs_6_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_6_fifo_rsps
  wire [101 : 0] mc_ifcs_6_fifo_rsps$enq_1, mc_ifcs_6_fifo_rsps$first;
  wire mc_ifcs_6_fifo_rsps$EN_clear,
       mc_ifcs_6_fifo_rsps$EN_deq,
       mc_ifcs_6_fifo_rsps$EN_enq,
       mc_ifcs_6_fifo_rsps$RDY_deq,
       mc_ifcs_6_fifo_rsps$RDY_first,
       mc_ifcs_6_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_7_fifo_flush_cmplts
  wire mc_ifcs_7_fifo_flush_cmplts$CLR,
       mc_ifcs_7_fifo_flush_cmplts$DEQ,
       mc_ifcs_7_fifo_flush_cmplts$D_IN,
       mc_ifcs_7_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_7_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_7_fifo_flush_reqs
  wire mc_ifcs_7_fifo_flush_reqs$CLR,
       mc_ifcs_7_fifo_flush_reqs$DEQ,
       mc_ifcs_7_fifo_flush_reqs$D_IN,
       mc_ifcs_7_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_7_fifo_flush_reqs$ENQ,
       mc_ifcs_7_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_7_fifo_rsps
  wire [101 : 0] mc_ifcs_7_fifo_rsps$enq_1, mc_ifcs_7_fifo_rsps$first;
  wire mc_ifcs_7_fifo_rsps$EN_clear,
       mc_ifcs_7_fifo_rsps$EN_deq,
       mc_ifcs_7_fifo_rsps$EN_enq,
       mc_ifcs_7_fifo_rsps$RDY_deq,
       mc_ifcs_7_fifo_rsps$RDY_first,
       mc_ifcs_7_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_8_fifo_flush_cmplts
  wire mc_ifcs_8_fifo_flush_cmplts$CLR,
       mc_ifcs_8_fifo_flush_cmplts$DEQ,
       mc_ifcs_8_fifo_flush_cmplts$D_IN,
       mc_ifcs_8_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_8_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_8_fifo_flush_reqs
  wire mc_ifcs_8_fifo_flush_reqs$CLR,
       mc_ifcs_8_fifo_flush_reqs$DEQ,
       mc_ifcs_8_fifo_flush_reqs$D_IN,
       mc_ifcs_8_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_8_fifo_flush_reqs$ENQ,
       mc_ifcs_8_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_8_fifo_rsps
  wire [101 : 0] mc_ifcs_8_fifo_rsps$enq_1, mc_ifcs_8_fifo_rsps$first;
  wire mc_ifcs_8_fifo_rsps$EN_clear,
       mc_ifcs_8_fifo_rsps$EN_deq,
       mc_ifcs_8_fifo_rsps$EN_enq,
       mc_ifcs_8_fifo_rsps$RDY_deq,
       mc_ifcs_8_fifo_rsps$RDY_first,
       mc_ifcs_8_fifo_rsps$notFull;

  // ports of submodule mc_ifcs_9_fifo_flush_cmplts
  wire mc_ifcs_9_fifo_flush_cmplts$CLR,
       mc_ifcs_9_fifo_flush_cmplts$DEQ,
       mc_ifcs_9_fifo_flush_cmplts$D_IN,
       mc_ifcs_9_fifo_flush_cmplts$EMPTY_N,
       mc_ifcs_9_fifo_flush_cmplts$ENQ;

  // ports of submodule mc_ifcs_9_fifo_flush_reqs
  wire mc_ifcs_9_fifo_flush_reqs$CLR,
       mc_ifcs_9_fifo_flush_reqs$DEQ,
       mc_ifcs_9_fifo_flush_reqs$D_IN,
       mc_ifcs_9_fifo_flush_reqs$EMPTY_N,
       mc_ifcs_9_fifo_flush_reqs$ENQ,
       mc_ifcs_9_fifo_flush_reqs$FULL_N;

  // ports of submodule mc_ifcs_9_fifo_rsps
  wire [101 : 0] mc_ifcs_9_fifo_rsps$enq_1, mc_ifcs_9_fifo_rsps$first;
  wire mc_ifcs_9_fifo_rsps$EN_clear,
       mc_ifcs_9_fifo_rsps$EN_deq,
       mc_ifcs_9_fifo_rsps$EN_enq,
       mc_ifcs_9_fifo_rsps$RDY_deq,
       mc_ifcs_9_fifo_rsps$RDY_first,
       mc_ifcs_9_fifo_rsps$notFull;

  // remaining internal signals
  reg [63 : 0] CASE_dispatch_fifo_insts_rg_hd_0_dispatch_fifo_ETC__q50,
	       req1_data__h11403,
	       req1_data__h13522,
	       req1_data__h15641,
	       req1_data__h17760,
	       req1_data__h19879,
	       req1_data__h21998,
	       req1_data__h24117,
	       req1_data__h26236,
	       req1_data__h28355,
	       req1_data__h2923,
	       req1_data__h30474,
	       req1_data__h32593,
	       req1_data__h34712,
	       req1_data__h5046,
	       req1_data__h7165,
	       req1_data__h9284;
  reg [31 : 0] CASE_dispatch_fifo_insts_rg_hd_0_dispatch_fifo_ETC__q49;
  reg [6 : 0] CASE_appmc_ifcs_0_req_rsp_request_get_BITS_15_ETC__q17,
	      CASE_appmc_ifcs_10_req_rsp_request_get_BITS_1_ETC__q37,
	      CASE_appmc_ifcs_11_req_rsp_request_get_BITS_1_ETC__q39,
	      CASE_appmc_ifcs_12_req_rsp_request_get_BITS_1_ETC__q41,
	      CASE_appmc_ifcs_13_req_rsp_request_get_BITS_1_ETC__q43,
	      CASE_appmc_ifcs_14_req_rsp_request_get_BITS_1_ETC__q45,
	      CASE_appmc_ifcs_15_req_rsp_request_get_BITS_1_ETC__q47,
	      CASE_appmc_ifcs_1_req_rsp_request_get_BITS_15_ETC__q19,
	      CASE_appmc_ifcs_2_req_rsp_request_get_BITS_15_ETC__q21,
	      CASE_appmc_ifcs_3_req_rsp_request_get_BITS_15_ETC__q23,
	      CASE_appmc_ifcs_4_req_rsp_request_get_BITS_15_ETC__q25,
	      CASE_appmc_ifcs_5_req_rsp_request_get_BITS_15_ETC__q27,
	      CASE_appmc_ifcs_6_req_rsp_request_get_BITS_15_ETC__q29,
	      CASE_appmc_ifcs_7_req_rsp_request_get_BITS_15_ETC__q31,
	      CASE_appmc_ifcs_8_req_rsp_request_get_BITS_15_ETC__q33,
	      CASE_appmc_ifcs_9_req_rsp_request_get_BITS_15_ETC__q35,
	      IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361,
	      IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426,
	      IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333,
	      IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239,
	      IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146,
	      IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052,
	      IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959,
	      IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268,
	      IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174,
	      IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081,
	      IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987,
	      IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894,
	      IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800,
	      IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707,
	      IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613,
	      IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520;
  reg [4 : 0] CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18,
	      CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38,
	      CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40,
	      CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42,
	      CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44,
	      CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46,
	      CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48,
	      CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20,
	      CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22,
	      CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24,
	      CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26,
	      CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28,
	      CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30,
	      CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32,
	      CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34,
	      CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36;
  reg [2 : 0] CASE_mc_ifcs_0_fifo_rspsfirst_BITS_101_TO_99__ETC__q51,
	      CASE_mc_ifcs_10_fifo_rspsfirst_BITS_101_TO_99_ETC__q52,
	      CASE_mc_ifcs_11_fifo_rspsfirst_BITS_101_TO_99_ETC__q53,
	      CASE_mc_ifcs_12_fifo_rspsfirst_BITS_101_TO_99_ETC__q54,
	      CASE_mc_ifcs_13_fifo_rspsfirst_BITS_101_TO_99_ETC__q55,
	      CASE_mc_ifcs_14_fifo_rspsfirst_BITS_101_TO_99_ETC__q56,
	      CASE_mc_ifcs_15_fifo_rspsfirst_BITS_101_TO_99_ETC__q57,
	      CASE_mc_ifcs_1_fifo_rspsfirst_BITS_101_TO_99__ETC__q58,
	      CASE_mc_ifcs_2_fifo_rspsfirst_BITS_101_TO_99__ETC__q59,
	      CASE_mc_ifcs_3_fifo_rspsfirst_BITS_101_TO_99__ETC__q60,
	      CASE_mc_ifcs_4_fifo_rspsfirst_BITS_101_TO_99__ETC__q61,
	      CASE_mc_ifcs_5_fifo_rspsfirst_BITS_101_TO_99__ETC__q62,
	      CASE_mc_ifcs_6_fifo_rspsfirst_BITS_101_TO_99__ETC__q63,
	      CASE_mc_ifcs_7_fifo_rspsfirst_BITS_101_TO_99__ETC__q64,
	      CASE_mc_ifcs_8_fifo_rspsfirst_BITS_101_TO_99__ETC__q65,
	      CASE_mc_ifcs_9_fifo_rspsfirst_BITS_101_TO_99__ETC__q66,
	      CASE_mc_rs_cmd_BITS_11_TO_9_2_mc_rs_cmd_BITS_1_ETC__q11,
	      CASE_mc_rs_cmd_BITS_14_TO_12_2_mc_rs_cmd_BITS__ETC__q10,
	      CASE_mc_rs_cmd_BITS_17_TO_15_2_mc_rs_cmd_BITS__ETC__q12,
	      CASE_mc_rs_cmd_BITS_20_TO_18_2_mc_rs_cmd_BITS__ETC__q13,
	      CASE_mc_rs_cmd_BITS_23_TO_21_2_mc_rs_cmd_BITS__ETC__q15,
	      CASE_mc_rs_cmd_BITS_26_TO_24_2_mc_rs_cmd_BITS__ETC__q14,
	      CASE_mc_rs_cmd_BITS_29_TO_27_2_mc_rs_cmd_BITS__ETC__q16,
	      CASE_mc_rs_cmd_BITS_2_TO_0_2_mc_rs_cmd_BITS_2__ETC__q1,
	      CASE_mc_rs_cmd_BITS_32_TO_30_2_mc_rs_cmd_BITS__ETC__q2,
	      CASE_mc_rs_cmd_BITS_35_TO_33_2_mc_rs_cmd_BITS__ETC__q4,
	      CASE_mc_rs_cmd_BITS_38_TO_36_2_mc_rs_cmd_BITS__ETC__q3,
	      CASE_mc_rs_cmd_BITS_41_TO_39_2_mc_rs_cmd_BITS__ETC__q5,
	      CASE_mc_rs_cmd_BITS_44_TO_42_2_mc_rs_cmd_BITS__ETC__q6,
	      CASE_mc_rs_cmd_BITS_47_TO_45_2_mc_rs_cmd_BITS__ETC__q7,
	      CASE_mc_rs_cmd_BITS_5_TO_3_2_mc_rs_cmd_BITS_5__ETC__q8,
	      CASE_mc_rs_cmd_BITS_8_TO_6_2_mc_rs_cmd_BITS_8__ETC__q9;
  wire [895 : 0] IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3537;
  wire [671 : 0] IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3459;
  wire [639 : 0] IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3527;
  wire [479 : 0] IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3449;
  wire [447 : 0] IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3498;
  wire [383 : 0] IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3517;
  wire [319 : 0] IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3488;
  wire [287 : 0] IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3439;
  wire [191 : 0] IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3478;
  wire [63 : 0] x__h11626,
		x__h11847,
		x__h11960,
		x__h13745,
		x__h13966,
		x__h14079,
		x__h15864,
		x__h16085,
		x__h16198,
		x__h17983,
		x__h18204,
		x__h18317,
		x__h20102,
		x__h20323,
		x__h20436,
		x__h22221,
		x__h22442,
		x__h22555,
		x__h24340,
		x__h24561,
		x__h24674,
		x__h26459,
		x__h26680,
		x__h26793,
		x__h28578,
		x__h28799,
		x__h28912,
		x__h30697,
		x__h30918,
		x__h31031,
		x__h3149,
		x__h32816,
		x__h33037,
		x__h33150,
		x__h3370,
		x__h3483,
		x__h34935,
		x__h35156,
		x__h35269,
		x__h5269,
		x__h5490,
		x__h5603,
		x__h7388,
		x__h7609,
		x__h7722,
		x__h9507,
		x__h9728,
		x__h9841;
  wire [27 : 0] IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3420;
  wire [19 : 0] IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3410;
  wire [11 : 0] IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3400;
  wire [2 : 0] IF_mc_ifcs_0_wi_rsp_flush_cmplt_whas__25_AND_m_ETC___d133,
	       IF_mc_ifcs_10_wi_rsp_flush_cmplt_whas__225_AND_ETC___d1233,
	       IF_mc_ifcs_11_wi_rsp_flush_cmplt_whas__335_AND_ETC___d1343,
	       IF_mc_ifcs_12_wi_rsp_flush_cmplt_whas__445_AND_ETC___d1453,
	       IF_mc_ifcs_13_wi_rsp_flush_cmplt_whas__555_AND_ETC___d1563,
	       IF_mc_ifcs_14_wi_rsp_flush_cmplt_whas__665_AND_ETC___d1673,
	       IF_mc_ifcs_15_wi_rsp_flush_cmplt_whas__775_AND_ETC___d1783,
	       IF_mc_ifcs_1_wi_rsp_flush_cmplt_whas__35_AND_m_ETC___d243,
	       IF_mc_ifcs_2_wi_rsp_flush_cmplt_whas__45_AND_m_ETC___d353,
	       IF_mc_ifcs_3_wi_rsp_flush_cmplt_whas__55_AND_m_ETC___d463,
	       IF_mc_ifcs_4_wi_rsp_flush_cmplt_whas__65_AND_m_ETC___d573,
	       IF_mc_ifcs_5_wi_rsp_flush_cmplt_whas__75_AND_m_ETC___d683,
	       IF_mc_ifcs_6_wi_rsp_flush_cmplt_whas__85_AND_m_ETC___d793,
	       IF_mc_ifcs_7_wi_rsp_flush_cmplt_whas__95_AND_m_ETC___d903,
	       IF_mc_ifcs_8_wi_rsp_flush_cmplt_whas__005_AND__ETC___d1013,
	       IF_mc_ifcs_9_wi_rsp_flush_cmplt_whas__115_AND__ETC___d1123;
  wire [1 : 0] b__h37005;

  // oscillator and gates for output clock clk_per
  assign clk_per = clk ;
  assign CLK_GATE_clk_per = 1'd1 ;

  // value method ppll_locked
  assign ppll_locked = 1'b1 ;

  // value method dispatch_signal_ifc_cae_stall
  assign cae_stall = b__h37005 != 2'd0 ;

  // value method dispatch_signal_ifc_cae_idle
  assign cae_idle = app$dispatch_ifc_idle ;

  // value method dispatch_signal_ifc_cae_exception
  assign cae_exception =
	     app$RDY_dispatch_ifc_get_exception_get ?
	       app$dispatch_ifc_get_exception_get :
	       16'd0 ;

  // value method dispatch_signal_ifc_cae_aeg_cnt
  assign cae_aeg_cnt = app$dispatch_ifc_aeg_cnt ;

  // value method dispatch_signal_ifc_cae_ret_data
  assign cae_ret_data = app$dispatch_ifc_get_ret_data_get ;
  assign cae_ret_data_vld = app$RDY_dispatch_ifc_get_ret_data_get ;

  // value method mc_rq_vld
  assign mc_rq_vld =
	     { mc_ifcs_15_wi_mc_req_vld$whas,
	       mc_ifcs_14_wi_mc_req_vld$whas,
	       mc_ifcs_13_wi_mc_req_vld$whas,
	       mc_ifcs_12_wi_mc_req_vld$whas,
	       mc_ifcs_11_wi_mc_req_vld$whas,
	       mc_ifcs_10_wi_mc_req_vld$whas,
	       mc_ifcs_9_wi_mc_req_vld$whas,
	       mc_ifcs_8_wi_mc_req_vld$whas,
	       mc_ifcs_7_wi_mc_req_vld$whas,
	       mc_ifcs_6_wi_mc_req_vld$whas,
	       mc_ifcs_5_wi_mc_req_vld$whas,
	       mc_ifcs_4_wi_mc_req_vld$whas,
	       mc_ifcs_3_wi_mc_req_vld$whas,
	       mc_ifcs_2_wi_mc_req_vld$whas,
	       mc_ifcs_1_wi_mc_req_vld$whas,
	       mc_ifcs_0_wi_mc_req_vld$whas } ;

  // value method mc_rq_cmd
  assign mc_rq_cmd =
	     { IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959[6:4],
	       IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052[6:4],
	       IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146[6:4],
	       IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239[6:4],
	       IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333[6:4],
	       IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426[6:4],
	       IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520[6:4],
	       IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613[6:4],
	       IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707[6:4],
	       IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800[6:4],
	       IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894[6:4],
	       IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987[6:4],
	       IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081[6:4],
	       IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174[6:4],
	       IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268[6:4],
	       IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361[6:4] } ;

  // value method mc_rq_sub
  assign mc_rq_sub =
	     { IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959[3:0],
	       IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052[3:0],
	       IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146[3:0],
	       IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239[3:0],
	       IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333[3:0],
	       IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426[3:0],
	       IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520[3:0],
	       IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613[3:0],
	       IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707[3:0],
	       IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800[3:0],
	       IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894[3:0],
	       IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987[3:0],
	       IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081[3:0],
	       IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174[3:0],
	       IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268[3:0],
	       IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361[3:0] } ;

  // value method mc_rq_len
  assign mc_rq_len =
	     { IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3420,
	       mc_ifcs_1_wi_mc_req$wget[145:144],
	       mc_ifcs_0_wi_mc_req$wget[145:144] } ;

  // value method mc_rq_vadr
  assign mc_rq_vadr =
	     { IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3459,
	       mc_ifcs_1_wi_mc_req$wget[143:96],
	       mc_ifcs_0_wi_mc_req$wget[143:96] } ;

  // value method mc_rq_rtnctl
  assign mc_rq_rtnctl =
	     { IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3498,
	       mc_ifcs_1_wi_mc_req$wget[95:64],
	       mc_ifcs_0_wi_mc_req$wget[95:64] } ;

  // value method mc_rq_data
  assign mc_rq_data =
	     { IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3537,
	       mc_ifcs_1_wi_mc_req$wget[63:0],
	       mc_ifcs_0_wi_mc_req$wget[63:0] } ;

  // value method mc_rs_stall
  assign mc_rs_stall =
	     { !mc_ifcs_15_fifo_rsps$notFull,
	       !mc_ifcs_14_fifo_rsps$notFull,
	       !mc_ifcs_13_fifo_rsps$notFull,
	       !mc_ifcs_12_fifo_rsps$notFull,
	       !mc_ifcs_11_fifo_rsps$notFull,
	       !mc_ifcs_10_fifo_rsps$notFull,
	       !mc_ifcs_9_fifo_rsps$notFull,
	       !mc_ifcs_8_fifo_rsps$notFull,
	       !mc_ifcs_7_fifo_rsps$notFull,
	       !mc_ifcs_6_fifo_rsps$notFull,
	       !mc_ifcs_5_fifo_rsps$notFull,
	       !mc_ifcs_4_fifo_rsps$notFull,
	       !mc_ifcs_3_fifo_rsps$notFull,
	       !mc_ifcs_2_fifo_rsps$notFull,
	       !mc_ifcs_1_fifo_rsps$notFull,
	       !mc_ifcs_0_fifo_rsps$notFull } ;

  // value method mc_rq_flush
  assign mc_rq_flush =
	     { mc_ifcs_15_wi_req_flush$wget,
	       mc_ifcs_14_wi_req_flush$wget,
	       mc_ifcs_13_wi_req_flush$wget,
	       mc_ifcs_12_wi_req_flush$wget,
	       mc_ifcs_11_wi_req_flush$wget,
	       mc_ifcs_10_wi_req_flush$wget,
	       mc_ifcs_9_wi_req_flush$wget,
	       mc_ifcs_8_wi_req_flush$wget,
	       mc_ifcs_7_wi_req_flush$wget,
	       mc_ifcs_6_wi_req_flush$wget,
	       mc_ifcs_5_wi_req_flush$wget,
	       mc_ifcs_4_wi_req_flush$wget,
	       mc_ifcs_3_wi_req_flush$wget,
	       mc_ifcs_2_wi_req_flush$wget,
	       mc_ifcs_1_wi_req_flush$wget,
	       mc_ifcs_0_wi_req_flush$wget } ;

  // value method management_signal_ifc_cae_ring_ctl_out
  assign cae_ring_ctl_out = app$management_ifc_get_ring_msg_out_get[19:16] ;

  // value method management_signal_ifc_cae_ring_data_out
  assign cae_ring_data_out = app$management_ifc_get_ring_msg_out_get[15:0] ;

  // submodule app
  mkApp_HW app(.CLK(clk),
	       .RST_N(i_reset),
	       .dispatch_ifc_put_inst_put(app$dispatch_ifc_put_inst_put),
	       .management_ifc_m_csr_31_31_intlv_dis_csr_31_31_intlv_dis(app$management_ifc_m_csr_31_31_intlv_dis_csr_31_31_intlv_dis),
	       .management_ifc_put_ring_msg_in_put(app$management_ifc_put_ring_msg_in_put),
	       .management_ifc_set_aeid_aeid(app$management_ifc_set_aeid_aeid),
	       .mc_ifcs_0_flush_response_put(app$mc_ifcs_0_flush_response_put),
	       .mc_ifcs_0_req_rsp_response_put(app$mc_ifcs_0_req_rsp_response_put),
	       .mc_ifcs_10_flush_response_put(app$mc_ifcs_10_flush_response_put),
	       .mc_ifcs_10_req_rsp_response_put(app$mc_ifcs_10_req_rsp_response_put),
	       .mc_ifcs_11_flush_response_put(app$mc_ifcs_11_flush_response_put),
	       .mc_ifcs_11_req_rsp_response_put(app$mc_ifcs_11_req_rsp_response_put),
	       .mc_ifcs_12_flush_response_put(app$mc_ifcs_12_flush_response_put),
	       .mc_ifcs_12_req_rsp_response_put(app$mc_ifcs_12_req_rsp_response_put),
	       .mc_ifcs_13_flush_response_put(app$mc_ifcs_13_flush_response_put),
	       .mc_ifcs_13_req_rsp_response_put(app$mc_ifcs_13_req_rsp_response_put),
	       .mc_ifcs_14_flush_response_put(app$mc_ifcs_14_flush_response_put),
	       .mc_ifcs_14_req_rsp_response_put(app$mc_ifcs_14_req_rsp_response_put),
	       .mc_ifcs_15_flush_response_put(app$mc_ifcs_15_flush_response_put),
	       .mc_ifcs_15_req_rsp_response_put(app$mc_ifcs_15_req_rsp_response_put),
	       .mc_ifcs_1_flush_response_put(app$mc_ifcs_1_flush_response_put),
	       .mc_ifcs_1_req_rsp_response_put(app$mc_ifcs_1_req_rsp_response_put),
	       .mc_ifcs_2_flush_response_put(app$mc_ifcs_2_flush_response_put),
	       .mc_ifcs_2_req_rsp_response_put(app$mc_ifcs_2_req_rsp_response_put),
	       .mc_ifcs_3_flush_response_put(app$mc_ifcs_3_flush_response_put),
	       .mc_ifcs_3_req_rsp_response_put(app$mc_ifcs_3_req_rsp_response_put),
	       .mc_ifcs_4_flush_response_put(app$mc_ifcs_4_flush_response_put),
	       .mc_ifcs_4_req_rsp_response_put(app$mc_ifcs_4_req_rsp_response_put),
	       .mc_ifcs_5_flush_response_put(app$mc_ifcs_5_flush_response_put),
	       .mc_ifcs_5_req_rsp_response_put(app$mc_ifcs_5_req_rsp_response_put),
	       .mc_ifcs_6_flush_response_put(app$mc_ifcs_6_flush_response_put),
	       .mc_ifcs_6_req_rsp_response_put(app$mc_ifcs_6_req_rsp_response_put),
	       .mc_ifcs_7_flush_response_put(app$mc_ifcs_7_flush_response_put),
	       .mc_ifcs_7_req_rsp_response_put(app$mc_ifcs_7_req_rsp_response_put),
	       .mc_ifcs_8_flush_response_put(app$mc_ifcs_8_flush_response_put),
	       .mc_ifcs_8_req_rsp_response_put(app$mc_ifcs_8_req_rsp_response_put),
	       .mc_ifcs_9_flush_response_put(app$mc_ifcs_9_flush_response_put),
	       .mc_ifcs_9_req_rsp_response_put(app$mc_ifcs_9_req_rsp_response_put),
	       .EN_mc_ifcs_0_req_rsp_request_get(app$EN_mc_ifcs_0_req_rsp_request_get),
	       .EN_mc_ifcs_0_req_rsp_response_put(app$EN_mc_ifcs_0_req_rsp_response_put),
	       .EN_mc_ifcs_0_flush_request_get(app$EN_mc_ifcs_0_flush_request_get),
	       .EN_mc_ifcs_0_flush_response_put(app$EN_mc_ifcs_0_flush_response_put),
	       .EN_mc_ifcs_1_req_rsp_request_get(app$EN_mc_ifcs_1_req_rsp_request_get),
	       .EN_mc_ifcs_1_req_rsp_response_put(app$EN_mc_ifcs_1_req_rsp_response_put),
	       .EN_mc_ifcs_1_flush_request_get(app$EN_mc_ifcs_1_flush_request_get),
	       .EN_mc_ifcs_1_flush_response_put(app$EN_mc_ifcs_1_flush_response_put),
	       .EN_mc_ifcs_2_req_rsp_request_get(app$EN_mc_ifcs_2_req_rsp_request_get),
	       .EN_mc_ifcs_2_req_rsp_response_put(app$EN_mc_ifcs_2_req_rsp_response_put),
	       .EN_mc_ifcs_2_flush_request_get(app$EN_mc_ifcs_2_flush_request_get),
	       .EN_mc_ifcs_2_flush_response_put(app$EN_mc_ifcs_2_flush_response_put),
	       .EN_mc_ifcs_3_req_rsp_request_get(app$EN_mc_ifcs_3_req_rsp_request_get),
	       .EN_mc_ifcs_3_req_rsp_response_put(app$EN_mc_ifcs_3_req_rsp_response_put),
	       .EN_mc_ifcs_3_flush_request_get(app$EN_mc_ifcs_3_flush_request_get),
	       .EN_mc_ifcs_3_flush_response_put(app$EN_mc_ifcs_3_flush_response_put),
	       .EN_mc_ifcs_4_req_rsp_request_get(app$EN_mc_ifcs_4_req_rsp_request_get),
	       .EN_mc_ifcs_4_req_rsp_response_put(app$EN_mc_ifcs_4_req_rsp_response_put),
	       .EN_mc_ifcs_4_flush_request_get(app$EN_mc_ifcs_4_flush_request_get),
	       .EN_mc_ifcs_4_flush_response_put(app$EN_mc_ifcs_4_flush_response_put),
	       .EN_mc_ifcs_5_req_rsp_request_get(app$EN_mc_ifcs_5_req_rsp_request_get),
	       .EN_mc_ifcs_5_req_rsp_response_put(app$EN_mc_ifcs_5_req_rsp_response_put),
	       .EN_mc_ifcs_5_flush_request_get(app$EN_mc_ifcs_5_flush_request_get),
	       .EN_mc_ifcs_5_flush_response_put(app$EN_mc_ifcs_5_flush_response_put),
	       .EN_mc_ifcs_6_req_rsp_request_get(app$EN_mc_ifcs_6_req_rsp_request_get),
	       .EN_mc_ifcs_6_req_rsp_response_put(app$EN_mc_ifcs_6_req_rsp_response_put),
	       .EN_mc_ifcs_6_flush_request_get(app$EN_mc_ifcs_6_flush_request_get),
	       .EN_mc_ifcs_6_flush_response_put(app$EN_mc_ifcs_6_flush_response_put),
	       .EN_mc_ifcs_7_req_rsp_request_get(app$EN_mc_ifcs_7_req_rsp_request_get),
	       .EN_mc_ifcs_7_req_rsp_response_put(app$EN_mc_ifcs_7_req_rsp_response_put),
	       .EN_mc_ifcs_7_flush_request_get(app$EN_mc_ifcs_7_flush_request_get),
	       .EN_mc_ifcs_7_flush_response_put(app$EN_mc_ifcs_7_flush_response_put),
	       .EN_mc_ifcs_8_req_rsp_request_get(app$EN_mc_ifcs_8_req_rsp_request_get),
	       .EN_mc_ifcs_8_req_rsp_response_put(app$EN_mc_ifcs_8_req_rsp_response_put),
	       .EN_mc_ifcs_8_flush_request_get(app$EN_mc_ifcs_8_flush_request_get),
	       .EN_mc_ifcs_8_flush_response_put(app$EN_mc_ifcs_8_flush_response_put),
	       .EN_mc_ifcs_9_req_rsp_request_get(app$EN_mc_ifcs_9_req_rsp_request_get),
	       .EN_mc_ifcs_9_req_rsp_response_put(app$EN_mc_ifcs_9_req_rsp_response_put),
	       .EN_mc_ifcs_9_flush_request_get(app$EN_mc_ifcs_9_flush_request_get),
	       .EN_mc_ifcs_9_flush_response_put(app$EN_mc_ifcs_9_flush_response_put),
	       .EN_mc_ifcs_10_req_rsp_request_get(app$EN_mc_ifcs_10_req_rsp_request_get),
	       .EN_mc_ifcs_10_req_rsp_response_put(app$EN_mc_ifcs_10_req_rsp_response_put),
	       .EN_mc_ifcs_10_flush_request_get(app$EN_mc_ifcs_10_flush_request_get),
	       .EN_mc_ifcs_10_flush_response_put(app$EN_mc_ifcs_10_flush_response_put),
	       .EN_mc_ifcs_11_req_rsp_request_get(app$EN_mc_ifcs_11_req_rsp_request_get),
	       .EN_mc_ifcs_11_req_rsp_response_put(app$EN_mc_ifcs_11_req_rsp_response_put),
	       .EN_mc_ifcs_11_flush_request_get(app$EN_mc_ifcs_11_flush_request_get),
	       .EN_mc_ifcs_11_flush_response_put(app$EN_mc_ifcs_11_flush_response_put),
	       .EN_mc_ifcs_12_req_rsp_request_get(app$EN_mc_ifcs_12_req_rsp_request_get),
	       .EN_mc_ifcs_12_req_rsp_response_put(app$EN_mc_ifcs_12_req_rsp_response_put),
	       .EN_mc_ifcs_12_flush_request_get(app$EN_mc_ifcs_12_flush_request_get),
	       .EN_mc_ifcs_12_flush_response_put(app$EN_mc_ifcs_12_flush_response_put),
	       .EN_mc_ifcs_13_req_rsp_request_get(app$EN_mc_ifcs_13_req_rsp_request_get),
	       .EN_mc_ifcs_13_req_rsp_response_put(app$EN_mc_ifcs_13_req_rsp_response_put),
	       .EN_mc_ifcs_13_flush_request_get(app$EN_mc_ifcs_13_flush_request_get),
	       .EN_mc_ifcs_13_flush_response_put(app$EN_mc_ifcs_13_flush_response_put),
	       .EN_mc_ifcs_14_req_rsp_request_get(app$EN_mc_ifcs_14_req_rsp_request_get),
	       .EN_mc_ifcs_14_req_rsp_response_put(app$EN_mc_ifcs_14_req_rsp_response_put),
	       .EN_mc_ifcs_14_flush_request_get(app$EN_mc_ifcs_14_flush_request_get),
	       .EN_mc_ifcs_14_flush_response_put(app$EN_mc_ifcs_14_flush_response_put),
	       .EN_mc_ifcs_15_req_rsp_request_get(app$EN_mc_ifcs_15_req_rsp_request_get),
	       .EN_mc_ifcs_15_req_rsp_response_put(app$EN_mc_ifcs_15_req_rsp_response_put),
	       .EN_mc_ifcs_15_flush_request_get(app$EN_mc_ifcs_15_flush_request_get),
	       .EN_mc_ifcs_15_flush_response_put(app$EN_mc_ifcs_15_flush_response_put),
	       .EN_dispatch_ifc_put_inst_put(app$EN_dispatch_ifc_put_inst_put),
	       .EN_dispatch_ifc_get_ret_data_get(app$EN_dispatch_ifc_get_ret_data_get),
	       .EN_dispatch_ifc_get_exception_get(app$EN_dispatch_ifc_get_exception_get),
	       .mc_ifcs_0_req_rsp_request_get(app$mc_ifcs_0_req_rsp_request_get),
	       .RDY_mc_ifcs_0_req_rsp_request_get(app$RDY_mc_ifcs_0_req_rsp_request_get),
	       .RDY_mc_ifcs_0_req_rsp_response_put(app$RDY_mc_ifcs_0_req_rsp_response_put),
	       .mc_ifcs_0_flush_request_get(app$mc_ifcs_0_flush_request_get),
	       .RDY_mc_ifcs_0_flush_request_get(app$RDY_mc_ifcs_0_flush_request_get),
	       .RDY_mc_ifcs_0_flush_response_put(app$RDY_mc_ifcs_0_flush_response_put),
	       .mc_ifcs_1_req_rsp_request_get(app$mc_ifcs_1_req_rsp_request_get),
	       .RDY_mc_ifcs_1_req_rsp_request_get(app$RDY_mc_ifcs_1_req_rsp_request_get),
	       .RDY_mc_ifcs_1_req_rsp_response_put(app$RDY_mc_ifcs_1_req_rsp_response_put),
	       .mc_ifcs_1_flush_request_get(app$mc_ifcs_1_flush_request_get),
	       .RDY_mc_ifcs_1_flush_request_get(app$RDY_mc_ifcs_1_flush_request_get),
	       .RDY_mc_ifcs_1_flush_response_put(app$RDY_mc_ifcs_1_flush_response_put),
	       .mc_ifcs_2_req_rsp_request_get(app$mc_ifcs_2_req_rsp_request_get),
	       .RDY_mc_ifcs_2_req_rsp_request_get(app$RDY_mc_ifcs_2_req_rsp_request_get),
	       .RDY_mc_ifcs_2_req_rsp_response_put(app$RDY_mc_ifcs_2_req_rsp_response_put),
	       .mc_ifcs_2_flush_request_get(app$mc_ifcs_2_flush_request_get),
	       .RDY_mc_ifcs_2_flush_request_get(app$RDY_mc_ifcs_2_flush_request_get),
	       .RDY_mc_ifcs_2_flush_response_put(app$RDY_mc_ifcs_2_flush_response_put),
	       .mc_ifcs_3_req_rsp_request_get(app$mc_ifcs_3_req_rsp_request_get),
	       .RDY_mc_ifcs_3_req_rsp_request_get(app$RDY_mc_ifcs_3_req_rsp_request_get),
	       .RDY_mc_ifcs_3_req_rsp_response_put(app$RDY_mc_ifcs_3_req_rsp_response_put),
	       .mc_ifcs_3_flush_request_get(app$mc_ifcs_3_flush_request_get),
	       .RDY_mc_ifcs_3_flush_request_get(app$RDY_mc_ifcs_3_flush_request_get),
	       .RDY_mc_ifcs_3_flush_response_put(app$RDY_mc_ifcs_3_flush_response_put),
	       .mc_ifcs_4_req_rsp_request_get(app$mc_ifcs_4_req_rsp_request_get),
	       .RDY_mc_ifcs_4_req_rsp_request_get(app$RDY_mc_ifcs_4_req_rsp_request_get),
	       .RDY_mc_ifcs_4_req_rsp_response_put(app$RDY_mc_ifcs_4_req_rsp_response_put),
	       .mc_ifcs_4_flush_request_get(app$mc_ifcs_4_flush_request_get),
	       .RDY_mc_ifcs_4_flush_request_get(app$RDY_mc_ifcs_4_flush_request_get),
	       .RDY_mc_ifcs_4_flush_response_put(app$RDY_mc_ifcs_4_flush_response_put),
	       .mc_ifcs_5_req_rsp_request_get(app$mc_ifcs_5_req_rsp_request_get),
	       .RDY_mc_ifcs_5_req_rsp_request_get(app$RDY_mc_ifcs_5_req_rsp_request_get),
	       .RDY_mc_ifcs_5_req_rsp_response_put(app$RDY_mc_ifcs_5_req_rsp_response_put),
	       .mc_ifcs_5_flush_request_get(app$mc_ifcs_5_flush_request_get),
	       .RDY_mc_ifcs_5_flush_request_get(app$RDY_mc_ifcs_5_flush_request_get),
	       .RDY_mc_ifcs_5_flush_response_put(app$RDY_mc_ifcs_5_flush_response_put),
	       .mc_ifcs_6_req_rsp_request_get(app$mc_ifcs_6_req_rsp_request_get),
	       .RDY_mc_ifcs_6_req_rsp_request_get(app$RDY_mc_ifcs_6_req_rsp_request_get),
	       .RDY_mc_ifcs_6_req_rsp_response_put(app$RDY_mc_ifcs_6_req_rsp_response_put),
	       .mc_ifcs_6_flush_request_get(app$mc_ifcs_6_flush_request_get),
	       .RDY_mc_ifcs_6_flush_request_get(app$RDY_mc_ifcs_6_flush_request_get),
	       .RDY_mc_ifcs_6_flush_response_put(app$RDY_mc_ifcs_6_flush_response_put),
	       .mc_ifcs_7_req_rsp_request_get(app$mc_ifcs_7_req_rsp_request_get),
	       .RDY_mc_ifcs_7_req_rsp_request_get(app$RDY_mc_ifcs_7_req_rsp_request_get),
	       .RDY_mc_ifcs_7_req_rsp_response_put(app$RDY_mc_ifcs_7_req_rsp_response_put),
	       .mc_ifcs_7_flush_request_get(app$mc_ifcs_7_flush_request_get),
	       .RDY_mc_ifcs_7_flush_request_get(app$RDY_mc_ifcs_7_flush_request_get),
	       .RDY_mc_ifcs_7_flush_response_put(app$RDY_mc_ifcs_7_flush_response_put),
	       .mc_ifcs_8_req_rsp_request_get(app$mc_ifcs_8_req_rsp_request_get),
	       .RDY_mc_ifcs_8_req_rsp_request_get(app$RDY_mc_ifcs_8_req_rsp_request_get),
	       .RDY_mc_ifcs_8_req_rsp_response_put(app$RDY_mc_ifcs_8_req_rsp_response_put),
	       .mc_ifcs_8_flush_request_get(app$mc_ifcs_8_flush_request_get),
	       .RDY_mc_ifcs_8_flush_request_get(app$RDY_mc_ifcs_8_flush_request_get),
	       .RDY_mc_ifcs_8_flush_response_put(app$RDY_mc_ifcs_8_flush_response_put),
	       .mc_ifcs_9_req_rsp_request_get(app$mc_ifcs_9_req_rsp_request_get),
	       .RDY_mc_ifcs_9_req_rsp_request_get(app$RDY_mc_ifcs_9_req_rsp_request_get),
	       .RDY_mc_ifcs_9_req_rsp_response_put(app$RDY_mc_ifcs_9_req_rsp_response_put),
	       .mc_ifcs_9_flush_request_get(app$mc_ifcs_9_flush_request_get),
	       .RDY_mc_ifcs_9_flush_request_get(app$RDY_mc_ifcs_9_flush_request_get),
	       .RDY_mc_ifcs_9_flush_response_put(app$RDY_mc_ifcs_9_flush_response_put),
	       .mc_ifcs_10_req_rsp_request_get(app$mc_ifcs_10_req_rsp_request_get),
	       .RDY_mc_ifcs_10_req_rsp_request_get(app$RDY_mc_ifcs_10_req_rsp_request_get),
	       .RDY_mc_ifcs_10_req_rsp_response_put(app$RDY_mc_ifcs_10_req_rsp_response_put),
	       .mc_ifcs_10_flush_request_get(app$mc_ifcs_10_flush_request_get),
	       .RDY_mc_ifcs_10_flush_request_get(app$RDY_mc_ifcs_10_flush_request_get),
	       .RDY_mc_ifcs_10_flush_response_put(app$RDY_mc_ifcs_10_flush_response_put),
	       .mc_ifcs_11_req_rsp_request_get(app$mc_ifcs_11_req_rsp_request_get),
	       .RDY_mc_ifcs_11_req_rsp_request_get(app$RDY_mc_ifcs_11_req_rsp_request_get),
	       .RDY_mc_ifcs_11_req_rsp_response_put(app$RDY_mc_ifcs_11_req_rsp_response_put),
	       .mc_ifcs_11_flush_request_get(app$mc_ifcs_11_flush_request_get),
	       .RDY_mc_ifcs_11_flush_request_get(app$RDY_mc_ifcs_11_flush_request_get),
	       .RDY_mc_ifcs_11_flush_response_put(app$RDY_mc_ifcs_11_flush_response_put),
	       .mc_ifcs_12_req_rsp_request_get(app$mc_ifcs_12_req_rsp_request_get),
	       .RDY_mc_ifcs_12_req_rsp_request_get(app$RDY_mc_ifcs_12_req_rsp_request_get),
	       .RDY_mc_ifcs_12_req_rsp_response_put(app$RDY_mc_ifcs_12_req_rsp_response_put),
	       .mc_ifcs_12_flush_request_get(app$mc_ifcs_12_flush_request_get),
	       .RDY_mc_ifcs_12_flush_request_get(app$RDY_mc_ifcs_12_flush_request_get),
	       .RDY_mc_ifcs_12_flush_response_put(app$RDY_mc_ifcs_12_flush_response_put),
	       .mc_ifcs_13_req_rsp_request_get(app$mc_ifcs_13_req_rsp_request_get),
	       .RDY_mc_ifcs_13_req_rsp_request_get(app$RDY_mc_ifcs_13_req_rsp_request_get),
	       .RDY_mc_ifcs_13_req_rsp_response_put(app$RDY_mc_ifcs_13_req_rsp_response_put),
	       .mc_ifcs_13_flush_request_get(app$mc_ifcs_13_flush_request_get),
	       .RDY_mc_ifcs_13_flush_request_get(app$RDY_mc_ifcs_13_flush_request_get),
	       .RDY_mc_ifcs_13_flush_response_put(app$RDY_mc_ifcs_13_flush_response_put),
	       .mc_ifcs_14_req_rsp_request_get(app$mc_ifcs_14_req_rsp_request_get),
	       .RDY_mc_ifcs_14_req_rsp_request_get(app$RDY_mc_ifcs_14_req_rsp_request_get),
	       .RDY_mc_ifcs_14_req_rsp_response_put(app$RDY_mc_ifcs_14_req_rsp_response_put),
	       .mc_ifcs_14_flush_request_get(app$mc_ifcs_14_flush_request_get),
	       .RDY_mc_ifcs_14_flush_request_get(app$RDY_mc_ifcs_14_flush_request_get),
	       .RDY_mc_ifcs_14_flush_response_put(app$RDY_mc_ifcs_14_flush_response_put),
	       .mc_ifcs_15_req_rsp_request_get(app$mc_ifcs_15_req_rsp_request_get),
	       .RDY_mc_ifcs_15_req_rsp_request_get(app$RDY_mc_ifcs_15_req_rsp_request_get),
	       .RDY_mc_ifcs_15_req_rsp_response_put(app$RDY_mc_ifcs_15_req_rsp_response_put),
	       .mc_ifcs_15_flush_request_get(app$mc_ifcs_15_flush_request_get),
	       .RDY_mc_ifcs_15_flush_request_get(app$RDY_mc_ifcs_15_flush_request_get),
	       .RDY_mc_ifcs_15_flush_response_put(app$RDY_mc_ifcs_15_flush_response_put),
	       .RDY_dispatch_ifc_put_inst_put(app$RDY_dispatch_ifc_put_inst_put),
	       .dispatch_ifc_get_ret_data_get(app$dispatch_ifc_get_ret_data_get),
	       .RDY_dispatch_ifc_get_ret_data_get(app$RDY_dispatch_ifc_get_ret_data_get),
	       .dispatch_ifc_get_exception_get(app$dispatch_ifc_get_exception_get),
	       .RDY_dispatch_ifc_get_exception_get(app$RDY_dispatch_ifc_get_exception_get),
	       .dispatch_ifc_idle(app$dispatch_ifc_idle),
	       .dispatch_ifc_aeg_cnt(app$dispatch_ifc_aeg_cnt),
	       .management_ifc_get_ring_msg_out_get(app$management_ifc_get_ring_msg_out_get));

  // submodule mc_ifcs_0_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_0_fifo_flush_cmplts(.RST(i_reset),
						       .CLK(clk),
						       .D_IN(mc_ifcs_0_fifo_flush_cmplts$D_IN),
						       .ENQ(mc_ifcs_0_fifo_flush_cmplts$ENQ),
						       .DEQ(mc_ifcs_0_fifo_flush_cmplts$DEQ),
						       .CLR(mc_ifcs_0_fifo_flush_cmplts$CLR),
						       .D_OUT(),
						       .FULL_N(),
						       .EMPTY_N(mc_ifcs_0_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_0_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_0_fifo_flush_reqs(.RST(i_reset),
						     .CLK(clk),
						     .D_IN(mc_ifcs_0_fifo_flush_reqs$D_IN),
						     .ENQ(mc_ifcs_0_fifo_flush_reqs$ENQ),
						     .DEQ(mc_ifcs_0_fifo_flush_reqs$DEQ),
						     .CLR(mc_ifcs_0_fifo_flush_reqs$CLR),
						     .D_OUT(),
						     .FULL_N(mc_ifcs_0_fifo_flush_reqs$FULL_N),
						     .EMPTY_N(mc_ifcs_0_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_0_fifo_rsps
  mkRspFIFOF mc_ifcs_0_fifo_rsps(.CLK(clk),
				 .RST_N(i_reset),
				 .enq_1(mc_ifcs_0_fifo_rsps$enq_1),
				 .EN_enq(mc_ifcs_0_fifo_rsps$EN_enq),
				 .EN_deq(mc_ifcs_0_fifo_rsps$EN_deq),
				 .EN_clear(mc_ifcs_0_fifo_rsps$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(mc_ifcs_0_fifo_rsps$RDY_deq),
				 .first(mc_ifcs_0_fifo_rsps$first),
				 .RDY_first(mc_ifcs_0_fifo_rsps$RDY_first),
				 .notFull(mc_ifcs_0_fifo_rsps$notFull),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .RDY_clear());

  // submodule mc_ifcs_10_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_10_fifo_flush_cmplts(.RST(i_reset),
							.CLK(clk),
							.D_IN(mc_ifcs_10_fifo_flush_cmplts$D_IN),
							.ENQ(mc_ifcs_10_fifo_flush_cmplts$ENQ),
							.DEQ(mc_ifcs_10_fifo_flush_cmplts$DEQ),
							.CLR(mc_ifcs_10_fifo_flush_cmplts$CLR),
							.D_OUT(),
							.FULL_N(),
							.EMPTY_N(mc_ifcs_10_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_10_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_10_fifo_flush_reqs(.RST(i_reset),
						      .CLK(clk),
						      .D_IN(mc_ifcs_10_fifo_flush_reqs$D_IN),
						      .ENQ(mc_ifcs_10_fifo_flush_reqs$ENQ),
						      .DEQ(mc_ifcs_10_fifo_flush_reqs$DEQ),
						      .CLR(mc_ifcs_10_fifo_flush_reqs$CLR),
						      .D_OUT(),
						      .FULL_N(mc_ifcs_10_fifo_flush_reqs$FULL_N),
						      .EMPTY_N(mc_ifcs_10_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_10_fifo_rsps
  mkRspFIFOF mc_ifcs_10_fifo_rsps(.CLK(clk),
				  .RST_N(i_reset),
				  .enq_1(mc_ifcs_10_fifo_rsps$enq_1),
				  .EN_enq(mc_ifcs_10_fifo_rsps$EN_enq),
				  .EN_deq(mc_ifcs_10_fifo_rsps$EN_deq),
				  .EN_clear(mc_ifcs_10_fifo_rsps$EN_clear),
				  .RDY_enq(),
				  .RDY_deq(mc_ifcs_10_fifo_rsps$RDY_deq),
				  .first(mc_ifcs_10_fifo_rsps$first),
				  .RDY_first(mc_ifcs_10_fifo_rsps$RDY_first),
				  .notFull(mc_ifcs_10_fifo_rsps$notFull),
				  .RDY_notFull(),
				  .notEmpty(),
				  .RDY_notEmpty(),
				  .RDY_clear());

  // submodule mc_ifcs_11_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_11_fifo_flush_cmplts(.RST(i_reset),
							.CLK(clk),
							.D_IN(mc_ifcs_11_fifo_flush_cmplts$D_IN),
							.ENQ(mc_ifcs_11_fifo_flush_cmplts$ENQ),
							.DEQ(mc_ifcs_11_fifo_flush_cmplts$DEQ),
							.CLR(mc_ifcs_11_fifo_flush_cmplts$CLR),
							.D_OUT(),
							.FULL_N(),
							.EMPTY_N(mc_ifcs_11_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_11_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_11_fifo_flush_reqs(.RST(i_reset),
						      .CLK(clk),
						      .D_IN(mc_ifcs_11_fifo_flush_reqs$D_IN),
						      .ENQ(mc_ifcs_11_fifo_flush_reqs$ENQ),
						      .DEQ(mc_ifcs_11_fifo_flush_reqs$DEQ),
						      .CLR(mc_ifcs_11_fifo_flush_reqs$CLR),
						      .D_OUT(),
						      .FULL_N(mc_ifcs_11_fifo_flush_reqs$FULL_N),
						      .EMPTY_N(mc_ifcs_11_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_11_fifo_rsps
  mkRspFIFOF mc_ifcs_11_fifo_rsps(.CLK(clk),
				  .RST_N(i_reset),
				  .enq_1(mc_ifcs_11_fifo_rsps$enq_1),
				  .EN_enq(mc_ifcs_11_fifo_rsps$EN_enq),
				  .EN_deq(mc_ifcs_11_fifo_rsps$EN_deq),
				  .EN_clear(mc_ifcs_11_fifo_rsps$EN_clear),
				  .RDY_enq(),
				  .RDY_deq(mc_ifcs_11_fifo_rsps$RDY_deq),
				  .first(mc_ifcs_11_fifo_rsps$first),
				  .RDY_first(mc_ifcs_11_fifo_rsps$RDY_first),
				  .notFull(mc_ifcs_11_fifo_rsps$notFull),
				  .RDY_notFull(),
				  .notEmpty(),
				  .RDY_notEmpty(),
				  .RDY_clear());

  // submodule mc_ifcs_12_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_12_fifo_flush_cmplts(.RST(i_reset),
							.CLK(clk),
							.D_IN(mc_ifcs_12_fifo_flush_cmplts$D_IN),
							.ENQ(mc_ifcs_12_fifo_flush_cmplts$ENQ),
							.DEQ(mc_ifcs_12_fifo_flush_cmplts$DEQ),
							.CLR(mc_ifcs_12_fifo_flush_cmplts$CLR),
							.D_OUT(),
							.FULL_N(),
							.EMPTY_N(mc_ifcs_12_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_12_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_12_fifo_flush_reqs(.RST(i_reset),
						      .CLK(clk),
						      .D_IN(mc_ifcs_12_fifo_flush_reqs$D_IN),
						      .ENQ(mc_ifcs_12_fifo_flush_reqs$ENQ),
						      .DEQ(mc_ifcs_12_fifo_flush_reqs$DEQ),
						      .CLR(mc_ifcs_12_fifo_flush_reqs$CLR),
						      .D_OUT(),
						      .FULL_N(mc_ifcs_12_fifo_flush_reqs$FULL_N),
						      .EMPTY_N(mc_ifcs_12_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_12_fifo_rsps
  mkRspFIFOF mc_ifcs_12_fifo_rsps(.CLK(clk),
				  .RST_N(i_reset),
				  .enq_1(mc_ifcs_12_fifo_rsps$enq_1),
				  .EN_enq(mc_ifcs_12_fifo_rsps$EN_enq),
				  .EN_deq(mc_ifcs_12_fifo_rsps$EN_deq),
				  .EN_clear(mc_ifcs_12_fifo_rsps$EN_clear),
				  .RDY_enq(),
				  .RDY_deq(mc_ifcs_12_fifo_rsps$RDY_deq),
				  .first(mc_ifcs_12_fifo_rsps$first),
				  .RDY_first(mc_ifcs_12_fifo_rsps$RDY_first),
				  .notFull(mc_ifcs_12_fifo_rsps$notFull),
				  .RDY_notFull(),
				  .notEmpty(),
				  .RDY_notEmpty(),
				  .RDY_clear());

  // submodule mc_ifcs_13_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_13_fifo_flush_cmplts(.RST(i_reset),
							.CLK(clk),
							.D_IN(mc_ifcs_13_fifo_flush_cmplts$D_IN),
							.ENQ(mc_ifcs_13_fifo_flush_cmplts$ENQ),
							.DEQ(mc_ifcs_13_fifo_flush_cmplts$DEQ),
							.CLR(mc_ifcs_13_fifo_flush_cmplts$CLR),
							.D_OUT(),
							.FULL_N(),
							.EMPTY_N(mc_ifcs_13_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_13_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_13_fifo_flush_reqs(.RST(i_reset),
						      .CLK(clk),
						      .D_IN(mc_ifcs_13_fifo_flush_reqs$D_IN),
						      .ENQ(mc_ifcs_13_fifo_flush_reqs$ENQ),
						      .DEQ(mc_ifcs_13_fifo_flush_reqs$DEQ),
						      .CLR(mc_ifcs_13_fifo_flush_reqs$CLR),
						      .D_OUT(),
						      .FULL_N(mc_ifcs_13_fifo_flush_reqs$FULL_N),
						      .EMPTY_N(mc_ifcs_13_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_13_fifo_rsps
  mkRspFIFOF mc_ifcs_13_fifo_rsps(.CLK(clk),
				  .RST_N(i_reset),
				  .enq_1(mc_ifcs_13_fifo_rsps$enq_1),
				  .EN_enq(mc_ifcs_13_fifo_rsps$EN_enq),
				  .EN_deq(mc_ifcs_13_fifo_rsps$EN_deq),
				  .EN_clear(mc_ifcs_13_fifo_rsps$EN_clear),
				  .RDY_enq(),
				  .RDY_deq(mc_ifcs_13_fifo_rsps$RDY_deq),
				  .first(mc_ifcs_13_fifo_rsps$first),
				  .RDY_first(mc_ifcs_13_fifo_rsps$RDY_first),
				  .notFull(mc_ifcs_13_fifo_rsps$notFull),
				  .RDY_notFull(),
				  .notEmpty(),
				  .RDY_notEmpty(),
				  .RDY_clear());

  // submodule mc_ifcs_14_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_14_fifo_flush_cmplts(.RST(i_reset),
							.CLK(clk),
							.D_IN(mc_ifcs_14_fifo_flush_cmplts$D_IN),
							.ENQ(mc_ifcs_14_fifo_flush_cmplts$ENQ),
							.DEQ(mc_ifcs_14_fifo_flush_cmplts$DEQ),
							.CLR(mc_ifcs_14_fifo_flush_cmplts$CLR),
							.D_OUT(),
							.FULL_N(),
							.EMPTY_N(mc_ifcs_14_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_14_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_14_fifo_flush_reqs(.RST(i_reset),
						      .CLK(clk),
						      .D_IN(mc_ifcs_14_fifo_flush_reqs$D_IN),
						      .ENQ(mc_ifcs_14_fifo_flush_reqs$ENQ),
						      .DEQ(mc_ifcs_14_fifo_flush_reqs$DEQ),
						      .CLR(mc_ifcs_14_fifo_flush_reqs$CLR),
						      .D_OUT(),
						      .FULL_N(mc_ifcs_14_fifo_flush_reqs$FULL_N),
						      .EMPTY_N(mc_ifcs_14_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_14_fifo_rsps
  mkRspFIFOF mc_ifcs_14_fifo_rsps(.CLK(clk),
				  .RST_N(i_reset),
				  .enq_1(mc_ifcs_14_fifo_rsps$enq_1),
				  .EN_enq(mc_ifcs_14_fifo_rsps$EN_enq),
				  .EN_deq(mc_ifcs_14_fifo_rsps$EN_deq),
				  .EN_clear(mc_ifcs_14_fifo_rsps$EN_clear),
				  .RDY_enq(),
				  .RDY_deq(mc_ifcs_14_fifo_rsps$RDY_deq),
				  .first(mc_ifcs_14_fifo_rsps$first),
				  .RDY_first(mc_ifcs_14_fifo_rsps$RDY_first),
				  .notFull(mc_ifcs_14_fifo_rsps$notFull),
				  .RDY_notFull(),
				  .notEmpty(),
				  .RDY_notEmpty(),
				  .RDY_clear());

  // submodule mc_ifcs_15_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_15_fifo_flush_cmplts(.RST(i_reset),
							.CLK(clk),
							.D_IN(mc_ifcs_15_fifo_flush_cmplts$D_IN),
							.ENQ(mc_ifcs_15_fifo_flush_cmplts$ENQ),
							.DEQ(mc_ifcs_15_fifo_flush_cmplts$DEQ),
							.CLR(mc_ifcs_15_fifo_flush_cmplts$CLR),
							.D_OUT(),
							.FULL_N(),
							.EMPTY_N(mc_ifcs_15_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_15_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_15_fifo_flush_reqs(.RST(i_reset),
						      .CLK(clk),
						      .D_IN(mc_ifcs_15_fifo_flush_reqs$D_IN),
						      .ENQ(mc_ifcs_15_fifo_flush_reqs$ENQ),
						      .DEQ(mc_ifcs_15_fifo_flush_reqs$DEQ),
						      .CLR(mc_ifcs_15_fifo_flush_reqs$CLR),
						      .D_OUT(),
						      .FULL_N(mc_ifcs_15_fifo_flush_reqs$FULL_N),
						      .EMPTY_N(mc_ifcs_15_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_15_fifo_rsps
  mkRspFIFOF mc_ifcs_15_fifo_rsps(.CLK(clk),
				  .RST_N(i_reset),
				  .enq_1(mc_ifcs_15_fifo_rsps$enq_1),
				  .EN_enq(mc_ifcs_15_fifo_rsps$EN_enq),
				  .EN_deq(mc_ifcs_15_fifo_rsps$EN_deq),
				  .EN_clear(mc_ifcs_15_fifo_rsps$EN_clear),
				  .RDY_enq(),
				  .RDY_deq(mc_ifcs_15_fifo_rsps$RDY_deq),
				  .first(mc_ifcs_15_fifo_rsps$first),
				  .RDY_first(mc_ifcs_15_fifo_rsps$RDY_first),
				  .notFull(mc_ifcs_15_fifo_rsps$notFull),
				  .RDY_notFull(),
				  .notEmpty(),
				  .RDY_notEmpty(),
				  .RDY_clear());

  // submodule mc_ifcs_1_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_1_fifo_flush_cmplts(.RST(i_reset),
						       .CLK(clk),
						       .D_IN(mc_ifcs_1_fifo_flush_cmplts$D_IN),
						       .ENQ(mc_ifcs_1_fifo_flush_cmplts$ENQ),
						       .DEQ(mc_ifcs_1_fifo_flush_cmplts$DEQ),
						       .CLR(mc_ifcs_1_fifo_flush_cmplts$CLR),
						       .D_OUT(),
						       .FULL_N(),
						       .EMPTY_N(mc_ifcs_1_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_1_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_1_fifo_flush_reqs(.RST(i_reset),
						     .CLK(clk),
						     .D_IN(mc_ifcs_1_fifo_flush_reqs$D_IN),
						     .ENQ(mc_ifcs_1_fifo_flush_reqs$ENQ),
						     .DEQ(mc_ifcs_1_fifo_flush_reqs$DEQ),
						     .CLR(mc_ifcs_1_fifo_flush_reqs$CLR),
						     .D_OUT(),
						     .FULL_N(mc_ifcs_1_fifo_flush_reqs$FULL_N),
						     .EMPTY_N(mc_ifcs_1_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_1_fifo_rsps
  mkRspFIFOF mc_ifcs_1_fifo_rsps(.CLK(clk),
				 .RST_N(i_reset),
				 .enq_1(mc_ifcs_1_fifo_rsps$enq_1),
				 .EN_enq(mc_ifcs_1_fifo_rsps$EN_enq),
				 .EN_deq(mc_ifcs_1_fifo_rsps$EN_deq),
				 .EN_clear(mc_ifcs_1_fifo_rsps$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(mc_ifcs_1_fifo_rsps$RDY_deq),
				 .first(mc_ifcs_1_fifo_rsps$first),
				 .RDY_first(mc_ifcs_1_fifo_rsps$RDY_first),
				 .notFull(mc_ifcs_1_fifo_rsps$notFull),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .RDY_clear());

  // submodule mc_ifcs_2_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_2_fifo_flush_cmplts(.RST(i_reset),
						       .CLK(clk),
						       .D_IN(mc_ifcs_2_fifo_flush_cmplts$D_IN),
						       .ENQ(mc_ifcs_2_fifo_flush_cmplts$ENQ),
						       .DEQ(mc_ifcs_2_fifo_flush_cmplts$DEQ),
						       .CLR(mc_ifcs_2_fifo_flush_cmplts$CLR),
						       .D_OUT(),
						       .FULL_N(),
						       .EMPTY_N(mc_ifcs_2_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_2_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_2_fifo_flush_reqs(.RST(i_reset),
						     .CLK(clk),
						     .D_IN(mc_ifcs_2_fifo_flush_reqs$D_IN),
						     .ENQ(mc_ifcs_2_fifo_flush_reqs$ENQ),
						     .DEQ(mc_ifcs_2_fifo_flush_reqs$DEQ),
						     .CLR(mc_ifcs_2_fifo_flush_reqs$CLR),
						     .D_OUT(),
						     .FULL_N(mc_ifcs_2_fifo_flush_reqs$FULL_N),
						     .EMPTY_N(mc_ifcs_2_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_2_fifo_rsps
  mkRspFIFOF mc_ifcs_2_fifo_rsps(.CLK(clk),
				 .RST_N(i_reset),
				 .enq_1(mc_ifcs_2_fifo_rsps$enq_1),
				 .EN_enq(mc_ifcs_2_fifo_rsps$EN_enq),
				 .EN_deq(mc_ifcs_2_fifo_rsps$EN_deq),
				 .EN_clear(mc_ifcs_2_fifo_rsps$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(mc_ifcs_2_fifo_rsps$RDY_deq),
				 .first(mc_ifcs_2_fifo_rsps$first),
				 .RDY_first(mc_ifcs_2_fifo_rsps$RDY_first),
				 .notFull(mc_ifcs_2_fifo_rsps$notFull),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .RDY_clear());

  // submodule mc_ifcs_3_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_3_fifo_flush_cmplts(.RST(i_reset),
						       .CLK(clk),
						       .D_IN(mc_ifcs_3_fifo_flush_cmplts$D_IN),
						       .ENQ(mc_ifcs_3_fifo_flush_cmplts$ENQ),
						       .DEQ(mc_ifcs_3_fifo_flush_cmplts$DEQ),
						       .CLR(mc_ifcs_3_fifo_flush_cmplts$CLR),
						       .D_OUT(),
						       .FULL_N(),
						       .EMPTY_N(mc_ifcs_3_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_3_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_3_fifo_flush_reqs(.RST(i_reset),
						     .CLK(clk),
						     .D_IN(mc_ifcs_3_fifo_flush_reqs$D_IN),
						     .ENQ(mc_ifcs_3_fifo_flush_reqs$ENQ),
						     .DEQ(mc_ifcs_3_fifo_flush_reqs$DEQ),
						     .CLR(mc_ifcs_3_fifo_flush_reqs$CLR),
						     .D_OUT(),
						     .FULL_N(mc_ifcs_3_fifo_flush_reqs$FULL_N),
						     .EMPTY_N(mc_ifcs_3_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_3_fifo_rsps
  mkRspFIFOF mc_ifcs_3_fifo_rsps(.CLK(clk),
				 .RST_N(i_reset),
				 .enq_1(mc_ifcs_3_fifo_rsps$enq_1),
				 .EN_enq(mc_ifcs_3_fifo_rsps$EN_enq),
				 .EN_deq(mc_ifcs_3_fifo_rsps$EN_deq),
				 .EN_clear(mc_ifcs_3_fifo_rsps$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(mc_ifcs_3_fifo_rsps$RDY_deq),
				 .first(mc_ifcs_3_fifo_rsps$first),
				 .RDY_first(mc_ifcs_3_fifo_rsps$RDY_first),
				 .notFull(mc_ifcs_3_fifo_rsps$notFull),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .RDY_clear());

  // submodule mc_ifcs_4_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_4_fifo_flush_cmplts(.RST(i_reset),
						       .CLK(clk),
						       .D_IN(mc_ifcs_4_fifo_flush_cmplts$D_IN),
						       .ENQ(mc_ifcs_4_fifo_flush_cmplts$ENQ),
						       .DEQ(mc_ifcs_4_fifo_flush_cmplts$DEQ),
						       .CLR(mc_ifcs_4_fifo_flush_cmplts$CLR),
						       .D_OUT(),
						       .FULL_N(),
						       .EMPTY_N(mc_ifcs_4_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_4_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_4_fifo_flush_reqs(.RST(i_reset),
						     .CLK(clk),
						     .D_IN(mc_ifcs_4_fifo_flush_reqs$D_IN),
						     .ENQ(mc_ifcs_4_fifo_flush_reqs$ENQ),
						     .DEQ(mc_ifcs_4_fifo_flush_reqs$DEQ),
						     .CLR(mc_ifcs_4_fifo_flush_reqs$CLR),
						     .D_OUT(),
						     .FULL_N(mc_ifcs_4_fifo_flush_reqs$FULL_N),
						     .EMPTY_N(mc_ifcs_4_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_4_fifo_rsps
  mkRspFIFOF mc_ifcs_4_fifo_rsps(.CLK(clk),
				 .RST_N(i_reset),
				 .enq_1(mc_ifcs_4_fifo_rsps$enq_1),
				 .EN_enq(mc_ifcs_4_fifo_rsps$EN_enq),
				 .EN_deq(mc_ifcs_4_fifo_rsps$EN_deq),
				 .EN_clear(mc_ifcs_4_fifo_rsps$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(mc_ifcs_4_fifo_rsps$RDY_deq),
				 .first(mc_ifcs_4_fifo_rsps$first),
				 .RDY_first(mc_ifcs_4_fifo_rsps$RDY_first),
				 .notFull(mc_ifcs_4_fifo_rsps$notFull),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .RDY_clear());

  // submodule mc_ifcs_5_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_5_fifo_flush_cmplts(.RST(i_reset),
						       .CLK(clk),
						       .D_IN(mc_ifcs_5_fifo_flush_cmplts$D_IN),
						       .ENQ(mc_ifcs_5_fifo_flush_cmplts$ENQ),
						       .DEQ(mc_ifcs_5_fifo_flush_cmplts$DEQ),
						       .CLR(mc_ifcs_5_fifo_flush_cmplts$CLR),
						       .D_OUT(),
						       .FULL_N(),
						       .EMPTY_N(mc_ifcs_5_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_5_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_5_fifo_flush_reqs(.RST(i_reset),
						     .CLK(clk),
						     .D_IN(mc_ifcs_5_fifo_flush_reqs$D_IN),
						     .ENQ(mc_ifcs_5_fifo_flush_reqs$ENQ),
						     .DEQ(mc_ifcs_5_fifo_flush_reqs$DEQ),
						     .CLR(mc_ifcs_5_fifo_flush_reqs$CLR),
						     .D_OUT(),
						     .FULL_N(mc_ifcs_5_fifo_flush_reqs$FULL_N),
						     .EMPTY_N(mc_ifcs_5_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_5_fifo_rsps
  mkRspFIFOF mc_ifcs_5_fifo_rsps(.CLK(clk),
				 .RST_N(i_reset),
				 .enq_1(mc_ifcs_5_fifo_rsps$enq_1),
				 .EN_enq(mc_ifcs_5_fifo_rsps$EN_enq),
				 .EN_deq(mc_ifcs_5_fifo_rsps$EN_deq),
				 .EN_clear(mc_ifcs_5_fifo_rsps$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(mc_ifcs_5_fifo_rsps$RDY_deq),
				 .first(mc_ifcs_5_fifo_rsps$first),
				 .RDY_first(mc_ifcs_5_fifo_rsps$RDY_first),
				 .notFull(mc_ifcs_5_fifo_rsps$notFull),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .RDY_clear());

  // submodule mc_ifcs_6_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_6_fifo_flush_cmplts(.RST(i_reset),
						       .CLK(clk),
						       .D_IN(mc_ifcs_6_fifo_flush_cmplts$D_IN),
						       .ENQ(mc_ifcs_6_fifo_flush_cmplts$ENQ),
						       .DEQ(mc_ifcs_6_fifo_flush_cmplts$DEQ),
						       .CLR(mc_ifcs_6_fifo_flush_cmplts$CLR),
						       .D_OUT(),
						       .FULL_N(),
						       .EMPTY_N(mc_ifcs_6_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_6_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_6_fifo_flush_reqs(.RST(i_reset),
						     .CLK(clk),
						     .D_IN(mc_ifcs_6_fifo_flush_reqs$D_IN),
						     .ENQ(mc_ifcs_6_fifo_flush_reqs$ENQ),
						     .DEQ(mc_ifcs_6_fifo_flush_reqs$DEQ),
						     .CLR(mc_ifcs_6_fifo_flush_reqs$CLR),
						     .D_OUT(),
						     .FULL_N(mc_ifcs_6_fifo_flush_reqs$FULL_N),
						     .EMPTY_N(mc_ifcs_6_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_6_fifo_rsps
  mkRspFIFOF mc_ifcs_6_fifo_rsps(.CLK(clk),
				 .RST_N(i_reset),
				 .enq_1(mc_ifcs_6_fifo_rsps$enq_1),
				 .EN_enq(mc_ifcs_6_fifo_rsps$EN_enq),
				 .EN_deq(mc_ifcs_6_fifo_rsps$EN_deq),
				 .EN_clear(mc_ifcs_6_fifo_rsps$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(mc_ifcs_6_fifo_rsps$RDY_deq),
				 .first(mc_ifcs_6_fifo_rsps$first),
				 .RDY_first(mc_ifcs_6_fifo_rsps$RDY_first),
				 .notFull(mc_ifcs_6_fifo_rsps$notFull),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .RDY_clear());

  // submodule mc_ifcs_7_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_7_fifo_flush_cmplts(.RST(i_reset),
						       .CLK(clk),
						       .D_IN(mc_ifcs_7_fifo_flush_cmplts$D_IN),
						       .ENQ(mc_ifcs_7_fifo_flush_cmplts$ENQ),
						       .DEQ(mc_ifcs_7_fifo_flush_cmplts$DEQ),
						       .CLR(mc_ifcs_7_fifo_flush_cmplts$CLR),
						       .D_OUT(),
						       .FULL_N(),
						       .EMPTY_N(mc_ifcs_7_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_7_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_7_fifo_flush_reqs(.RST(i_reset),
						     .CLK(clk),
						     .D_IN(mc_ifcs_7_fifo_flush_reqs$D_IN),
						     .ENQ(mc_ifcs_7_fifo_flush_reqs$ENQ),
						     .DEQ(mc_ifcs_7_fifo_flush_reqs$DEQ),
						     .CLR(mc_ifcs_7_fifo_flush_reqs$CLR),
						     .D_OUT(),
						     .FULL_N(mc_ifcs_7_fifo_flush_reqs$FULL_N),
						     .EMPTY_N(mc_ifcs_7_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_7_fifo_rsps
  mkRspFIFOF mc_ifcs_7_fifo_rsps(.CLK(clk),
				 .RST_N(i_reset),
				 .enq_1(mc_ifcs_7_fifo_rsps$enq_1),
				 .EN_enq(mc_ifcs_7_fifo_rsps$EN_enq),
				 .EN_deq(mc_ifcs_7_fifo_rsps$EN_deq),
				 .EN_clear(mc_ifcs_7_fifo_rsps$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(mc_ifcs_7_fifo_rsps$RDY_deq),
				 .first(mc_ifcs_7_fifo_rsps$first),
				 .RDY_first(mc_ifcs_7_fifo_rsps$RDY_first),
				 .notFull(mc_ifcs_7_fifo_rsps$notFull),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .RDY_clear());

  // submodule mc_ifcs_8_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_8_fifo_flush_cmplts(.RST(i_reset),
						       .CLK(clk),
						       .D_IN(mc_ifcs_8_fifo_flush_cmplts$D_IN),
						       .ENQ(mc_ifcs_8_fifo_flush_cmplts$ENQ),
						       .DEQ(mc_ifcs_8_fifo_flush_cmplts$DEQ),
						       .CLR(mc_ifcs_8_fifo_flush_cmplts$CLR),
						       .D_OUT(),
						       .FULL_N(),
						       .EMPTY_N(mc_ifcs_8_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_8_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_8_fifo_flush_reqs(.RST(i_reset),
						     .CLK(clk),
						     .D_IN(mc_ifcs_8_fifo_flush_reqs$D_IN),
						     .ENQ(mc_ifcs_8_fifo_flush_reqs$ENQ),
						     .DEQ(mc_ifcs_8_fifo_flush_reqs$DEQ),
						     .CLR(mc_ifcs_8_fifo_flush_reqs$CLR),
						     .D_OUT(),
						     .FULL_N(mc_ifcs_8_fifo_flush_reqs$FULL_N),
						     .EMPTY_N(mc_ifcs_8_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_8_fifo_rsps
  mkRspFIFOF mc_ifcs_8_fifo_rsps(.CLK(clk),
				 .RST_N(i_reset),
				 .enq_1(mc_ifcs_8_fifo_rsps$enq_1),
				 .EN_enq(mc_ifcs_8_fifo_rsps$EN_enq),
				 .EN_deq(mc_ifcs_8_fifo_rsps$EN_deq),
				 .EN_clear(mc_ifcs_8_fifo_rsps$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(mc_ifcs_8_fifo_rsps$RDY_deq),
				 .first(mc_ifcs_8_fifo_rsps$first),
				 .RDY_first(mc_ifcs_8_fifo_rsps$RDY_first),
				 .notFull(mc_ifcs_8_fifo_rsps$notFull),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .RDY_clear());

  // submodule mc_ifcs_9_fifo_flush_cmplts
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_9_fifo_flush_cmplts(.RST(i_reset),
						       .CLK(clk),
						       .D_IN(mc_ifcs_9_fifo_flush_cmplts$D_IN),
						       .ENQ(mc_ifcs_9_fifo_flush_cmplts$ENQ),
						       .DEQ(mc_ifcs_9_fifo_flush_cmplts$DEQ),
						       .CLR(mc_ifcs_9_fifo_flush_cmplts$CLR),
						       .D_OUT(),
						       .FULL_N(),
						       .EMPTY_N(mc_ifcs_9_fifo_flush_cmplts$EMPTY_N));

  // submodule mc_ifcs_9_fifo_flush_reqs
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) mc_ifcs_9_fifo_flush_reqs(.RST(i_reset),
						     .CLK(clk),
						     .D_IN(mc_ifcs_9_fifo_flush_reqs$D_IN),
						     .ENQ(mc_ifcs_9_fifo_flush_reqs$ENQ),
						     .DEQ(mc_ifcs_9_fifo_flush_reqs$DEQ),
						     .CLR(mc_ifcs_9_fifo_flush_reqs$CLR),
						     .D_OUT(),
						     .FULL_N(mc_ifcs_9_fifo_flush_reqs$FULL_N),
						     .EMPTY_N(mc_ifcs_9_fifo_flush_reqs$EMPTY_N));

  // submodule mc_ifcs_9_fifo_rsps
  mkRspFIFOF mc_ifcs_9_fifo_rsps(.CLK(clk),
				 .RST_N(i_reset),
				 .enq_1(mc_ifcs_9_fifo_rsps$enq_1),
				 .EN_enq(mc_ifcs_9_fifo_rsps$EN_enq),
				 .EN_deq(mc_ifcs_9_fifo_rsps$EN_deq),
				 .EN_clear(mc_ifcs_9_fifo_rsps$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(mc_ifcs_9_fifo_rsps$RDY_deq),
				 .first(mc_ifcs_9_fifo_rsps$first),
				 .RDY_first(mc_ifcs_9_fifo_rsps$RDY_first),
				 .notFull(mc_ifcs_9_fifo_rsps$notFull),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .RDY_clear());

  // inlined wires
  assign mc_ifcs_0_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_0_req_rsp_request_get &&
	     !mc_ifcs_0_rg_req_stall ;
  assign mc_ifcs_0_wi_mc_req$wget =
	     { CASE_appmc_ifcs_0_req_rsp_request_get_BITS_15_ETC__q17,
	       app$mc_ifcs_0_req_rsp_request_get[145:64],
	       req1_data__h2923 } ;
  assign mc_ifcs_0_wi_req_flush$wget =
	     IF_mc_ifcs_0_wi_rsp_flush_cmplt_whas__25_AND_m_ETC___d133 <
	     3'd4 &&
	     mc_ifcs_0_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_1_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_1_req_rsp_request_get &&
	     !mc_ifcs_1_rg_req_stall ;
  assign mc_ifcs_1_wi_mc_req$wget =
	     { CASE_appmc_ifcs_1_req_rsp_request_get_BITS_15_ETC__q19,
	       app$mc_ifcs_1_req_rsp_request_get[145:64],
	       req1_data__h5046 } ;
  assign mc_ifcs_1_wi_req_flush$wget =
	     IF_mc_ifcs_1_wi_rsp_flush_cmplt_whas__35_AND_m_ETC___d243 <
	     3'd4 &&
	     mc_ifcs_1_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_2_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_2_req_rsp_request_get &&
	     !mc_ifcs_2_rg_req_stall ;
  assign mc_ifcs_2_wi_mc_req$wget =
	     { CASE_appmc_ifcs_2_req_rsp_request_get_BITS_15_ETC__q21,
	       app$mc_ifcs_2_req_rsp_request_get[145:64],
	       req1_data__h7165 } ;
  assign mc_ifcs_2_wi_req_flush$wget =
	     IF_mc_ifcs_2_wi_rsp_flush_cmplt_whas__45_AND_m_ETC___d353 <
	     3'd4 &&
	     mc_ifcs_2_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_3_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_3_req_rsp_request_get &&
	     !mc_ifcs_3_rg_req_stall ;
  assign mc_ifcs_3_wi_mc_req$wget =
	     { CASE_appmc_ifcs_3_req_rsp_request_get_BITS_15_ETC__q23,
	       app$mc_ifcs_3_req_rsp_request_get[145:64],
	       req1_data__h9284 } ;
  assign mc_ifcs_3_wi_req_flush$wget =
	     IF_mc_ifcs_3_wi_rsp_flush_cmplt_whas__55_AND_m_ETC___d463 <
	     3'd4 &&
	     mc_ifcs_3_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_4_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_4_req_rsp_request_get &&
	     !mc_ifcs_4_rg_req_stall ;
  assign mc_ifcs_4_wi_mc_req$wget =
	     { CASE_appmc_ifcs_4_req_rsp_request_get_BITS_15_ETC__q25,
	       app$mc_ifcs_4_req_rsp_request_get[145:64],
	       req1_data__h11403 } ;
  assign mc_ifcs_4_wi_req_flush$wget =
	     IF_mc_ifcs_4_wi_rsp_flush_cmplt_whas__65_AND_m_ETC___d573 <
	     3'd4 &&
	     mc_ifcs_4_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_5_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_5_req_rsp_request_get &&
	     !mc_ifcs_5_rg_req_stall ;
  assign mc_ifcs_5_wi_mc_req$wget =
	     { CASE_appmc_ifcs_5_req_rsp_request_get_BITS_15_ETC__q27,
	       app$mc_ifcs_5_req_rsp_request_get[145:64],
	       req1_data__h13522 } ;
  assign mc_ifcs_5_wi_req_flush$wget =
	     IF_mc_ifcs_5_wi_rsp_flush_cmplt_whas__75_AND_m_ETC___d683 <
	     3'd4 &&
	     mc_ifcs_5_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_6_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_6_req_rsp_request_get &&
	     !mc_ifcs_6_rg_req_stall ;
  assign mc_ifcs_6_wi_mc_req$wget =
	     { CASE_appmc_ifcs_6_req_rsp_request_get_BITS_15_ETC__q29,
	       app$mc_ifcs_6_req_rsp_request_get[145:64],
	       req1_data__h15641 } ;
  assign mc_ifcs_6_wi_req_flush$wget =
	     IF_mc_ifcs_6_wi_rsp_flush_cmplt_whas__85_AND_m_ETC___d793 <
	     3'd4 &&
	     mc_ifcs_6_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_7_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_7_req_rsp_request_get &&
	     !mc_ifcs_7_rg_req_stall ;
  assign mc_ifcs_7_wi_mc_req$wget =
	     { CASE_appmc_ifcs_7_req_rsp_request_get_BITS_15_ETC__q31,
	       app$mc_ifcs_7_req_rsp_request_get[145:64],
	       req1_data__h17760 } ;
  assign mc_ifcs_7_wi_req_flush$wget =
	     IF_mc_ifcs_7_wi_rsp_flush_cmplt_whas__95_AND_m_ETC___d903 <
	     3'd4 &&
	     mc_ifcs_7_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_8_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_8_req_rsp_request_get &&
	     !mc_ifcs_8_rg_req_stall ;
  assign mc_ifcs_8_wi_mc_req$wget =
	     { CASE_appmc_ifcs_8_req_rsp_request_get_BITS_15_ETC__q33,
	       app$mc_ifcs_8_req_rsp_request_get[145:64],
	       req1_data__h19879 } ;
  assign mc_ifcs_8_wi_req_flush$wget =
	     IF_mc_ifcs_8_wi_rsp_flush_cmplt_whas__005_AND__ETC___d1013 <
	     3'd4 &&
	     mc_ifcs_8_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_9_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_9_req_rsp_request_get &&
	     !mc_ifcs_9_rg_req_stall ;
  assign mc_ifcs_9_wi_mc_req$wget =
	     { CASE_appmc_ifcs_9_req_rsp_request_get_BITS_15_ETC__q35,
	       app$mc_ifcs_9_req_rsp_request_get[145:64],
	       req1_data__h21998 } ;
  assign mc_ifcs_9_wi_req_flush$wget =
	     IF_mc_ifcs_9_wi_rsp_flush_cmplt_whas__115_AND__ETC___d1123 <
	     3'd4 &&
	     mc_ifcs_9_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_10_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_10_req_rsp_request_get &&
	     !mc_ifcs_10_rg_req_stall ;
  assign mc_ifcs_10_wi_mc_req$wget =
	     { CASE_appmc_ifcs_10_req_rsp_request_get_BITS_1_ETC__q37,
	       app$mc_ifcs_10_req_rsp_request_get[145:64],
	       req1_data__h24117 } ;
  assign mc_ifcs_10_wi_req_flush$wget =
	     IF_mc_ifcs_10_wi_rsp_flush_cmplt_whas__225_AND_ETC___d1233 <
	     3'd4 &&
	     mc_ifcs_10_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_11_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_11_req_rsp_request_get &&
	     !mc_ifcs_11_rg_req_stall ;
  assign mc_ifcs_11_wi_mc_req$wget =
	     { CASE_appmc_ifcs_11_req_rsp_request_get_BITS_1_ETC__q39,
	       app$mc_ifcs_11_req_rsp_request_get[145:64],
	       req1_data__h26236 } ;
  assign mc_ifcs_11_wi_req_flush$wget =
	     IF_mc_ifcs_11_wi_rsp_flush_cmplt_whas__335_AND_ETC___d1343 <
	     3'd4 &&
	     mc_ifcs_11_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_12_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_12_req_rsp_request_get &&
	     !mc_ifcs_12_rg_req_stall ;
  assign mc_ifcs_12_wi_mc_req$wget =
	     { CASE_appmc_ifcs_12_req_rsp_request_get_BITS_1_ETC__q41,
	       app$mc_ifcs_12_req_rsp_request_get[145:64],
	       req1_data__h28355 } ;
  assign mc_ifcs_12_wi_req_flush$wget =
	     IF_mc_ifcs_12_wi_rsp_flush_cmplt_whas__445_AND_ETC___d1453 <
	     3'd4 &&
	     mc_ifcs_12_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_13_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_13_req_rsp_request_get &&
	     !mc_ifcs_13_rg_req_stall ;
  assign mc_ifcs_13_wi_mc_req$wget =
	     { CASE_appmc_ifcs_13_req_rsp_request_get_BITS_1_ETC__q43,
	       app$mc_ifcs_13_req_rsp_request_get[145:64],
	       req1_data__h30474 } ;
  assign mc_ifcs_13_wi_req_flush$wget =
	     IF_mc_ifcs_13_wi_rsp_flush_cmplt_whas__555_AND_ETC___d1563 <
	     3'd4 &&
	     mc_ifcs_13_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_14_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_14_req_rsp_request_get &&
	     !mc_ifcs_14_rg_req_stall ;
  assign mc_ifcs_14_wi_mc_req$wget =
	     { CASE_appmc_ifcs_14_req_rsp_request_get_BITS_1_ETC__q45,
	       app$mc_ifcs_14_req_rsp_request_get[145:64],
	       req1_data__h32593 } ;
  assign mc_ifcs_14_wi_req_flush$wget =
	     IF_mc_ifcs_14_wi_rsp_flush_cmplt_whas__665_AND_ETC___d1673 <
	     3'd4 &&
	     mc_ifcs_14_fifo_flush_reqs$EMPTY_N ;
  assign mc_ifcs_15_wi_mc_req_vld$whas =
	     app$RDY_mc_ifcs_15_req_rsp_request_get &&
	     !mc_ifcs_15_rg_req_stall ;
  assign mc_ifcs_15_wi_mc_req$wget =
	     { CASE_appmc_ifcs_15_req_rsp_request_get_BITS_1_ETC__q47,
	       app$mc_ifcs_15_req_rsp_request_get[145:64],
	       req1_data__h34712 } ;
  assign mc_ifcs_15_wi_req_flush$wget =
	     IF_mc_ifcs_15_wi_rsp_flush_cmplt_whas__775_AND_ETC___d1783 <
	     3'd4 &&
	     mc_ifcs_15_fifo_flush_reqs$EMPTY_N ;
  assign dispatch_fifo_insts_cr_nItems$EN_port0__write =
	     app$RDY_dispatch_ifc_put_inst_put &&
	     dispatch_fifo_insts_cr_nItems != 2'd0 ;
  assign dispatch_fifo_insts_cr_nItems$port0__write_1 =
	     dispatch_fifo_insts_cr_nItems - 2'd1 ;
  assign dispatch_fifo_insts_cr_nItems$port1__write_1 = b__h37005 + 2'd1 ;
  assign dispatch_fifo_insts_cr_nItems$port2__read =
	     cae_inst_vld ?
	       dispatch_fifo_insts_cr_nItems$port1__write_1 :
	       b__h37005 ;

  // register dispatch_fifo_insts_cr_nItems
  assign dispatch_fifo_insts_cr_nItems$D_IN =
	     dispatch_fifo_insts_cr_nItems$port2__read ;
  assign dispatch_fifo_insts_cr_nItems$EN = 1'b1 ;

  // register dispatch_fifo_insts_rg_hd
  assign dispatch_fifo_insts_rg_hd$D_IN =
	     (dispatch_fifo_insts_rg_hd == 2'd2) ?
	       2'd0 :
	       dispatch_fifo_insts_rg_hd + 2'd1 ;
  assign dispatch_fifo_insts_rg_hd$EN =
	     app$RDY_dispatch_ifc_put_inst_put &&
	     dispatch_fifo_insts_cr_nItems != 2'd0 ;

  // register dispatch_fifo_insts_rg_tl
  assign dispatch_fifo_insts_rg_tl$D_IN =
	     (dispatch_fifo_insts_rg_tl == 2'd2) ?
	       2'd0 :
	       dispatch_fifo_insts_rg_tl + 2'd1 ;
  assign dispatch_fifo_insts_rg_tl$EN = cae_inst_vld ;

  // register dispatch_fifo_insts_vec_0
  assign dispatch_fifo_insts_vec_0$D_IN = { cae_inst, cae_data } ;
  assign dispatch_fifo_insts_vec_0$EN =
	     cae_inst_vld && dispatch_fifo_insts_rg_tl == 2'd0 ;

  // register dispatch_fifo_insts_vec_1
  assign dispatch_fifo_insts_vec_1$D_IN = dispatch_fifo_insts_vec_0$D_IN ;
  assign dispatch_fifo_insts_vec_1$EN =
	     cae_inst_vld && dispatch_fifo_insts_rg_tl == 2'd1 ;

  // register dispatch_fifo_insts_vec_2
  assign dispatch_fifo_insts_vec_2$D_IN = dispatch_fifo_insts_vec_0$D_IN ;
  assign dispatch_fifo_insts_vec_2$EN =
	     cae_inst_vld && dispatch_fifo_insts_rg_tl == 2'd2 ;

  // register mc_ifcs_0_rg_num_outstanding_flushes
  assign mc_ifcs_0_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_0_wi_rsp_flush_cmplt_whas__25_AND_m_ETC___d133 <
	      3'd4 &&
	      mc_ifcs_0_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_0_wi_rsp_flush_cmplt_whas__25_AND_m_ETC___d133 +
	       3'd1 :
	       IF_mc_ifcs_0_wi_rsp_flush_cmplt_whas__25_AND_m_ETC___d133 ;
  assign mc_ifcs_0_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_0_rg_req_stall
  assign mc_ifcs_0_rg_req_stall$D_IN = mc_rq_stall[0] ;
  assign mc_ifcs_0_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_10_rg_num_outstanding_flushes
  assign mc_ifcs_10_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_10_wi_rsp_flush_cmplt_whas__225_AND_ETC___d1233 <
	      3'd4 &&
	      mc_ifcs_10_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_10_wi_rsp_flush_cmplt_whas__225_AND_ETC___d1233 +
	       3'd1 :
	       IF_mc_ifcs_10_wi_rsp_flush_cmplt_whas__225_AND_ETC___d1233 ;
  assign mc_ifcs_10_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_10_rg_req_stall
  assign mc_ifcs_10_rg_req_stall$D_IN = mc_rq_stall[10] ;
  assign mc_ifcs_10_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_11_rg_num_outstanding_flushes
  assign mc_ifcs_11_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_11_wi_rsp_flush_cmplt_whas__335_AND_ETC___d1343 <
	      3'd4 &&
	      mc_ifcs_11_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_11_wi_rsp_flush_cmplt_whas__335_AND_ETC___d1343 +
	       3'd1 :
	       IF_mc_ifcs_11_wi_rsp_flush_cmplt_whas__335_AND_ETC___d1343 ;
  assign mc_ifcs_11_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_11_rg_req_stall
  assign mc_ifcs_11_rg_req_stall$D_IN = mc_rq_stall[11] ;
  assign mc_ifcs_11_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_12_rg_num_outstanding_flushes
  assign mc_ifcs_12_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_12_wi_rsp_flush_cmplt_whas__445_AND_ETC___d1453 <
	      3'd4 &&
	      mc_ifcs_12_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_12_wi_rsp_flush_cmplt_whas__445_AND_ETC___d1453 +
	       3'd1 :
	       IF_mc_ifcs_12_wi_rsp_flush_cmplt_whas__445_AND_ETC___d1453 ;
  assign mc_ifcs_12_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_12_rg_req_stall
  assign mc_ifcs_12_rg_req_stall$D_IN = mc_rq_stall[12] ;
  assign mc_ifcs_12_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_13_rg_num_outstanding_flushes
  assign mc_ifcs_13_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_13_wi_rsp_flush_cmplt_whas__555_AND_ETC___d1563 <
	      3'd4 &&
	      mc_ifcs_13_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_13_wi_rsp_flush_cmplt_whas__555_AND_ETC___d1563 +
	       3'd1 :
	       IF_mc_ifcs_13_wi_rsp_flush_cmplt_whas__555_AND_ETC___d1563 ;
  assign mc_ifcs_13_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_13_rg_req_stall
  assign mc_ifcs_13_rg_req_stall$D_IN = mc_rq_stall[13] ;
  assign mc_ifcs_13_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_14_rg_num_outstanding_flushes
  assign mc_ifcs_14_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_14_wi_rsp_flush_cmplt_whas__665_AND_ETC___d1673 <
	      3'd4 &&
	      mc_ifcs_14_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_14_wi_rsp_flush_cmplt_whas__665_AND_ETC___d1673 +
	       3'd1 :
	       IF_mc_ifcs_14_wi_rsp_flush_cmplt_whas__665_AND_ETC___d1673 ;
  assign mc_ifcs_14_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_14_rg_req_stall
  assign mc_ifcs_14_rg_req_stall$D_IN = mc_rq_stall[14] ;
  assign mc_ifcs_14_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_15_rg_num_outstanding_flushes
  assign mc_ifcs_15_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_15_wi_rsp_flush_cmplt_whas__775_AND_ETC___d1783 <
	      3'd4 &&
	      mc_ifcs_15_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_15_wi_rsp_flush_cmplt_whas__775_AND_ETC___d1783 +
	       3'd1 :
	       IF_mc_ifcs_15_wi_rsp_flush_cmplt_whas__775_AND_ETC___d1783 ;
  assign mc_ifcs_15_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_15_rg_req_stall
  assign mc_ifcs_15_rg_req_stall$D_IN = mc_rq_stall[15] ;
  assign mc_ifcs_15_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_1_rg_num_outstanding_flushes
  assign mc_ifcs_1_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_1_wi_rsp_flush_cmplt_whas__35_AND_m_ETC___d243 <
	      3'd4 &&
	      mc_ifcs_1_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_1_wi_rsp_flush_cmplt_whas__35_AND_m_ETC___d243 +
	       3'd1 :
	       IF_mc_ifcs_1_wi_rsp_flush_cmplt_whas__35_AND_m_ETC___d243 ;
  assign mc_ifcs_1_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_1_rg_req_stall
  assign mc_ifcs_1_rg_req_stall$D_IN = mc_rq_stall[1] ;
  assign mc_ifcs_1_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_2_rg_num_outstanding_flushes
  assign mc_ifcs_2_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_2_wi_rsp_flush_cmplt_whas__45_AND_m_ETC___d353 <
	      3'd4 &&
	      mc_ifcs_2_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_2_wi_rsp_flush_cmplt_whas__45_AND_m_ETC___d353 +
	       3'd1 :
	       IF_mc_ifcs_2_wi_rsp_flush_cmplt_whas__45_AND_m_ETC___d353 ;
  assign mc_ifcs_2_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_2_rg_req_stall
  assign mc_ifcs_2_rg_req_stall$D_IN = mc_rq_stall[2] ;
  assign mc_ifcs_2_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_3_rg_num_outstanding_flushes
  assign mc_ifcs_3_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_3_wi_rsp_flush_cmplt_whas__55_AND_m_ETC___d463 <
	      3'd4 &&
	      mc_ifcs_3_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_3_wi_rsp_flush_cmplt_whas__55_AND_m_ETC___d463 +
	       3'd1 :
	       IF_mc_ifcs_3_wi_rsp_flush_cmplt_whas__55_AND_m_ETC___d463 ;
  assign mc_ifcs_3_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_3_rg_req_stall
  assign mc_ifcs_3_rg_req_stall$D_IN = mc_rq_stall[3] ;
  assign mc_ifcs_3_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_4_rg_num_outstanding_flushes
  assign mc_ifcs_4_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_4_wi_rsp_flush_cmplt_whas__65_AND_m_ETC___d573 <
	      3'd4 &&
	      mc_ifcs_4_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_4_wi_rsp_flush_cmplt_whas__65_AND_m_ETC___d573 +
	       3'd1 :
	       IF_mc_ifcs_4_wi_rsp_flush_cmplt_whas__65_AND_m_ETC___d573 ;
  assign mc_ifcs_4_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_4_rg_req_stall
  assign mc_ifcs_4_rg_req_stall$D_IN = mc_rq_stall[4] ;
  assign mc_ifcs_4_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_5_rg_num_outstanding_flushes
  assign mc_ifcs_5_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_5_wi_rsp_flush_cmplt_whas__75_AND_m_ETC___d683 <
	      3'd4 &&
	      mc_ifcs_5_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_5_wi_rsp_flush_cmplt_whas__75_AND_m_ETC___d683 +
	       3'd1 :
	       IF_mc_ifcs_5_wi_rsp_flush_cmplt_whas__75_AND_m_ETC___d683 ;
  assign mc_ifcs_5_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_5_rg_req_stall
  assign mc_ifcs_5_rg_req_stall$D_IN = mc_rq_stall[5] ;
  assign mc_ifcs_5_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_6_rg_num_outstanding_flushes
  assign mc_ifcs_6_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_6_wi_rsp_flush_cmplt_whas__85_AND_m_ETC___d793 <
	      3'd4 &&
	      mc_ifcs_6_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_6_wi_rsp_flush_cmplt_whas__85_AND_m_ETC___d793 +
	       3'd1 :
	       IF_mc_ifcs_6_wi_rsp_flush_cmplt_whas__85_AND_m_ETC___d793 ;
  assign mc_ifcs_6_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_6_rg_req_stall
  assign mc_ifcs_6_rg_req_stall$D_IN = mc_rq_stall[6] ;
  assign mc_ifcs_6_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_7_rg_num_outstanding_flushes
  assign mc_ifcs_7_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_7_wi_rsp_flush_cmplt_whas__95_AND_m_ETC___d903 <
	      3'd4 &&
	      mc_ifcs_7_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_7_wi_rsp_flush_cmplt_whas__95_AND_m_ETC___d903 +
	       3'd1 :
	       IF_mc_ifcs_7_wi_rsp_flush_cmplt_whas__95_AND_m_ETC___d903 ;
  assign mc_ifcs_7_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_7_rg_req_stall
  assign mc_ifcs_7_rg_req_stall$D_IN = mc_rq_stall[7] ;
  assign mc_ifcs_7_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_8_rg_num_outstanding_flushes
  assign mc_ifcs_8_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_8_wi_rsp_flush_cmplt_whas__005_AND__ETC___d1013 <
	      3'd4 &&
	      mc_ifcs_8_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_8_wi_rsp_flush_cmplt_whas__005_AND__ETC___d1013 +
	       3'd1 :
	       IF_mc_ifcs_8_wi_rsp_flush_cmplt_whas__005_AND__ETC___d1013 ;
  assign mc_ifcs_8_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_8_rg_req_stall
  assign mc_ifcs_8_rg_req_stall$D_IN = mc_rq_stall[8] ;
  assign mc_ifcs_8_rg_req_stall$EN = 1'd1 ;

  // register mc_ifcs_9_rg_num_outstanding_flushes
  assign mc_ifcs_9_rg_num_outstanding_flushes$D_IN =
	     (IF_mc_ifcs_9_wi_rsp_flush_cmplt_whas__115_AND__ETC___d1123 <
	      3'd4 &&
	      mc_ifcs_9_fifo_flush_reqs$EMPTY_N) ?
	       IF_mc_ifcs_9_wi_rsp_flush_cmplt_whas__115_AND__ETC___d1123 +
	       3'd1 :
	       IF_mc_ifcs_9_wi_rsp_flush_cmplt_whas__115_AND__ETC___d1123 ;
  assign mc_ifcs_9_rg_num_outstanding_flushes$EN = 1'd1 ;

  // register mc_ifcs_9_rg_req_stall
  assign mc_ifcs_9_rg_req_stall$D_IN = mc_rq_stall[9] ;
  assign mc_ifcs_9_rg_req_stall$EN = 1'd1 ;

  // register rg_aeid_has_been_set
  assign rg_aeid_has_been_set$D_IN = 1'd1 ;
  assign rg_aeid_has_been_set$EN = 1'd1 ;

  // submodule app
  assign app$dispatch_ifc_put_inst_put =
	     { CASE_dispatch_fifo_insts_rg_hd_0_dispatch_fifo_ETC__q49,
	       CASE_dispatch_fifo_insts_rg_hd_0_dispatch_fifo_ETC__q50 } ;
  assign app$management_ifc_m_csr_31_31_intlv_dis_csr_31_31_intlv_dis =
	     csr_31_31_intlv_dis ;
  assign app$management_ifc_put_ring_msg_in_put =
	     { cae_ring_ctl_in, cae_ring_data_in } ;
  assign app$management_ifc_set_aeid_aeid = i_aeid ;
  assign app$mc_ifcs_0_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_0_req_rsp_response_put =
	     { CASE_mc_ifcs_0_fifo_rspsfirst_BITS_101_TO_99__ETC__q51,
	       mc_ifcs_0_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_10_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_10_req_rsp_response_put =
	     { CASE_mc_ifcs_10_fifo_rspsfirst_BITS_101_TO_99_ETC__q52,
	       mc_ifcs_10_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_11_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_11_req_rsp_response_put =
	     { CASE_mc_ifcs_11_fifo_rspsfirst_BITS_101_TO_99_ETC__q53,
	       mc_ifcs_11_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_12_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_12_req_rsp_response_put =
	     { CASE_mc_ifcs_12_fifo_rspsfirst_BITS_101_TO_99_ETC__q54,
	       mc_ifcs_12_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_13_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_13_req_rsp_response_put =
	     { CASE_mc_ifcs_13_fifo_rspsfirst_BITS_101_TO_99_ETC__q55,
	       mc_ifcs_13_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_14_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_14_req_rsp_response_put =
	     { CASE_mc_ifcs_14_fifo_rspsfirst_BITS_101_TO_99_ETC__q56,
	       mc_ifcs_14_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_15_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_15_req_rsp_response_put =
	     { CASE_mc_ifcs_15_fifo_rspsfirst_BITS_101_TO_99_ETC__q57,
	       mc_ifcs_15_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_1_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_1_req_rsp_response_put =
	     { CASE_mc_ifcs_1_fifo_rspsfirst_BITS_101_TO_99__ETC__q58,
	       mc_ifcs_1_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_2_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_2_req_rsp_response_put =
	     { CASE_mc_ifcs_2_fifo_rspsfirst_BITS_101_TO_99__ETC__q59,
	       mc_ifcs_2_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_3_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_3_req_rsp_response_put =
	     { CASE_mc_ifcs_3_fifo_rspsfirst_BITS_101_TO_99__ETC__q60,
	       mc_ifcs_3_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_4_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_4_req_rsp_response_put =
	     { CASE_mc_ifcs_4_fifo_rspsfirst_BITS_101_TO_99__ETC__q61,
	       mc_ifcs_4_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_5_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_5_req_rsp_response_put =
	     { CASE_mc_ifcs_5_fifo_rspsfirst_BITS_101_TO_99__ETC__q62,
	       mc_ifcs_5_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_6_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_6_req_rsp_response_put =
	     { CASE_mc_ifcs_6_fifo_rspsfirst_BITS_101_TO_99__ETC__q63,
	       mc_ifcs_6_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_7_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_7_req_rsp_response_put =
	     { CASE_mc_ifcs_7_fifo_rspsfirst_BITS_101_TO_99__ETC__q64,
	       mc_ifcs_7_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_8_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_8_req_rsp_response_put =
	     { CASE_mc_ifcs_8_fifo_rspsfirst_BITS_101_TO_99__ETC__q65,
	       mc_ifcs_8_fifo_rsps$first[98:0] } ;
  assign app$mc_ifcs_9_flush_response_put = 1'b0 /* unspecified value */  ;
  assign app$mc_ifcs_9_req_rsp_response_put =
	     { CASE_mc_ifcs_9_fifo_rspsfirst_BITS_101_TO_99__ETC__q66,
	       mc_ifcs_9_fifo_rsps$first[98:0] } ;
  assign app$EN_mc_ifcs_0_req_rsp_request_get =
	     app$RDY_mc_ifcs_0_req_rsp_request_get &&
	     !mc_ifcs_0_rg_req_stall ;
  assign app$EN_mc_ifcs_0_req_rsp_response_put =
	     mc_ifcs_0_fifo_rsps$RDY_deq && mc_ifcs_0_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_0_req_rsp_response_put ;
  assign app$EN_mc_ifcs_0_flush_request_get =
	     app$RDY_mc_ifcs_0_flush_request_get &&
	     mc_ifcs_0_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_0_flush_response_put =
	     app$RDY_mc_ifcs_0_flush_response_put &&
	     mc_ifcs_0_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_1_req_rsp_request_get =
	     app$RDY_mc_ifcs_1_req_rsp_request_get &&
	     !mc_ifcs_1_rg_req_stall ;
  assign app$EN_mc_ifcs_1_req_rsp_response_put =
	     mc_ifcs_1_fifo_rsps$RDY_deq && mc_ifcs_1_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_1_req_rsp_response_put ;
  assign app$EN_mc_ifcs_1_flush_request_get =
	     app$RDY_mc_ifcs_1_flush_request_get &&
	     mc_ifcs_1_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_1_flush_response_put =
	     app$RDY_mc_ifcs_1_flush_response_put &&
	     mc_ifcs_1_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_2_req_rsp_request_get =
	     app$RDY_mc_ifcs_2_req_rsp_request_get &&
	     !mc_ifcs_2_rg_req_stall ;
  assign app$EN_mc_ifcs_2_req_rsp_response_put =
	     mc_ifcs_2_fifo_rsps$RDY_deq && mc_ifcs_2_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_2_req_rsp_response_put ;
  assign app$EN_mc_ifcs_2_flush_request_get =
	     app$RDY_mc_ifcs_2_flush_request_get &&
	     mc_ifcs_2_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_2_flush_response_put =
	     app$RDY_mc_ifcs_2_flush_response_put &&
	     mc_ifcs_2_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_3_req_rsp_request_get =
	     app$RDY_mc_ifcs_3_req_rsp_request_get &&
	     !mc_ifcs_3_rg_req_stall ;
  assign app$EN_mc_ifcs_3_req_rsp_response_put =
	     mc_ifcs_3_fifo_rsps$RDY_deq && mc_ifcs_3_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_3_req_rsp_response_put ;
  assign app$EN_mc_ifcs_3_flush_request_get =
	     app$RDY_mc_ifcs_3_flush_request_get &&
	     mc_ifcs_3_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_3_flush_response_put =
	     app$RDY_mc_ifcs_3_flush_response_put &&
	     mc_ifcs_3_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_4_req_rsp_request_get =
	     app$RDY_mc_ifcs_4_req_rsp_request_get &&
	     !mc_ifcs_4_rg_req_stall ;
  assign app$EN_mc_ifcs_4_req_rsp_response_put =
	     mc_ifcs_4_fifo_rsps$RDY_deq && mc_ifcs_4_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_4_req_rsp_response_put ;
  assign app$EN_mc_ifcs_4_flush_request_get =
	     app$RDY_mc_ifcs_4_flush_request_get &&
	     mc_ifcs_4_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_4_flush_response_put =
	     app$RDY_mc_ifcs_4_flush_response_put &&
	     mc_ifcs_4_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_5_req_rsp_request_get =
	     app$RDY_mc_ifcs_5_req_rsp_request_get &&
	     !mc_ifcs_5_rg_req_stall ;
  assign app$EN_mc_ifcs_5_req_rsp_response_put =
	     mc_ifcs_5_fifo_rsps$RDY_deq && mc_ifcs_5_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_5_req_rsp_response_put ;
  assign app$EN_mc_ifcs_5_flush_request_get =
	     app$RDY_mc_ifcs_5_flush_request_get &&
	     mc_ifcs_5_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_5_flush_response_put =
	     app$RDY_mc_ifcs_5_flush_response_put &&
	     mc_ifcs_5_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_6_req_rsp_request_get =
	     app$RDY_mc_ifcs_6_req_rsp_request_get &&
	     !mc_ifcs_6_rg_req_stall ;
  assign app$EN_mc_ifcs_6_req_rsp_response_put =
	     mc_ifcs_6_fifo_rsps$RDY_deq && mc_ifcs_6_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_6_req_rsp_response_put ;
  assign app$EN_mc_ifcs_6_flush_request_get =
	     app$RDY_mc_ifcs_6_flush_request_get &&
	     mc_ifcs_6_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_6_flush_response_put =
	     app$RDY_mc_ifcs_6_flush_response_put &&
	     mc_ifcs_6_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_7_req_rsp_request_get =
	     app$RDY_mc_ifcs_7_req_rsp_request_get &&
	     !mc_ifcs_7_rg_req_stall ;
  assign app$EN_mc_ifcs_7_req_rsp_response_put =
	     mc_ifcs_7_fifo_rsps$RDY_deq && mc_ifcs_7_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_7_req_rsp_response_put ;
  assign app$EN_mc_ifcs_7_flush_request_get =
	     app$RDY_mc_ifcs_7_flush_request_get &&
	     mc_ifcs_7_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_7_flush_response_put =
	     app$RDY_mc_ifcs_7_flush_response_put &&
	     mc_ifcs_7_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_8_req_rsp_request_get =
	     app$RDY_mc_ifcs_8_req_rsp_request_get &&
	     !mc_ifcs_8_rg_req_stall ;
  assign app$EN_mc_ifcs_8_req_rsp_response_put =
	     mc_ifcs_8_fifo_rsps$RDY_deq && mc_ifcs_8_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_8_req_rsp_response_put ;
  assign app$EN_mc_ifcs_8_flush_request_get =
	     app$RDY_mc_ifcs_8_flush_request_get &&
	     mc_ifcs_8_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_8_flush_response_put =
	     app$RDY_mc_ifcs_8_flush_response_put &&
	     mc_ifcs_8_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_9_req_rsp_request_get =
	     app$RDY_mc_ifcs_9_req_rsp_request_get &&
	     !mc_ifcs_9_rg_req_stall ;
  assign app$EN_mc_ifcs_9_req_rsp_response_put =
	     mc_ifcs_9_fifo_rsps$RDY_deq && mc_ifcs_9_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_9_req_rsp_response_put ;
  assign app$EN_mc_ifcs_9_flush_request_get =
	     app$RDY_mc_ifcs_9_flush_request_get &&
	     mc_ifcs_9_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_9_flush_response_put =
	     app$RDY_mc_ifcs_9_flush_response_put &&
	     mc_ifcs_9_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_10_req_rsp_request_get =
	     app$RDY_mc_ifcs_10_req_rsp_request_get &&
	     !mc_ifcs_10_rg_req_stall ;
  assign app$EN_mc_ifcs_10_req_rsp_response_put =
	     mc_ifcs_10_fifo_rsps$RDY_deq && mc_ifcs_10_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_10_req_rsp_response_put ;
  assign app$EN_mc_ifcs_10_flush_request_get =
	     app$RDY_mc_ifcs_10_flush_request_get &&
	     mc_ifcs_10_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_10_flush_response_put =
	     app$RDY_mc_ifcs_10_flush_response_put &&
	     mc_ifcs_10_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_11_req_rsp_request_get =
	     app$RDY_mc_ifcs_11_req_rsp_request_get &&
	     !mc_ifcs_11_rg_req_stall ;
  assign app$EN_mc_ifcs_11_req_rsp_response_put =
	     mc_ifcs_11_fifo_rsps$RDY_deq && mc_ifcs_11_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_11_req_rsp_response_put ;
  assign app$EN_mc_ifcs_11_flush_request_get =
	     app$RDY_mc_ifcs_11_flush_request_get &&
	     mc_ifcs_11_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_11_flush_response_put =
	     app$RDY_mc_ifcs_11_flush_response_put &&
	     mc_ifcs_11_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_12_req_rsp_request_get =
	     app$RDY_mc_ifcs_12_req_rsp_request_get &&
	     !mc_ifcs_12_rg_req_stall ;
  assign app$EN_mc_ifcs_12_req_rsp_response_put =
	     mc_ifcs_12_fifo_rsps$RDY_deq && mc_ifcs_12_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_12_req_rsp_response_put ;
  assign app$EN_mc_ifcs_12_flush_request_get =
	     app$RDY_mc_ifcs_12_flush_request_get &&
	     mc_ifcs_12_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_12_flush_response_put =
	     app$RDY_mc_ifcs_12_flush_response_put &&
	     mc_ifcs_12_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_13_req_rsp_request_get =
	     app$RDY_mc_ifcs_13_req_rsp_request_get &&
	     !mc_ifcs_13_rg_req_stall ;
  assign app$EN_mc_ifcs_13_req_rsp_response_put =
	     mc_ifcs_13_fifo_rsps$RDY_deq && mc_ifcs_13_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_13_req_rsp_response_put ;
  assign app$EN_mc_ifcs_13_flush_request_get =
	     app$RDY_mc_ifcs_13_flush_request_get &&
	     mc_ifcs_13_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_13_flush_response_put =
	     app$RDY_mc_ifcs_13_flush_response_put &&
	     mc_ifcs_13_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_14_req_rsp_request_get =
	     app$RDY_mc_ifcs_14_req_rsp_request_get &&
	     !mc_ifcs_14_rg_req_stall ;
  assign app$EN_mc_ifcs_14_req_rsp_response_put =
	     mc_ifcs_14_fifo_rsps$RDY_deq && mc_ifcs_14_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_14_req_rsp_response_put ;
  assign app$EN_mc_ifcs_14_flush_request_get =
	     app$RDY_mc_ifcs_14_flush_request_get &&
	     mc_ifcs_14_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_14_flush_response_put =
	     app$RDY_mc_ifcs_14_flush_response_put &&
	     mc_ifcs_14_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_mc_ifcs_15_req_rsp_request_get =
	     app$RDY_mc_ifcs_15_req_rsp_request_get &&
	     !mc_ifcs_15_rg_req_stall ;
  assign app$EN_mc_ifcs_15_req_rsp_response_put =
	     mc_ifcs_15_fifo_rsps$RDY_deq && mc_ifcs_15_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_15_req_rsp_response_put ;
  assign app$EN_mc_ifcs_15_flush_request_get =
	     app$RDY_mc_ifcs_15_flush_request_get &&
	     mc_ifcs_15_fifo_flush_reqs$FULL_N ;
  assign app$EN_mc_ifcs_15_flush_response_put =
	     app$RDY_mc_ifcs_15_flush_response_put &&
	     mc_ifcs_15_fifo_flush_cmplts$EMPTY_N ;
  assign app$EN_dispatch_ifc_put_inst_put =
	     app$RDY_dispatch_ifc_put_inst_put &&
	     dispatch_fifo_insts_cr_nItems != 2'd0 ;
  assign app$EN_dispatch_ifc_get_ret_data_get =
	     app$RDY_dispatch_ifc_get_ret_data_get ;
  assign app$EN_dispatch_ifc_get_exception_get =
	     app$RDY_dispatch_ifc_get_exception_get ;

  // submodule mc_ifcs_0_fifo_flush_cmplts
  assign mc_ifcs_0_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_0_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[0] ;
  assign mc_ifcs_0_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_0_flush_response_put &&
	     mc_ifcs_0_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_0_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_0_fifo_flush_reqs
  assign mc_ifcs_0_fifo_flush_reqs$D_IN = app$mc_ifcs_0_flush_request_get ;
  assign mc_ifcs_0_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_0_flush_request_get &&
	     mc_ifcs_0_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_0_fifo_flush_reqs$DEQ = mc_ifcs_0_wi_req_flush$wget ;
  assign mc_ifcs_0_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_0_fifo_rsps
  assign mc_ifcs_0_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_2_TO_0_2_mc_rs_cmd_BITS_2__ETC__q1,
	       mc_rs_sub[2:0],
	       mc_rs_rtnctl[31:0],
	       mc_rs_data[63:0] } ;
  assign mc_ifcs_0_fifo_rsps$EN_enq = mc_rs_vld[0] ;
  assign mc_ifcs_0_fifo_rsps$EN_deq =
	     mc_ifcs_0_fifo_rsps$RDY_deq && mc_ifcs_0_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_0_req_rsp_response_put ;
  assign mc_ifcs_0_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_10_fifo_flush_cmplts
  assign mc_ifcs_10_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_10_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[10] ;
  assign mc_ifcs_10_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_10_flush_response_put &&
	     mc_ifcs_10_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_10_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_10_fifo_flush_reqs
  assign mc_ifcs_10_fifo_flush_reqs$D_IN = app$mc_ifcs_10_flush_request_get ;
  assign mc_ifcs_10_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_10_flush_request_get &&
	     mc_ifcs_10_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_10_fifo_flush_reqs$DEQ = mc_ifcs_10_wi_req_flush$wget ;
  assign mc_ifcs_10_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_10_fifo_rsps
  assign mc_ifcs_10_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_32_TO_30_2_mc_rs_cmd_BITS__ETC__q2,
	       mc_rs_sub[32:30],
	       mc_rs_rtnctl[351:320],
	       mc_rs_data[703:640] } ;
  assign mc_ifcs_10_fifo_rsps$EN_enq = mc_rs_vld[10] ;
  assign mc_ifcs_10_fifo_rsps$EN_deq =
	     mc_ifcs_10_fifo_rsps$RDY_deq && mc_ifcs_10_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_10_req_rsp_response_put ;
  assign mc_ifcs_10_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_11_fifo_flush_cmplts
  assign mc_ifcs_11_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_11_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[11] ;
  assign mc_ifcs_11_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_11_flush_response_put &&
	     mc_ifcs_11_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_11_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_11_fifo_flush_reqs
  assign mc_ifcs_11_fifo_flush_reqs$D_IN = app$mc_ifcs_11_flush_request_get ;
  assign mc_ifcs_11_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_11_flush_request_get &&
	     mc_ifcs_11_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_11_fifo_flush_reqs$DEQ = mc_ifcs_11_wi_req_flush$wget ;
  assign mc_ifcs_11_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_11_fifo_rsps
  assign mc_ifcs_11_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_35_TO_33_2_mc_rs_cmd_BITS__ETC__q4,
	       mc_rs_sub[35:33],
	       mc_rs_rtnctl[383:352],
	       mc_rs_data[767:704] } ;
  assign mc_ifcs_11_fifo_rsps$EN_enq = mc_rs_vld[11] ;
  assign mc_ifcs_11_fifo_rsps$EN_deq =
	     mc_ifcs_11_fifo_rsps$RDY_deq && mc_ifcs_11_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_11_req_rsp_response_put ;
  assign mc_ifcs_11_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_12_fifo_flush_cmplts
  assign mc_ifcs_12_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_12_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[12] ;
  assign mc_ifcs_12_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_12_flush_response_put &&
	     mc_ifcs_12_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_12_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_12_fifo_flush_reqs
  assign mc_ifcs_12_fifo_flush_reqs$D_IN = app$mc_ifcs_12_flush_request_get ;
  assign mc_ifcs_12_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_12_flush_request_get &&
	     mc_ifcs_12_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_12_fifo_flush_reqs$DEQ = mc_ifcs_12_wi_req_flush$wget ;
  assign mc_ifcs_12_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_12_fifo_rsps
  assign mc_ifcs_12_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_38_TO_36_2_mc_rs_cmd_BITS__ETC__q3,
	       mc_rs_sub[38:36],
	       mc_rs_rtnctl[415:384],
	       mc_rs_data[831:768] } ;
  assign mc_ifcs_12_fifo_rsps$EN_enq = mc_rs_vld[12] ;
  assign mc_ifcs_12_fifo_rsps$EN_deq =
	     mc_ifcs_12_fifo_rsps$RDY_deq && mc_ifcs_12_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_12_req_rsp_response_put ;
  assign mc_ifcs_12_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_13_fifo_flush_cmplts
  assign mc_ifcs_13_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_13_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[13] ;
  assign mc_ifcs_13_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_13_flush_response_put &&
	     mc_ifcs_13_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_13_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_13_fifo_flush_reqs
  assign mc_ifcs_13_fifo_flush_reqs$D_IN = app$mc_ifcs_13_flush_request_get ;
  assign mc_ifcs_13_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_13_flush_request_get &&
	     mc_ifcs_13_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_13_fifo_flush_reqs$DEQ = mc_ifcs_13_wi_req_flush$wget ;
  assign mc_ifcs_13_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_13_fifo_rsps
  assign mc_ifcs_13_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_41_TO_39_2_mc_rs_cmd_BITS__ETC__q5,
	       mc_rs_sub[41:39],
	       mc_rs_rtnctl[447:416],
	       mc_rs_data[895:832] } ;
  assign mc_ifcs_13_fifo_rsps$EN_enq = mc_rs_vld[13] ;
  assign mc_ifcs_13_fifo_rsps$EN_deq =
	     mc_ifcs_13_fifo_rsps$RDY_deq && mc_ifcs_13_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_13_req_rsp_response_put ;
  assign mc_ifcs_13_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_14_fifo_flush_cmplts
  assign mc_ifcs_14_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_14_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[14] ;
  assign mc_ifcs_14_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_14_flush_response_put &&
	     mc_ifcs_14_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_14_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_14_fifo_flush_reqs
  assign mc_ifcs_14_fifo_flush_reqs$D_IN = app$mc_ifcs_14_flush_request_get ;
  assign mc_ifcs_14_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_14_flush_request_get &&
	     mc_ifcs_14_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_14_fifo_flush_reqs$DEQ = mc_ifcs_14_wi_req_flush$wget ;
  assign mc_ifcs_14_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_14_fifo_rsps
  assign mc_ifcs_14_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_44_TO_42_2_mc_rs_cmd_BITS__ETC__q6,
	       mc_rs_sub[44:42],
	       mc_rs_rtnctl[479:448],
	       mc_rs_data[959:896] } ;
  assign mc_ifcs_14_fifo_rsps$EN_enq = mc_rs_vld[14] ;
  assign mc_ifcs_14_fifo_rsps$EN_deq =
	     mc_ifcs_14_fifo_rsps$RDY_deq && mc_ifcs_14_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_14_req_rsp_response_put ;
  assign mc_ifcs_14_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_15_fifo_flush_cmplts
  assign mc_ifcs_15_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_15_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[15] ;
  assign mc_ifcs_15_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_15_flush_response_put &&
	     mc_ifcs_15_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_15_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_15_fifo_flush_reqs
  assign mc_ifcs_15_fifo_flush_reqs$D_IN = app$mc_ifcs_15_flush_request_get ;
  assign mc_ifcs_15_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_15_flush_request_get &&
	     mc_ifcs_15_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_15_fifo_flush_reqs$DEQ = mc_ifcs_15_wi_req_flush$wget ;
  assign mc_ifcs_15_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_15_fifo_rsps
  assign mc_ifcs_15_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_47_TO_45_2_mc_rs_cmd_BITS__ETC__q7,
	       mc_rs_sub[47:45],
	       mc_rs_rtnctl[511:480],
	       mc_rs_data[1023:960] } ;
  assign mc_ifcs_15_fifo_rsps$EN_enq = mc_rs_vld[15] ;
  assign mc_ifcs_15_fifo_rsps$EN_deq =
	     mc_ifcs_15_fifo_rsps$RDY_deq && mc_ifcs_15_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_15_req_rsp_response_put ;
  assign mc_ifcs_15_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_1_fifo_flush_cmplts
  assign mc_ifcs_1_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_1_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[1] ;
  assign mc_ifcs_1_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_1_flush_response_put &&
	     mc_ifcs_1_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_1_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_1_fifo_flush_reqs
  assign mc_ifcs_1_fifo_flush_reqs$D_IN = app$mc_ifcs_1_flush_request_get ;
  assign mc_ifcs_1_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_1_flush_request_get &&
	     mc_ifcs_1_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_1_fifo_flush_reqs$DEQ = mc_ifcs_1_wi_req_flush$wget ;
  assign mc_ifcs_1_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_1_fifo_rsps
  assign mc_ifcs_1_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_5_TO_3_2_mc_rs_cmd_BITS_5__ETC__q8,
	       mc_rs_sub[5:3],
	       mc_rs_rtnctl[63:32],
	       mc_rs_data[127:64] } ;
  assign mc_ifcs_1_fifo_rsps$EN_enq = mc_rs_vld[1] ;
  assign mc_ifcs_1_fifo_rsps$EN_deq =
	     mc_ifcs_1_fifo_rsps$RDY_deq && mc_ifcs_1_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_1_req_rsp_response_put ;
  assign mc_ifcs_1_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_2_fifo_flush_cmplts
  assign mc_ifcs_2_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_2_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[2] ;
  assign mc_ifcs_2_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_2_flush_response_put &&
	     mc_ifcs_2_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_2_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_2_fifo_flush_reqs
  assign mc_ifcs_2_fifo_flush_reqs$D_IN = app$mc_ifcs_2_flush_request_get ;
  assign mc_ifcs_2_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_2_flush_request_get &&
	     mc_ifcs_2_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_2_fifo_flush_reqs$DEQ = mc_ifcs_2_wi_req_flush$wget ;
  assign mc_ifcs_2_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_2_fifo_rsps
  assign mc_ifcs_2_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_8_TO_6_2_mc_rs_cmd_BITS_8__ETC__q9,
	       mc_rs_sub[8:6],
	       mc_rs_rtnctl[95:64],
	       mc_rs_data[191:128] } ;
  assign mc_ifcs_2_fifo_rsps$EN_enq = mc_rs_vld[2] ;
  assign mc_ifcs_2_fifo_rsps$EN_deq =
	     mc_ifcs_2_fifo_rsps$RDY_deq && mc_ifcs_2_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_2_req_rsp_response_put ;
  assign mc_ifcs_2_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_3_fifo_flush_cmplts
  assign mc_ifcs_3_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_3_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[3] ;
  assign mc_ifcs_3_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_3_flush_response_put &&
	     mc_ifcs_3_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_3_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_3_fifo_flush_reqs
  assign mc_ifcs_3_fifo_flush_reqs$D_IN = app$mc_ifcs_3_flush_request_get ;
  assign mc_ifcs_3_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_3_flush_request_get &&
	     mc_ifcs_3_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_3_fifo_flush_reqs$DEQ = mc_ifcs_3_wi_req_flush$wget ;
  assign mc_ifcs_3_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_3_fifo_rsps
  assign mc_ifcs_3_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_11_TO_9_2_mc_rs_cmd_BITS_1_ETC__q11,
	       mc_rs_sub[11:9],
	       mc_rs_rtnctl[127:96],
	       mc_rs_data[255:192] } ;
  assign mc_ifcs_3_fifo_rsps$EN_enq = mc_rs_vld[3] ;
  assign mc_ifcs_3_fifo_rsps$EN_deq =
	     mc_ifcs_3_fifo_rsps$RDY_deq && mc_ifcs_3_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_3_req_rsp_response_put ;
  assign mc_ifcs_3_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_4_fifo_flush_cmplts
  assign mc_ifcs_4_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_4_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[4] ;
  assign mc_ifcs_4_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_4_flush_response_put &&
	     mc_ifcs_4_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_4_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_4_fifo_flush_reqs
  assign mc_ifcs_4_fifo_flush_reqs$D_IN = app$mc_ifcs_4_flush_request_get ;
  assign mc_ifcs_4_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_4_flush_request_get &&
	     mc_ifcs_4_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_4_fifo_flush_reqs$DEQ = mc_ifcs_4_wi_req_flush$wget ;
  assign mc_ifcs_4_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_4_fifo_rsps
  assign mc_ifcs_4_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_14_TO_12_2_mc_rs_cmd_BITS__ETC__q10,
	       mc_rs_sub[14:12],
	       mc_rs_rtnctl[159:128],
	       mc_rs_data[319:256] } ;
  assign mc_ifcs_4_fifo_rsps$EN_enq = mc_rs_vld[4] ;
  assign mc_ifcs_4_fifo_rsps$EN_deq =
	     mc_ifcs_4_fifo_rsps$RDY_deq && mc_ifcs_4_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_4_req_rsp_response_put ;
  assign mc_ifcs_4_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_5_fifo_flush_cmplts
  assign mc_ifcs_5_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_5_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[5] ;
  assign mc_ifcs_5_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_5_flush_response_put &&
	     mc_ifcs_5_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_5_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_5_fifo_flush_reqs
  assign mc_ifcs_5_fifo_flush_reqs$D_IN = app$mc_ifcs_5_flush_request_get ;
  assign mc_ifcs_5_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_5_flush_request_get &&
	     mc_ifcs_5_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_5_fifo_flush_reqs$DEQ = mc_ifcs_5_wi_req_flush$wget ;
  assign mc_ifcs_5_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_5_fifo_rsps
  assign mc_ifcs_5_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_17_TO_15_2_mc_rs_cmd_BITS__ETC__q12,
	       mc_rs_sub[17:15],
	       mc_rs_rtnctl[191:160],
	       mc_rs_data[383:320] } ;
  assign mc_ifcs_5_fifo_rsps$EN_enq = mc_rs_vld[5] ;
  assign mc_ifcs_5_fifo_rsps$EN_deq =
	     mc_ifcs_5_fifo_rsps$RDY_deq && mc_ifcs_5_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_5_req_rsp_response_put ;
  assign mc_ifcs_5_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_6_fifo_flush_cmplts
  assign mc_ifcs_6_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_6_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[6] ;
  assign mc_ifcs_6_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_6_flush_response_put &&
	     mc_ifcs_6_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_6_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_6_fifo_flush_reqs
  assign mc_ifcs_6_fifo_flush_reqs$D_IN = app$mc_ifcs_6_flush_request_get ;
  assign mc_ifcs_6_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_6_flush_request_get &&
	     mc_ifcs_6_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_6_fifo_flush_reqs$DEQ = mc_ifcs_6_wi_req_flush$wget ;
  assign mc_ifcs_6_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_6_fifo_rsps
  assign mc_ifcs_6_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_20_TO_18_2_mc_rs_cmd_BITS__ETC__q13,
	       mc_rs_sub[20:18],
	       mc_rs_rtnctl[223:192],
	       mc_rs_data[447:384] } ;
  assign mc_ifcs_6_fifo_rsps$EN_enq = mc_rs_vld[6] ;
  assign mc_ifcs_6_fifo_rsps$EN_deq =
	     mc_ifcs_6_fifo_rsps$RDY_deq && mc_ifcs_6_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_6_req_rsp_response_put ;
  assign mc_ifcs_6_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_7_fifo_flush_cmplts
  assign mc_ifcs_7_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_7_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[7] ;
  assign mc_ifcs_7_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_7_flush_response_put &&
	     mc_ifcs_7_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_7_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_7_fifo_flush_reqs
  assign mc_ifcs_7_fifo_flush_reqs$D_IN = app$mc_ifcs_7_flush_request_get ;
  assign mc_ifcs_7_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_7_flush_request_get &&
	     mc_ifcs_7_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_7_fifo_flush_reqs$DEQ = mc_ifcs_7_wi_req_flush$wget ;
  assign mc_ifcs_7_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_7_fifo_rsps
  assign mc_ifcs_7_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_23_TO_21_2_mc_rs_cmd_BITS__ETC__q15,
	       mc_rs_sub[23:21],
	       mc_rs_rtnctl[255:224],
	       mc_rs_data[511:448] } ;
  assign mc_ifcs_7_fifo_rsps$EN_enq = mc_rs_vld[7] ;
  assign mc_ifcs_7_fifo_rsps$EN_deq =
	     mc_ifcs_7_fifo_rsps$RDY_deq && mc_ifcs_7_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_7_req_rsp_response_put ;
  assign mc_ifcs_7_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_8_fifo_flush_cmplts
  assign mc_ifcs_8_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_8_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[8] ;
  assign mc_ifcs_8_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_8_flush_response_put &&
	     mc_ifcs_8_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_8_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_8_fifo_flush_reqs
  assign mc_ifcs_8_fifo_flush_reqs$D_IN = app$mc_ifcs_8_flush_request_get ;
  assign mc_ifcs_8_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_8_flush_request_get &&
	     mc_ifcs_8_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_8_fifo_flush_reqs$DEQ = mc_ifcs_8_wi_req_flush$wget ;
  assign mc_ifcs_8_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_8_fifo_rsps
  assign mc_ifcs_8_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_26_TO_24_2_mc_rs_cmd_BITS__ETC__q14,
	       mc_rs_sub[26:24],
	       mc_rs_rtnctl[287:256],
	       mc_rs_data[575:512] } ;
  assign mc_ifcs_8_fifo_rsps$EN_enq = mc_rs_vld[8] ;
  assign mc_ifcs_8_fifo_rsps$EN_deq =
	     mc_ifcs_8_fifo_rsps$RDY_deq && mc_ifcs_8_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_8_req_rsp_response_put ;
  assign mc_ifcs_8_fifo_rsps$EN_clear = 1'b0 ;

  // submodule mc_ifcs_9_fifo_flush_cmplts
  assign mc_ifcs_9_fifo_flush_cmplts$D_IN = 1'b0 /* unspecified value */  ;
  assign mc_ifcs_9_fifo_flush_cmplts$ENQ = mc_rs_flush_cmplt[9] ;
  assign mc_ifcs_9_fifo_flush_cmplts$DEQ =
	     app$RDY_mc_ifcs_9_flush_response_put &&
	     mc_ifcs_9_fifo_flush_cmplts$EMPTY_N ;
  assign mc_ifcs_9_fifo_flush_cmplts$CLR = 1'b0 ;

  // submodule mc_ifcs_9_fifo_flush_reqs
  assign mc_ifcs_9_fifo_flush_reqs$D_IN = app$mc_ifcs_9_flush_request_get ;
  assign mc_ifcs_9_fifo_flush_reqs$ENQ =
	     app$RDY_mc_ifcs_9_flush_request_get &&
	     mc_ifcs_9_fifo_flush_reqs$FULL_N ;
  assign mc_ifcs_9_fifo_flush_reqs$DEQ = mc_ifcs_9_wi_req_flush$wget ;
  assign mc_ifcs_9_fifo_flush_reqs$CLR = 1'b0 ;

  // submodule mc_ifcs_9_fifo_rsps
  assign mc_ifcs_9_fifo_rsps$enq_1 =
	     { CASE_mc_rs_cmd_BITS_29_TO_27_2_mc_rs_cmd_BITS__ETC__q16,
	       mc_rs_sub[29:27],
	       mc_rs_rtnctl[319:288],
	       mc_rs_data[639:576] } ;
  assign mc_ifcs_9_fifo_rsps$EN_enq = mc_rs_vld[9] ;
  assign mc_ifcs_9_fifo_rsps$EN_deq =
	     mc_ifcs_9_fifo_rsps$RDY_deq && mc_ifcs_9_fifo_rsps$RDY_first &&
	     app$RDY_mc_ifcs_9_req_rsp_response_put ;
  assign mc_ifcs_9_fifo_rsps$EN_clear = 1'b0 ;

  // remaining internal signals
  assign IF_mc_ifcs_0_wi_rsp_flush_cmplt_whas__25_AND_m_ETC___d133 =
	     mc_rs_flush_cmplt[0] ?
	       ((mc_ifcs_0_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_0_rg_num_outstanding_flushes :
		  mc_ifcs_0_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_0_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_10_wi_rsp_flush_cmplt_whas__225_AND_ETC___d1233 =
	     mc_rs_flush_cmplt[10] ?
	       ((mc_ifcs_10_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_10_rg_num_outstanding_flushes :
		  mc_ifcs_10_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_10_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_11_wi_rsp_flush_cmplt_whas__335_AND_ETC___d1343 =
	     mc_rs_flush_cmplt[11] ?
	       ((mc_ifcs_11_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_11_rg_num_outstanding_flushes :
		  mc_ifcs_11_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_11_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_12_wi_rsp_flush_cmplt_whas__445_AND_ETC___d1453 =
	     mc_rs_flush_cmplt[12] ?
	       ((mc_ifcs_12_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_12_rg_num_outstanding_flushes :
		  mc_ifcs_12_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_12_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_13_wi_rsp_flush_cmplt_whas__555_AND_ETC___d1563 =
	     mc_rs_flush_cmplt[13] ?
	       ((mc_ifcs_13_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_13_rg_num_outstanding_flushes :
		  mc_ifcs_13_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_13_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_14_wi_rsp_flush_cmplt_whas__665_AND_ETC___d1673 =
	     mc_rs_flush_cmplt[14] ?
	       ((mc_ifcs_14_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_14_rg_num_outstanding_flushes :
		  mc_ifcs_14_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_14_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3400 =
	     { mc_ifcs_15_wi_mc_req$wget[145:144],
	       mc_ifcs_14_wi_mc_req$wget[145:144],
	       mc_ifcs_13_wi_mc_req$wget[145:144],
	       mc_ifcs_12_wi_mc_req$wget[145:144],
	       mc_ifcs_11_wi_mc_req$wget[145:144],
	       mc_ifcs_10_wi_mc_req$wget[145:144] } ;
  assign IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3410 =
	     { IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3400,
	       mc_ifcs_9_wi_mc_req$wget[145:144],
	       mc_ifcs_8_wi_mc_req$wget[145:144],
	       mc_ifcs_7_wi_mc_req$wget[145:144],
	       mc_ifcs_6_wi_mc_req$wget[145:144] } ;
  assign IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3420 =
	     { IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3410,
	       mc_ifcs_5_wi_mc_req$wget[145:144],
	       mc_ifcs_4_wi_mc_req$wget[145:144],
	       mc_ifcs_3_wi_mc_req$wget[145:144],
	       mc_ifcs_2_wi_mc_req$wget[145:144] } ;
  assign IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3439 =
	     { mc_ifcs_15_wi_mc_req$wget[143:96],
	       mc_ifcs_14_wi_mc_req$wget[143:96],
	       mc_ifcs_13_wi_mc_req$wget[143:96],
	       mc_ifcs_12_wi_mc_req$wget[143:96],
	       mc_ifcs_11_wi_mc_req$wget[143:96],
	       mc_ifcs_10_wi_mc_req$wget[143:96] } ;
  assign IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3449 =
	     { IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3439,
	       mc_ifcs_9_wi_mc_req$wget[143:96],
	       mc_ifcs_8_wi_mc_req$wget[143:96],
	       mc_ifcs_7_wi_mc_req$wget[143:96],
	       mc_ifcs_6_wi_mc_req$wget[143:96] } ;
  assign IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3459 =
	     { IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3449,
	       mc_ifcs_5_wi_mc_req$wget[143:96],
	       mc_ifcs_4_wi_mc_req$wget[143:96],
	       mc_ifcs_3_wi_mc_req$wget[143:96],
	       mc_ifcs_2_wi_mc_req$wget[143:96] } ;
  assign IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3478 =
	     { mc_ifcs_15_wi_mc_req$wget[95:64],
	       mc_ifcs_14_wi_mc_req$wget[95:64],
	       mc_ifcs_13_wi_mc_req$wget[95:64],
	       mc_ifcs_12_wi_mc_req$wget[95:64],
	       mc_ifcs_11_wi_mc_req$wget[95:64],
	       mc_ifcs_10_wi_mc_req$wget[95:64] } ;
  assign IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3488 =
	     { IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3478,
	       mc_ifcs_9_wi_mc_req$wget[95:64],
	       mc_ifcs_8_wi_mc_req$wget[95:64],
	       mc_ifcs_7_wi_mc_req$wget[95:64],
	       mc_ifcs_6_wi_mc_req$wget[95:64] } ;
  assign IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3498 =
	     { IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3488,
	       mc_ifcs_5_wi_mc_req$wget[95:64],
	       mc_ifcs_4_wi_mc_req$wget[95:64],
	       mc_ifcs_3_wi_mc_req$wget[95:64],
	       mc_ifcs_2_wi_mc_req$wget[95:64] } ;
  assign IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3517 =
	     { mc_ifcs_15_wi_mc_req$wget[63:0],
	       mc_ifcs_14_wi_mc_req$wget[63:0],
	       mc_ifcs_13_wi_mc_req$wget[63:0],
	       mc_ifcs_12_wi_mc_req$wget[63:0],
	       mc_ifcs_11_wi_mc_req$wget[63:0],
	       mc_ifcs_10_wi_mc_req$wget[63:0] } ;
  assign IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3527 =
	     { IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3517,
	       mc_ifcs_9_wi_mc_req$wget[63:0],
	       mc_ifcs_8_wi_mc_req$wget[63:0],
	       mc_ifcs_7_wi_mc_req$wget[63:0],
	       mc_ifcs_6_wi_mc_req$wget[63:0] } ;
  assign IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3537 =
	     { IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_mc_ifcs_ETC___d3527,
	       mc_ifcs_5_wi_mc_req$wget[63:0],
	       mc_ifcs_4_wi_mc_req$wget[63:0],
	       mc_ifcs_3_wi_mc_req$wget[63:0],
	       mc_ifcs_2_wi_mc_req$wget[63:0] } ;
  assign IF_mc_ifcs_15_wi_rsp_flush_cmplt_whas__775_AND_ETC___d1783 =
	     mc_rs_flush_cmplt[15] ?
	       ((mc_ifcs_15_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_15_rg_num_outstanding_flushes :
		  mc_ifcs_15_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_15_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_1_wi_rsp_flush_cmplt_whas__35_AND_m_ETC___d243 =
	     mc_rs_flush_cmplt[1] ?
	       ((mc_ifcs_1_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_1_rg_num_outstanding_flushes :
		  mc_ifcs_1_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_1_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_2_wi_rsp_flush_cmplt_whas__45_AND_m_ETC___d353 =
	     mc_rs_flush_cmplt[2] ?
	       ((mc_ifcs_2_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_2_rg_num_outstanding_flushes :
		  mc_ifcs_2_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_2_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_3_wi_rsp_flush_cmplt_whas__55_AND_m_ETC___d463 =
	     mc_rs_flush_cmplt[3] ?
	       ((mc_ifcs_3_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_3_rg_num_outstanding_flushes :
		  mc_ifcs_3_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_3_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_4_wi_rsp_flush_cmplt_whas__65_AND_m_ETC___d573 =
	     mc_rs_flush_cmplt[4] ?
	       ((mc_ifcs_4_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_4_rg_num_outstanding_flushes :
		  mc_ifcs_4_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_4_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_5_wi_rsp_flush_cmplt_whas__75_AND_m_ETC___d683 =
	     mc_rs_flush_cmplt[5] ?
	       ((mc_ifcs_5_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_5_rg_num_outstanding_flushes :
		  mc_ifcs_5_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_5_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_6_wi_rsp_flush_cmplt_whas__85_AND_m_ETC___d793 =
	     mc_rs_flush_cmplt[6] ?
	       ((mc_ifcs_6_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_6_rg_num_outstanding_flushes :
		  mc_ifcs_6_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_6_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_7_wi_rsp_flush_cmplt_whas__95_AND_m_ETC___d903 =
	     mc_rs_flush_cmplt[7] ?
	       ((mc_ifcs_7_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_7_rg_num_outstanding_flushes :
		  mc_ifcs_7_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_7_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_8_wi_rsp_flush_cmplt_whas__005_AND__ETC___d1013 =
	     mc_rs_flush_cmplt[8] ?
	       ((mc_ifcs_8_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_8_rg_num_outstanding_flushes :
		  mc_ifcs_8_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_8_rg_num_outstanding_flushes ;
  assign IF_mc_ifcs_9_wi_rsp_flush_cmplt_whas__115_AND__ETC___d1123 =
	     mc_rs_flush_cmplt[9] ?
	       ((mc_ifcs_9_rg_num_outstanding_flushes == 3'd0) ?
		  mc_ifcs_9_rg_num_outstanding_flushes :
		  mc_ifcs_9_rg_num_outstanding_flushes - 3'd1) :
	       mc_ifcs_9_rg_num_outstanding_flushes ;
  assign b__h37005 =
	     dispatch_fifo_insts_cr_nItems$EN_port0__write ?
	       dispatch_fifo_insts_cr_nItems$port0__write_1 :
	       dispatch_fifo_insts_cr_nItems ;
  assign x__h11626 = {8{app$mc_ifcs_4_req_rsp_request_get[7:0]}} ;
  assign x__h11847 = {4{app$mc_ifcs_4_req_rsp_request_get[15:0]}} ;
  assign x__h11960 = {2{app$mc_ifcs_4_req_rsp_request_get[31:0]}} ;
  assign x__h13745 = {8{app$mc_ifcs_5_req_rsp_request_get[7:0]}} ;
  assign x__h13966 = {4{app$mc_ifcs_5_req_rsp_request_get[15:0]}} ;
  assign x__h14079 = {2{app$mc_ifcs_5_req_rsp_request_get[31:0]}} ;
  assign x__h15864 = {8{app$mc_ifcs_6_req_rsp_request_get[7:0]}} ;
  assign x__h16085 = {4{app$mc_ifcs_6_req_rsp_request_get[15:0]}} ;
  assign x__h16198 = {2{app$mc_ifcs_6_req_rsp_request_get[31:0]}} ;
  assign x__h17983 = {8{app$mc_ifcs_7_req_rsp_request_get[7:0]}} ;
  assign x__h18204 = {4{app$mc_ifcs_7_req_rsp_request_get[15:0]}} ;
  assign x__h18317 = {2{app$mc_ifcs_7_req_rsp_request_get[31:0]}} ;
  assign x__h20102 = {8{app$mc_ifcs_8_req_rsp_request_get[7:0]}} ;
  assign x__h20323 = {4{app$mc_ifcs_8_req_rsp_request_get[15:0]}} ;
  assign x__h20436 = {2{app$mc_ifcs_8_req_rsp_request_get[31:0]}} ;
  assign x__h22221 = {8{app$mc_ifcs_9_req_rsp_request_get[7:0]}} ;
  assign x__h22442 = {4{app$mc_ifcs_9_req_rsp_request_get[15:0]}} ;
  assign x__h22555 = {2{app$mc_ifcs_9_req_rsp_request_get[31:0]}} ;
  assign x__h24340 = {8{app$mc_ifcs_10_req_rsp_request_get[7:0]}} ;
  assign x__h24561 = {4{app$mc_ifcs_10_req_rsp_request_get[15:0]}} ;
  assign x__h24674 = {2{app$mc_ifcs_10_req_rsp_request_get[31:0]}} ;
  assign x__h26459 = {8{app$mc_ifcs_11_req_rsp_request_get[7:0]}} ;
  assign x__h26680 = {4{app$mc_ifcs_11_req_rsp_request_get[15:0]}} ;
  assign x__h26793 = {2{app$mc_ifcs_11_req_rsp_request_get[31:0]}} ;
  assign x__h28578 = {8{app$mc_ifcs_12_req_rsp_request_get[7:0]}} ;
  assign x__h28799 = {4{app$mc_ifcs_12_req_rsp_request_get[15:0]}} ;
  assign x__h28912 = {2{app$mc_ifcs_12_req_rsp_request_get[31:0]}} ;
  assign x__h30697 = {8{app$mc_ifcs_13_req_rsp_request_get[7:0]}} ;
  assign x__h30918 = {4{app$mc_ifcs_13_req_rsp_request_get[15:0]}} ;
  assign x__h31031 = {2{app$mc_ifcs_13_req_rsp_request_get[31:0]}} ;
  assign x__h3149 = {8{app$mc_ifcs_0_req_rsp_request_get[7:0]}} ;
  assign x__h32816 = {8{app$mc_ifcs_14_req_rsp_request_get[7:0]}} ;
  assign x__h33037 = {4{app$mc_ifcs_14_req_rsp_request_get[15:0]}} ;
  assign x__h33150 = {2{app$mc_ifcs_14_req_rsp_request_get[31:0]}} ;
  assign x__h3370 = {4{app$mc_ifcs_0_req_rsp_request_get[15:0]}} ;
  assign x__h3483 = {2{app$mc_ifcs_0_req_rsp_request_get[31:0]}} ;
  assign x__h34935 = {8{app$mc_ifcs_15_req_rsp_request_get[7:0]}} ;
  assign x__h35156 = {4{app$mc_ifcs_15_req_rsp_request_get[15:0]}} ;
  assign x__h35269 = {2{app$mc_ifcs_15_req_rsp_request_get[31:0]}} ;
  assign x__h5269 = {8{app$mc_ifcs_1_req_rsp_request_get[7:0]}} ;
  assign x__h5490 = {4{app$mc_ifcs_1_req_rsp_request_get[15:0]}} ;
  assign x__h5603 = {2{app$mc_ifcs_1_req_rsp_request_get[31:0]}} ;
  assign x__h7388 = {8{app$mc_ifcs_2_req_rsp_request_get[7:0]}} ;
  assign x__h7609 = {4{app$mc_ifcs_2_req_rsp_request_get[15:0]}} ;
  assign x__h7722 = {2{app$mc_ifcs_2_req_rsp_request_get[31:0]}} ;
  assign x__h9507 = {8{app$mc_ifcs_3_req_rsp_request_get[7:0]}} ;
  assign x__h9728 = {4{app$mc_ifcs_3_req_rsp_request_get[15:0]}} ;
  assign x__h9841 = {2{app$mc_ifcs_3_req_rsp_request_get[31:0]}} ;
  always@(app$mc_ifcs_0_req_rsp_request_get or
	  x__h3149 or x__h3370 or x__h3483)
  begin
    case (app$mc_ifcs_0_req_rsp_request_get[145:144])
      2'd0: req1_data__h2923 = x__h3149;
      2'd1: req1_data__h2923 = x__h3370;
      2'd2: req1_data__h2923 = x__h3483;
      2'd3: req1_data__h2923 = app$mc_ifcs_0_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_1_req_rsp_request_get or
	  x__h5269 or x__h5490 or x__h5603)
  begin
    case (app$mc_ifcs_1_req_rsp_request_get[145:144])
      2'd0: req1_data__h5046 = x__h5269;
      2'd1: req1_data__h5046 = x__h5490;
      2'd2: req1_data__h5046 = x__h5603;
      2'd3: req1_data__h5046 = app$mc_ifcs_1_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_2_req_rsp_request_get or
	  x__h7388 or x__h7609 or x__h7722)
  begin
    case (app$mc_ifcs_2_req_rsp_request_get[145:144])
      2'd0: req1_data__h7165 = x__h7388;
      2'd1: req1_data__h7165 = x__h7609;
      2'd2: req1_data__h7165 = x__h7722;
      2'd3: req1_data__h7165 = app$mc_ifcs_2_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_3_req_rsp_request_get or
	  x__h9507 or x__h9728 or x__h9841)
  begin
    case (app$mc_ifcs_3_req_rsp_request_get[145:144])
      2'd0: req1_data__h9284 = x__h9507;
      2'd1: req1_data__h9284 = x__h9728;
      2'd2: req1_data__h9284 = x__h9841;
      2'd3: req1_data__h9284 = app$mc_ifcs_3_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_4_req_rsp_request_get or
	  x__h11626 or x__h11847 or x__h11960)
  begin
    case (app$mc_ifcs_4_req_rsp_request_get[145:144])
      2'd0: req1_data__h11403 = x__h11626;
      2'd1: req1_data__h11403 = x__h11847;
      2'd2: req1_data__h11403 = x__h11960;
      2'd3: req1_data__h11403 = app$mc_ifcs_4_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_5_req_rsp_request_get or
	  x__h13745 or x__h13966 or x__h14079)
  begin
    case (app$mc_ifcs_5_req_rsp_request_get[145:144])
      2'd0: req1_data__h13522 = x__h13745;
      2'd1: req1_data__h13522 = x__h13966;
      2'd2: req1_data__h13522 = x__h14079;
      2'd3: req1_data__h13522 = app$mc_ifcs_5_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_6_req_rsp_request_get or
	  x__h15864 or x__h16085 or x__h16198)
  begin
    case (app$mc_ifcs_6_req_rsp_request_get[145:144])
      2'd0: req1_data__h15641 = x__h15864;
      2'd1: req1_data__h15641 = x__h16085;
      2'd2: req1_data__h15641 = x__h16198;
      2'd3: req1_data__h15641 = app$mc_ifcs_6_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_7_req_rsp_request_get or
	  x__h17983 or x__h18204 or x__h18317)
  begin
    case (app$mc_ifcs_7_req_rsp_request_get[145:144])
      2'd0: req1_data__h17760 = x__h17983;
      2'd1: req1_data__h17760 = x__h18204;
      2'd2: req1_data__h17760 = x__h18317;
      2'd3: req1_data__h17760 = app$mc_ifcs_7_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_8_req_rsp_request_get or
	  x__h20102 or x__h20323 or x__h20436)
  begin
    case (app$mc_ifcs_8_req_rsp_request_get[145:144])
      2'd0: req1_data__h19879 = x__h20102;
      2'd1: req1_data__h19879 = x__h20323;
      2'd2: req1_data__h19879 = x__h20436;
      2'd3: req1_data__h19879 = app$mc_ifcs_8_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_9_req_rsp_request_get or
	  x__h22221 or x__h22442 or x__h22555)
  begin
    case (app$mc_ifcs_9_req_rsp_request_get[145:144])
      2'd0: req1_data__h21998 = x__h22221;
      2'd1: req1_data__h21998 = x__h22442;
      2'd2: req1_data__h21998 = x__h22555;
      2'd3: req1_data__h21998 = app$mc_ifcs_9_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_10_req_rsp_request_get or
	  x__h24340 or x__h24561 or x__h24674)
  begin
    case (app$mc_ifcs_10_req_rsp_request_get[145:144])
      2'd0: req1_data__h24117 = x__h24340;
      2'd1: req1_data__h24117 = x__h24561;
      2'd2: req1_data__h24117 = x__h24674;
      2'd3: req1_data__h24117 = app$mc_ifcs_10_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_11_req_rsp_request_get or
	  x__h26459 or x__h26680 or x__h26793)
  begin
    case (app$mc_ifcs_11_req_rsp_request_get[145:144])
      2'd0: req1_data__h26236 = x__h26459;
      2'd1: req1_data__h26236 = x__h26680;
      2'd2: req1_data__h26236 = x__h26793;
      2'd3: req1_data__h26236 = app$mc_ifcs_11_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_12_req_rsp_request_get or
	  x__h28578 or x__h28799 or x__h28912)
  begin
    case (app$mc_ifcs_12_req_rsp_request_get[145:144])
      2'd0: req1_data__h28355 = x__h28578;
      2'd1: req1_data__h28355 = x__h28799;
      2'd2: req1_data__h28355 = x__h28912;
      2'd3: req1_data__h28355 = app$mc_ifcs_12_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_13_req_rsp_request_get or
	  x__h30697 or x__h30918 or x__h31031)
  begin
    case (app$mc_ifcs_13_req_rsp_request_get[145:144])
      2'd0: req1_data__h30474 = x__h30697;
      2'd1: req1_data__h30474 = x__h30918;
      2'd2: req1_data__h30474 = x__h31031;
      2'd3: req1_data__h30474 = app$mc_ifcs_13_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_14_req_rsp_request_get or
	  x__h32816 or x__h33037 or x__h33150)
  begin
    case (app$mc_ifcs_14_req_rsp_request_get[145:144])
      2'd0: req1_data__h32593 = x__h32816;
      2'd1: req1_data__h32593 = x__h33037;
      2'd2: req1_data__h32593 = x__h33150;
      2'd3: req1_data__h32593 = app$mc_ifcs_14_req_rsp_request_get[63:0];
    endcase
  end
  always@(app$mc_ifcs_15_req_rsp_request_get or
	  x__h34935 or x__h35156 or x__h35269)
  begin
    case (app$mc_ifcs_15_req_rsp_request_get[145:144])
      2'd0: req1_data__h34712 = x__h34935;
      2'd1: req1_data__h34712 = x__h35156;
      2'd2: req1_data__h34712 = x__h35269;
      2'd3: req1_data__h34712 = app$mc_ifcs_15_req_rsp_request_get[63:0];
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[2:0])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_2_TO_0_2_mc_rs_cmd_BITS_2__ETC__q1 =
	      mc_rs_cmd[2:0];
      default: CASE_mc_rs_cmd_BITS_2_TO_0_2_mc_rs_cmd_BITS_2__ETC__q1 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[32:30])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_32_TO_30_2_mc_rs_cmd_BITS__ETC__q2 =
	      mc_rs_cmd[32:30];
      default: CASE_mc_rs_cmd_BITS_32_TO_30_2_mc_rs_cmd_BITS__ETC__q2 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[38:36])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_38_TO_36_2_mc_rs_cmd_BITS__ETC__q3 =
	      mc_rs_cmd[38:36];
      default: CASE_mc_rs_cmd_BITS_38_TO_36_2_mc_rs_cmd_BITS__ETC__q3 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[35:33])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_35_TO_33_2_mc_rs_cmd_BITS__ETC__q4 =
	      mc_rs_cmd[35:33];
      default: CASE_mc_rs_cmd_BITS_35_TO_33_2_mc_rs_cmd_BITS__ETC__q4 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[41:39])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_41_TO_39_2_mc_rs_cmd_BITS__ETC__q5 =
	      mc_rs_cmd[41:39];
      default: CASE_mc_rs_cmd_BITS_41_TO_39_2_mc_rs_cmd_BITS__ETC__q5 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[44:42])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_44_TO_42_2_mc_rs_cmd_BITS__ETC__q6 =
	      mc_rs_cmd[44:42];
      default: CASE_mc_rs_cmd_BITS_44_TO_42_2_mc_rs_cmd_BITS__ETC__q6 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[47:45])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_47_TO_45_2_mc_rs_cmd_BITS__ETC__q7 =
	      mc_rs_cmd[47:45];
      default: CASE_mc_rs_cmd_BITS_47_TO_45_2_mc_rs_cmd_BITS__ETC__q7 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[5:3])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_5_TO_3_2_mc_rs_cmd_BITS_5__ETC__q8 =
	      mc_rs_cmd[5:3];
      default: CASE_mc_rs_cmd_BITS_5_TO_3_2_mc_rs_cmd_BITS_5__ETC__q8 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[8:6])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_8_TO_6_2_mc_rs_cmd_BITS_8__ETC__q9 =
	      mc_rs_cmd[8:6];
      default: CASE_mc_rs_cmd_BITS_8_TO_6_2_mc_rs_cmd_BITS_8__ETC__q9 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[14:12])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_14_TO_12_2_mc_rs_cmd_BITS__ETC__q10 =
	      mc_rs_cmd[14:12];
      default: CASE_mc_rs_cmd_BITS_14_TO_12_2_mc_rs_cmd_BITS__ETC__q10 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[11:9])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_11_TO_9_2_mc_rs_cmd_BITS_1_ETC__q11 =
	      mc_rs_cmd[11:9];
      default: CASE_mc_rs_cmd_BITS_11_TO_9_2_mc_rs_cmd_BITS_1_ETC__q11 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[17:15])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_17_TO_15_2_mc_rs_cmd_BITS__ETC__q12 =
	      mc_rs_cmd[17:15];
      default: CASE_mc_rs_cmd_BITS_17_TO_15_2_mc_rs_cmd_BITS__ETC__q12 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[20:18])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_20_TO_18_2_mc_rs_cmd_BITS__ETC__q13 =
	      mc_rs_cmd[20:18];
      default: CASE_mc_rs_cmd_BITS_20_TO_18_2_mc_rs_cmd_BITS__ETC__q13 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[26:24])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_26_TO_24_2_mc_rs_cmd_BITS__ETC__q14 =
	      mc_rs_cmd[26:24];
      default: CASE_mc_rs_cmd_BITS_26_TO_24_2_mc_rs_cmd_BITS__ETC__q14 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[23:21])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_23_TO_21_2_mc_rs_cmd_BITS__ETC__q15 =
	      mc_rs_cmd[23:21];
      default: CASE_mc_rs_cmd_BITS_23_TO_21_2_mc_rs_cmd_BITS__ETC__q15 = 3'd6;
    endcase
  end
  always@(mc_rs_cmd)
  begin
    case (mc_rs_cmd[29:27])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_rs_cmd_BITS_29_TO_27_2_mc_rs_cmd_BITS__ETC__q16 =
	      mc_rs_cmd[29:27];
      default: CASE_mc_rs_cmd_BITS_29_TO_27_2_mc_rs_cmd_BITS__ETC__q16 = 3'd6;
    endcase
  end
  always@(app$mc_ifcs_0_req_rsp_request_get)
  begin
    case (app$mc_ifcs_0_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_0_req_rsp_request_get_BITS_15_ETC__q17 =
	      app$mc_ifcs_0_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_0_req_rsp_request_get_BITS_15_ETC__q17 = 7'd90;
    endcase
  end
  always@(mc_ifcs_0_wi_mc_req$wget)
  begin
    case (mc_ifcs_0_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd1;
      7'd32: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd0;
      7'd64: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd2;
      7'd65: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd3;
      7'd66: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd4;
      7'd67: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd5;
      7'd68: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd6;
      7'd69: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd7;
      7'd70: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd8;
      7'd71: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd9;
      7'd72: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd10;
      7'd76: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd11;
      7'd80: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd12;
      7'd81: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd13;
      7'd82: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd14;
      7'd83: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd15;
      7'd84: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd16;
      7'd85: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd17;
      7'd86: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd18;
      7'd87: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd19;
      7'd88: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd20;
      7'd89: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd21;
      default: CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18)
  begin
    case (CASE_mc_ifcs_0_wi_mc_reqwget_BITS_152_TO_146__ETC__q18)
      5'd0:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 = 7'd89;
      default: IF_IF_mc_ifcs_0_wi_mc_req_whas__270_THEN_IF_mc_ETC___d3361 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_1_req_rsp_request_get)
  begin
    case (app$mc_ifcs_1_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_1_req_rsp_request_get_BITS_15_ETC__q19 =
	      app$mc_ifcs_1_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_1_req_rsp_request_get_BITS_15_ETC__q19 = 7'd90;
    endcase
  end
  always@(mc_ifcs_1_wi_mc_req$wget)
  begin
    case (mc_ifcs_1_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd1;
      7'd32: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd0;
      7'd64: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd2;
      7'd65: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd3;
      7'd66: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd4;
      7'd67: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd5;
      7'd68: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd6;
      7'd69: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd7;
      7'd70: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd8;
      7'd71: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd9;
      7'd72: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd10;
      7'd76: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd11;
      7'd80: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd12;
      7'd81: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd13;
      7'd82: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd14;
      7'd83: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd15;
      7'd84: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd16;
      7'd85: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd17;
      7'd86: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd18;
      7'd87: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd19;
      7'd88: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd20;
      7'd89: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd21;
      default: CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20)
  begin
    case (CASE_mc_ifcs_1_wi_mc_reqwget_BITS_152_TO_146__ETC__q20)
      5'd0:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 = 7'd89;
      default: IF_IF_mc_ifcs_1_wi_mc_req_whas__177_THEN_IF_mc_ETC___d3268 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_2_req_rsp_request_get)
  begin
    case (app$mc_ifcs_2_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_2_req_rsp_request_get_BITS_15_ETC__q21 =
	      app$mc_ifcs_2_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_2_req_rsp_request_get_BITS_15_ETC__q21 = 7'd90;
    endcase
  end
  always@(mc_ifcs_2_wi_mc_req$wget)
  begin
    case (mc_ifcs_2_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd1;
      7'd32: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd0;
      7'd64: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd2;
      7'd65: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd3;
      7'd66: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd4;
      7'd67: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd5;
      7'd68: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd6;
      7'd69: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd7;
      7'd70: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd8;
      7'd71: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd9;
      7'd72: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd10;
      7'd76: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd11;
      7'd80: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd12;
      7'd81: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd13;
      7'd82: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd14;
      7'd83: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd15;
      7'd84: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd16;
      7'd85: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd17;
      7'd86: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd18;
      7'd87: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd19;
      7'd88: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd20;
      7'd89: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd21;
      default: CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22)
  begin
    case (CASE_mc_ifcs_2_wi_mc_reqwget_BITS_152_TO_146__ETC__q22)
      5'd0:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 = 7'd89;
      default: IF_IF_mc_ifcs_2_wi_mc_req_whas__083_THEN_IF_mc_ETC___d3174 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_3_req_rsp_request_get)
  begin
    case (app$mc_ifcs_3_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_3_req_rsp_request_get_BITS_15_ETC__q23 =
	      app$mc_ifcs_3_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_3_req_rsp_request_get_BITS_15_ETC__q23 = 7'd90;
    endcase
  end
  always@(mc_ifcs_3_wi_mc_req$wget)
  begin
    case (mc_ifcs_3_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd1;
      7'd32: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd0;
      7'd64: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd2;
      7'd65: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd3;
      7'd66: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd4;
      7'd67: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd5;
      7'd68: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd6;
      7'd69: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd7;
      7'd70: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd8;
      7'd71: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd9;
      7'd72: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd10;
      7'd76: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd11;
      7'd80: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd12;
      7'd81: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd13;
      7'd82: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd14;
      7'd83: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd15;
      7'd84: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd16;
      7'd85: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd17;
      7'd86: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd18;
      7'd87: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd19;
      7'd88: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd20;
      7'd89: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd21;
      default: CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24)
  begin
    case (CASE_mc_ifcs_3_wi_mc_reqwget_BITS_152_TO_146__ETC__q24)
      5'd0:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 = 7'd89;
      default: IF_IF_mc_ifcs_3_wi_mc_req_whas__990_THEN_IF_mc_ETC___d3081 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_4_req_rsp_request_get)
  begin
    case (app$mc_ifcs_4_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_4_req_rsp_request_get_BITS_15_ETC__q25 =
	      app$mc_ifcs_4_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_4_req_rsp_request_get_BITS_15_ETC__q25 = 7'd90;
    endcase
  end
  always@(mc_ifcs_4_wi_mc_req$wget)
  begin
    case (mc_ifcs_4_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd1;
      7'd32: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd0;
      7'd64: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd2;
      7'd65: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd3;
      7'd66: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd4;
      7'd67: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd5;
      7'd68: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd6;
      7'd69: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd7;
      7'd70: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd8;
      7'd71: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd9;
      7'd72: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd10;
      7'd76: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd11;
      7'd80: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd12;
      7'd81: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd13;
      7'd82: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd14;
      7'd83: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd15;
      7'd84: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd16;
      7'd85: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd17;
      7'd86: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd18;
      7'd87: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd19;
      7'd88: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd20;
      7'd89: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd21;
      default: CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26)
  begin
    case (CASE_mc_ifcs_4_wi_mc_reqwget_BITS_152_TO_146__ETC__q26)
      5'd0:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 = 7'd89;
      default: IF_IF_mc_ifcs_4_wi_mc_req_whas__896_THEN_IF_mc_ETC___d2987 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_5_req_rsp_request_get)
  begin
    case (app$mc_ifcs_5_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_5_req_rsp_request_get_BITS_15_ETC__q27 =
	      app$mc_ifcs_5_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_5_req_rsp_request_get_BITS_15_ETC__q27 = 7'd90;
    endcase
  end
  always@(mc_ifcs_5_wi_mc_req$wget)
  begin
    case (mc_ifcs_5_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd1;
      7'd32: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd0;
      7'd64: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd2;
      7'd65: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd3;
      7'd66: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd4;
      7'd67: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd5;
      7'd68: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd6;
      7'd69: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd7;
      7'd70: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd8;
      7'd71: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd9;
      7'd72: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd10;
      7'd76: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd11;
      7'd80: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd12;
      7'd81: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd13;
      7'd82: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd14;
      7'd83: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd15;
      7'd84: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd16;
      7'd85: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd17;
      7'd86: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd18;
      7'd87: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd19;
      7'd88: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd20;
      7'd89: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd21;
      default: CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28)
  begin
    case (CASE_mc_ifcs_5_wi_mc_reqwget_BITS_152_TO_146__ETC__q28)
      5'd0:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 = 7'd89;
      default: IF_IF_mc_ifcs_5_wi_mc_req_whas__803_THEN_IF_mc_ETC___d2894 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_6_req_rsp_request_get)
  begin
    case (app$mc_ifcs_6_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_6_req_rsp_request_get_BITS_15_ETC__q29 =
	      app$mc_ifcs_6_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_6_req_rsp_request_get_BITS_15_ETC__q29 = 7'd90;
    endcase
  end
  always@(mc_ifcs_6_wi_mc_req$wget)
  begin
    case (mc_ifcs_6_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd1;
      7'd32: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd0;
      7'd64: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd2;
      7'd65: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd3;
      7'd66: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd4;
      7'd67: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd5;
      7'd68: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd6;
      7'd69: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd7;
      7'd70: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd8;
      7'd71: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd9;
      7'd72: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd10;
      7'd76: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd11;
      7'd80: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd12;
      7'd81: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd13;
      7'd82: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd14;
      7'd83: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd15;
      7'd84: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd16;
      7'd85: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd17;
      7'd86: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd18;
      7'd87: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd19;
      7'd88: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd20;
      7'd89: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd21;
      default: CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30)
  begin
    case (CASE_mc_ifcs_6_wi_mc_reqwget_BITS_152_TO_146__ETC__q30)
      5'd0:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 = 7'd89;
      default: IF_IF_mc_ifcs_6_wi_mc_req_whas__709_THEN_IF_mc_ETC___d2800 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_7_req_rsp_request_get)
  begin
    case (app$mc_ifcs_7_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_7_req_rsp_request_get_BITS_15_ETC__q31 =
	      app$mc_ifcs_7_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_7_req_rsp_request_get_BITS_15_ETC__q31 = 7'd90;
    endcase
  end
  always@(mc_ifcs_7_wi_mc_req$wget)
  begin
    case (mc_ifcs_7_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd1;
      7'd32: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd0;
      7'd64: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd2;
      7'd65: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd3;
      7'd66: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd4;
      7'd67: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd5;
      7'd68: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd6;
      7'd69: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd7;
      7'd70: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd8;
      7'd71: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd9;
      7'd72: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd10;
      7'd76: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd11;
      7'd80: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd12;
      7'd81: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd13;
      7'd82: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd14;
      7'd83: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd15;
      7'd84: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd16;
      7'd85: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd17;
      7'd86: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd18;
      7'd87: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd19;
      7'd88: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd20;
      7'd89: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd21;
      default: CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32)
  begin
    case (CASE_mc_ifcs_7_wi_mc_reqwget_BITS_152_TO_146__ETC__q32)
      5'd0:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 = 7'd89;
      default: IF_IF_mc_ifcs_7_wi_mc_req_whas__616_THEN_IF_mc_ETC___d2707 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_8_req_rsp_request_get)
  begin
    case (app$mc_ifcs_8_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_8_req_rsp_request_get_BITS_15_ETC__q33 =
	      app$mc_ifcs_8_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_8_req_rsp_request_get_BITS_15_ETC__q33 = 7'd90;
    endcase
  end
  always@(mc_ifcs_8_wi_mc_req$wget)
  begin
    case (mc_ifcs_8_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd1;
      7'd32: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd0;
      7'd64: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd2;
      7'd65: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd3;
      7'd66: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd4;
      7'd67: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd5;
      7'd68: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd6;
      7'd69: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd7;
      7'd70: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd8;
      7'd71: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd9;
      7'd72: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd10;
      7'd76: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd11;
      7'd80: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd12;
      7'd81: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd13;
      7'd82: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd14;
      7'd83: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd15;
      7'd84: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd16;
      7'd85: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd17;
      7'd86: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd18;
      7'd87: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd19;
      7'd88: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd20;
      7'd89: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd21;
      default: CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34)
  begin
    case (CASE_mc_ifcs_8_wi_mc_reqwget_BITS_152_TO_146__ETC__q34)
      5'd0:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 = 7'd89;
      default: IF_IF_mc_ifcs_8_wi_mc_req_whas__522_THEN_IF_mc_ETC___d2613 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_9_req_rsp_request_get)
  begin
    case (app$mc_ifcs_9_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_9_req_rsp_request_get_BITS_15_ETC__q35 =
	      app$mc_ifcs_9_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_9_req_rsp_request_get_BITS_15_ETC__q35 = 7'd90;
    endcase
  end
  always@(mc_ifcs_9_wi_mc_req$wget)
  begin
    case (mc_ifcs_9_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd1;
      7'd32: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd0;
      7'd64: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd2;
      7'd65: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd3;
      7'd66: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd4;
      7'd67: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd5;
      7'd68: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd6;
      7'd69: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd7;
      7'd70: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd8;
      7'd71: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd9;
      7'd72: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd10;
      7'd76: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd11;
      7'd80: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd12;
      7'd81: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd13;
      7'd82: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd14;
      7'd83: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd15;
      7'd84: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd16;
      7'd85: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd17;
      7'd86: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd18;
      7'd87: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd19;
      7'd88: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd20;
      7'd89: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd21;
      default: CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36)
  begin
    case (CASE_mc_ifcs_9_wi_mc_reqwget_BITS_152_TO_146__ETC__q36)
      5'd0:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 = 7'd89;
      default: IF_IF_mc_ifcs_9_wi_mc_req_whas__429_THEN_IF_mc_ETC___d2520 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_10_req_rsp_request_get)
  begin
    case (app$mc_ifcs_10_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_10_req_rsp_request_get_BITS_1_ETC__q37 =
	      app$mc_ifcs_10_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_10_req_rsp_request_get_BITS_1_ETC__q37 = 7'd90;
    endcase
  end
  always@(mc_ifcs_10_wi_mc_req$wget)
  begin
    case (mc_ifcs_10_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd1;
      7'd32: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd0;
      7'd64: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd2;
      7'd65: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd3;
      7'd66: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd4;
      7'd67: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd5;
      7'd68: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd6;
      7'd69: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd7;
      7'd70: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd8;
      7'd71: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd9;
      7'd72: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd10;
      7'd76: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd11;
      7'd80: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd12;
      7'd81: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd13;
      7'd82: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd14;
      7'd83: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd15;
      7'd84: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd16;
      7'd85: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd17;
      7'd86: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd18;
      7'd87: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd19;
      7'd88: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd20;
      7'd89: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd21;
      default: CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38)
  begin
    case (CASE_mc_ifcs_10_wi_mc_reqwget_BITS_152_TO_146_ETC__q38)
      5'd0:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 = 7'd89;
      default: IF_IF_mc_ifcs_10_wi_mc_req_whas__335_THEN_IF_m_ETC___d2426 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_11_req_rsp_request_get)
  begin
    case (app$mc_ifcs_11_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_11_req_rsp_request_get_BITS_1_ETC__q39 =
	      app$mc_ifcs_11_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_11_req_rsp_request_get_BITS_1_ETC__q39 = 7'd90;
    endcase
  end
  always@(mc_ifcs_11_wi_mc_req$wget)
  begin
    case (mc_ifcs_11_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd1;
      7'd32: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd0;
      7'd64: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd2;
      7'd65: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd3;
      7'd66: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd4;
      7'd67: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd5;
      7'd68: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd6;
      7'd69: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd7;
      7'd70: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd8;
      7'd71: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd9;
      7'd72: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd10;
      7'd76: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd11;
      7'd80: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd12;
      7'd81: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd13;
      7'd82: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd14;
      7'd83: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd15;
      7'd84: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd16;
      7'd85: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd17;
      7'd86: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd18;
      7'd87: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd19;
      7'd88: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd20;
      7'd89: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd21;
      default: CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40)
  begin
    case (CASE_mc_ifcs_11_wi_mc_reqwget_BITS_152_TO_146_ETC__q40)
      5'd0:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 = 7'd89;
      default: IF_IF_mc_ifcs_11_wi_mc_req_whas__242_THEN_IF_m_ETC___d2333 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_12_req_rsp_request_get)
  begin
    case (app$mc_ifcs_12_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_12_req_rsp_request_get_BITS_1_ETC__q41 =
	      app$mc_ifcs_12_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_12_req_rsp_request_get_BITS_1_ETC__q41 = 7'd90;
    endcase
  end
  always@(mc_ifcs_12_wi_mc_req$wget)
  begin
    case (mc_ifcs_12_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd1;
      7'd32: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd0;
      7'd64: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd2;
      7'd65: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd3;
      7'd66: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd4;
      7'd67: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd5;
      7'd68: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd6;
      7'd69: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd7;
      7'd70: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd8;
      7'd71: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd9;
      7'd72: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd10;
      7'd76: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd11;
      7'd80: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd12;
      7'd81: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd13;
      7'd82: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd14;
      7'd83: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd15;
      7'd84: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd16;
      7'd85: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd17;
      7'd86: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd18;
      7'd87: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd19;
      7'd88: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd20;
      7'd89: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd21;
      default: CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42)
  begin
    case (CASE_mc_ifcs_12_wi_mc_reqwget_BITS_152_TO_146_ETC__q42)
      5'd0:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 = 7'd89;
      default: IF_IF_mc_ifcs_12_wi_mc_req_whas__148_THEN_IF_m_ETC___d2239 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_13_req_rsp_request_get)
  begin
    case (app$mc_ifcs_13_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_13_req_rsp_request_get_BITS_1_ETC__q43 =
	      app$mc_ifcs_13_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_13_req_rsp_request_get_BITS_1_ETC__q43 = 7'd90;
    endcase
  end
  always@(mc_ifcs_13_wi_mc_req$wget)
  begin
    case (mc_ifcs_13_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd1;
      7'd32: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd0;
      7'd64: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd2;
      7'd65: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd3;
      7'd66: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd4;
      7'd67: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd5;
      7'd68: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd6;
      7'd69: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd7;
      7'd70: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd8;
      7'd71: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd9;
      7'd72: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd10;
      7'd76: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd11;
      7'd80: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd12;
      7'd81: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd13;
      7'd82: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd14;
      7'd83: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd15;
      7'd84: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd16;
      7'd85: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd17;
      7'd86: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd18;
      7'd87: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd19;
      7'd88: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd20;
      7'd89: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd21;
      default: CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44)
  begin
    case (CASE_mc_ifcs_13_wi_mc_reqwget_BITS_152_TO_146_ETC__q44)
      5'd0:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 = 7'd89;
      default: IF_IF_mc_ifcs_13_wi_mc_req_whas__055_THEN_IF_m_ETC___d2146 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_14_req_rsp_request_get)
  begin
    case (app$mc_ifcs_14_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_14_req_rsp_request_get_BITS_1_ETC__q45 =
	      app$mc_ifcs_14_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_14_req_rsp_request_get_BITS_1_ETC__q45 = 7'd90;
    endcase
  end
  always@(mc_ifcs_14_wi_mc_req$wget)
  begin
    case (mc_ifcs_14_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd1;
      7'd32: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd0;
      7'd64: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd2;
      7'd65: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd3;
      7'd66: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd4;
      7'd67: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd5;
      7'd68: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd6;
      7'd69: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd7;
      7'd70: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd8;
      7'd71: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd9;
      7'd72: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd10;
      7'd76: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd11;
      7'd80: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd12;
      7'd81: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd13;
      7'd82: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd14;
      7'd83: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd15;
      7'd84: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd16;
      7'd85: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd17;
      7'd86: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd18;
      7'd87: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd19;
      7'd88: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd20;
      7'd89: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd21;
      default: CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46)
  begin
    case (CASE_mc_ifcs_14_wi_mc_reqwget_BITS_152_TO_146_ETC__q46)
      5'd0:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 = 7'd89;
      default: IF_IF_mc_ifcs_14_wi_mc_req_whas__961_THEN_IF_m_ETC___d2052 =
		   7'd90;
    endcase
  end
  always@(app$mc_ifcs_15_req_rsp_request_get)
  begin
    case (app$mc_ifcs_15_req_rsp_request_get[152:146])
      7'd16,
      7'd32,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd76,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89:
	  CASE_appmc_ifcs_15_req_rsp_request_get_BITS_1_ETC__q47 =
	      app$mc_ifcs_15_req_rsp_request_get[152:146];
      default: CASE_appmc_ifcs_15_req_rsp_request_get_BITS_1_ETC__q47 = 7'd90;
    endcase
  end
  always@(mc_ifcs_15_wi_mc_req$wget)
  begin
    case (mc_ifcs_15_wi_mc_req$wget[152:146])
      7'd16: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd1;
      7'd32: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd0;
      7'd64: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd2;
      7'd65: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd3;
      7'd66: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd4;
      7'd67: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd5;
      7'd68: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd6;
      7'd69: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd7;
      7'd70: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd8;
      7'd71: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd9;
      7'd72: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd10;
      7'd76: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd11;
      7'd80: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd12;
      7'd81: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd13;
      7'd82: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd14;
      7'd83: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd15;
      7'd84: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd16;
      7'd85: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd17;
      7'd86: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd18;
      7'd87: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd19;
      7'd88: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd20;
      7'd89: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd21;
      default: CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48 = 5'd22;
    endcase
  end
  always@(CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48)
  begin
    case (CASE_mc_ifcs_15_wi_mc_reqwget_BITS_152_TO_146_ETC__q48)
      5'd0:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd32;
      5'd1:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd16;
      5'd2:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd64;
      5'd3:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd65;
      5'd4:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd66;
      5'd5:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd67;
      5'd6:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd68;
      5'd7:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd69;
      5'd8:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd70;
      5'd9:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd71;
      5'd10:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd72;
      5'd11:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd76;
      5'd12:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd80;
      5'd13:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd81;
      5'd14:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd82;
      5'd15:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd83;
      5'd16:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd84;
      5'd17:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd85;
      5'd18:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd86;
      5'd19:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd87;
      5'd20:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd88;
      5'd21:
	  IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 = 7'd89;
      default: IF_IF_mc_ifcs_15_wi_mc_req_whas__868_THEN_IF_m_ETC___d1959 =
		   7'd90;
    endcase
  end
  always@(dispatch_fifo_insts_rg_hd or
	  dispatch_fifo_insts_vec_0 or
	  dispatch_fifo_insts_vec_1 or dispatch_fifo_insts_vec_2)
  begin
    case (dispatch_fifo_insts_rg_hd)
      2'd0:
	  CASE_dispatch_fifo_insts_rg_hd_0_dispatch_fifo_ETC__q49 =
	      dispatch_fifo_insts_vec_0[95:64];
      2'd1:
	  CASE_dispatch_fifo_insts_rg_hd_0_dispatch_fifo_ETC__q49 =
	      dispatch_fifo_insts_vec_1[95:64];
      2'd2:
	  CASE_dispatch_fifo_insts_rg_hd_0_dispatch_fifo_ETC__q49 =
	      dispatch_fifo_insts_vec_2[95:64];
      2'd3:
	  CASE_dispatch_fifo_insts_rg_hd_0_dispatch_fifo_ETC__q49 =
	      32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(dispatch_fifo_insts_rg_hd or
	  dispatch_fifo_insts_vec_0 or
	  dispatch_fifo_insts_vec_1 or dispatch_fifo_insts_vec_2)
  begin
    case (dispatch_fifo_insts_rg_hd)
      2'd0:
	  CASE_dispatch_fifo_insts_rg_hd_0_dispatch_fifo_ETC__q50 =
	      dispatch_fifo_insts_vec_0[63:0];
      2'd1:
	  CASE_dispatch_fifo_insts_rg_hd_0_dispatch_fifo_ETC__q50 =
	      dispatch_fifo_insts_vec_1[63:0];
      2'd2:
	  CASE_dispatch_fifo_insts_rg_hd_0_dispatch_fifo_ETC__q50 =
	      dispatch_fifo_insts_vec_2[63:0];
      2'd3:
	  CASE_dispatch_fifo_insts_rg_hd_0_dispatch_fifo_ETC__q50 =
	      64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(mc_ifcs_0_fifo_rsps$first)
  begin
    case (mc_ifcs_0_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_0_fifo_rspsfirst_BITS_101_TO_99__ETC__q51 =
	      mc_ifcs_0_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_0_fifo_rspsfirst_BITS_101_TO_99__ETC__q51 = 3'd6;
    endcase
  end
  always@(mc_ifcs_10_fifo_rsps$first)
  begin
    case (mc_ifcs_10_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_10_fifo_rspsfirst_BITS_101_TO_99_ETC__q52 =
	      mc_ifcs_10_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_10_fifo_rspsfirst_BITS_101_TO_99_ETC__q52 = 3'd6;
    endcase
  end
  always@(mc_ifcs_11_fifo_rsps$first)
  begin
    case (mc_ifcs_11_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_11_fifo_rspsfirst_BITS_101_TO_99_ETC__q53 =
	      mc_ifcs_11_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_11_fifo_rspsfirst_BITS_101_TO_99_ETC__q53 = 3'd6;
    endcase
  end
  always@(mc_ifcs_12_fifo_rsps$first)
  begin
    case (mc_ifcs_12_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_12_fifo_rspsfirst_BITS_101_TO_99_ETC__q54 =
	      mc_ifcs_12_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_12_fifo_rspsfirst_BITS_101_TO_99_ETC__q54 = 3'd6;
    endcase
  end
  always@(mc_ifcs_13_fifo_rsps$first)
  begin
    case (mc_ifcs_13_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_13_fifo_rspsfirst_BITS_101_TO_99_ETC__q55 =
	      mc_ifcs_13_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_13_fifo_rspsfirst_BITS_101_TO_99_ETC__q55 = 3'd6;
    endcase
  end
  always@(mc_ifcs_14_fifo_rsps$first)
  begin
    case (mc_ifcs_14_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_14_fifo_rspsfirst_BITS_101_TO_99_ETC__q56 =
	      mc_ifcs_14_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_14_fifo_rspsfirst_BITS_101_TO_99_ETC__q56 = 3'd6;
    endcase
  end
  always@(mc_ifcs_15_fifo_rsps$first)
  begin
    case (mc_ifcs_15_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_15_fifo_rspsfirst_BITS_101_TO_99_ETC__q57 =
	      mc_ifcs_15_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_15_fifo_rspsfirst_BITS_101_TO_99_ETC__q57 = 3'd6;
    endcase
  end
  always@(mc_ifcs_1_fifo_rsps$first)
  begin
    case (mc_ifcs_1_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_1_fifo_rspsfirst_BITS_101_TO_99__ETC__q58 =
	      mc_ifcs_1_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_1_fifo_rspsfirst_BITS_101_TO_99__ETC__q58 = 3'd6;
    endcase
  end
  always@(mc_ifcs_2_fifo_rsps$first)
  begin
    case (mc_ifcs_2_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_2_fifo_rspsfirst_BITS_101_TO_99__ETC__q59 =
	      mc_ifcs_2_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_2_fifo_rspsfirst_BITS_101_TO_99__ETC__q59 = 3'd6;
    endcase
  end
  always@(mc_ifcs_3_fifo_rsps$first)
  begin
    case (mc_ifcs_3_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_3_fifo_rspsfirst_BITS_101_TO_99__ETC__q60 =
	      mc_ifcs_3_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_3_fifo_rspsfirst_BITS_101_TO_99__ETC__q60 = 3'd6;
    endcase
  end
  always@(mc_ifcs_4_fifo_rsps$first)
  begin
    case (mc_ifcs_4_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_4_fifo_rspsfirst_BITS_101_TO_99__ETC__q61 =
	      mc_ifcs_4_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_4_fifo_rspsfirst_BITS_101_TO_99__ETC__q61 = 3'd6;
    endcase
  end
  always@(mc_ifcs_5_fifo_rsps$first)
  begin
    case (mc_ifcs_5_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_5_fifo_rspsfirst_BITS_101_TO_99__ETC__q62 =
	      mc_ifcs_5_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_5_fifo_rspsfirst_BITS_101_TO_99__ETC__q62 = 3'd6;
    endcase
  end
  always@(mc_ifcs_6_fifo_rsps$first)
  begin
    case (mc_ifcs_6_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_6_fifo_rspsfirst_BITS_101_TO_99__ETC__q63 =
	      mc_ifcs_6_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_6_fifo_rspsfirst_BITS_101_TO_99__ETC__q63 = 3'd6;
    endcase
  end
  always@(mc_ifcs_7_fifo_rsps$first)
  begin
    case (mc_ifcs_7_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_7_fifo_rspsfirst_BITS_101_TO_99__ETC__q64 =
	      mc_ifcs_7_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_7_fifo_rspsfirst_BITS_101_TO_99__ETC__q64 = 3'd6;
    endcase
  end
  always@(mc_ifcs_8_fifo_rsps$first)
  begin
    case (mc_ifcs_8_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_8_fifo_rspsfirst_BITS_101_TO_99__ETC__q65 =
	      mc_ifcs_8_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_8_fifo_rspsfirst_BITS_101_TO_99__ETC__q65 = 3'd6;
    endcase
  end
  always@(mc_ifcs_9_fifo_rsps$first)
  begin
    case (mc_ifcs_9_fifo_rsps$first[101:99])
      3'd2, 3'd3, 3'd4, 3'd5:
	  CASE_mc_ifcs_9_fifo_rspsfirst_BITS_101_TO_99__ETC__q66 =
	      mc_ifcs_9_fifo_rsps$first[101:99];
      default: CASE_mc_ifcs_9_fifo_rspsfirst_BITS_101_TO_99__ETC__q66 = 3'd6;
    endcase
  end

  // handling of inlined registers

  always@(posedge clk)
  begin
    if (i_reset == `BSV_RESET_VALUE)
      begin
        dispatch_fifo_insts_cr_nItems <= `BSV_ASSIGNMENT_DELAY 2'd0;
	dispatch_fifo_insts_rg_hd <= `BSV_ASSIGNMENT_DELAY 2'd0;
	dispatch_fifo_insts_rg_tl <= `BSV_ASSIGNMENT_DELAY 2'd0;
	mc_ifcs_0_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_0_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_10_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_10_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_11_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_11_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_12_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_12_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_13_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_13_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_14_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_14_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_15_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_15_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_1_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_1_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_2_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_2_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_3_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_3_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_4_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_4_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_5_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_5_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_6_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_6_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_7_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_7_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_8_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_8_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mc_ifcs_9_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY 3'd0;
	mc_ifcs_9_rg_req_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_aeid_has_been_set <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (dispatch_fifo_insts_cr_nItems$EN)
	  dispatch_fifo_insts_cr_nItems <= `BSV_ASSIGNMENT_DELAY
	      dispatch_fifo_insts_cr_nItems$D_IN;
	if (dispatch_fifo_insts_rg_hd$EN)
	  dispatch_fifo_insts_rg_hd <= `BSV_ASSIGNMENT_DELAY
	      dispatch_fifo_insts_rg_hd$D_IN;
	if (dispatch_fifo_insts_rg_tl$EN)
	  dispatch_fifo_insts_rg_tl <= `BSV_ASSIGNMENT_DELAY
	      dispatch_fifo_insts_rg_tl$D_IN;
	if (mc_ifcs_0_rg_num_outstanding_flushes$EN)
	  mc_ifcs_0_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_0_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_0_rg_req_stall$EN)
	  mc_ifcs_0_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_0_rg_req_stall$D_IN;
	if (mc_ifcs_10_rg_num_outstanding_flushes$EN)
	  mc_ifcs_10_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_10_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_10_rg_req_stall$EN)
	  mc_ifcs_10_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_10_rg_req_stall$D_IN;
	if (mc_ifcs_11_rg_num_outstanding_flushes$EN)
	  mc_ifcs_11_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_11_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_11_rg_req_stall$EN)
	  mc_ifcs_11_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_11_rg_req_stall$D_IN;
	if (mc_ifcs_12_rg_num_outstanding_flushes$EN)
	  mc_ifcs_12_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_12_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_12_rg_req_stall$EN)
	  mc_ifcs_12_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_12_rg_req_stall$D_IN;
	if (mc_ifcs_13_rg_num_outstanding_flushes$EN)
	  mc_ifcs_13_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_13_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_13_rg_req_stall$EN)
	  mc_ifcs_13_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_13_rg_req_stall$D_IN;
	if (mc_ifcs_14_rg_num_outstanding_flushes$EN)
	  mc_ifcs_14_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_14_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_14_rg_req_stall$EN)
	  mc_ifcs_14_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_14_rg_req_stall$D_IN;
	if (mc_ifcs_15_rg_num_outstanding_flushes$EN)
	  mc_ifcs_15_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_15_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_15_rg_req_stall$EN)
	  mc_ifcs_15_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_15_rg_req_stall$D_IN;
	if (mc_ifcs_1_rg_num_outstanding_flushes$EN)
	  mc_ifcs_1_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_1_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_1_rg_req_stall$EN)
	  mc_ifcs_1_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_1_rg_req_stall$D_IN;
	if (mc_ifcs_2_rg_num_outstanding_flushes$EN)
	  mc_ifcs_2_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_2_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_2_rg_req_stall$EN)
	  mc_ifcs_2_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_2_rg_req_stall$D_IN;
	if (mc_ifcs_3_rg_num_outstanding_flushes$EN)
	  mc_ifcs_3_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_3_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_3_rg_req_stall$EN)
	  mc_ifcs_3_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_3_rg_req_stall$D_IN;
	if (mc_ifcs_4_rg_num_outstanding_flushes$EN)
	  mc_ifcs_4_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_4_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_4_rg_req_stall$EN)
	  mc_ifcs_4_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_4_rg_req_stall$D_IN;
	if (mc_ifcs_5_rg_num_outstanding_flushes$EN)
	  mc_ifcs_5_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_5_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_5_rg_req_stall$EN)
	  mc_ifcs_5_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_5_rg_req_stall$D_IN;
	if (mc_ifcs_6_rg_num_outstanding_flushes$EN)
	  mc_ifcs_6_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_6_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_6_rg_req_stall$EN)
	  mc_ifcs_6_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_6_rg_req_stall$D_IN;
	if (mc_ifcs_7_rg_num_outstanding_flushes$EN)
	  mc_ifcs_7_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_7_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_7_rg_req_stall$EN)
	  mc_ifcs_7_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_7_rg_req_stall$D_IN;
	if (mc_ifcs_8_rg_num_outstanding_flushes$EN)
	  mc_ifcs_8_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_8_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_8_rg_req_stall$EN)
	  mc_ifcs_8_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_8_rg_req_stall$D_IN;
	if (mc_ifcs_9_rg_num_outstanding_flushes$EN)
	  mc_ifcs_9_rg_num_outstanding_flushes <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_9_rg_num_outstanding_flushes$D_IN;
	if (mc_ifcs_9_rg_req_stall$EN)
	  mc_ifcs_9_rg_req_stall <= `BSV_ASSIGNMENT_DELAY
	      mc_ifcs_9_rg_req_stall$D_IN;
	if (rg_aeid_has_been_set$EN)
	  rg_aeid_has_been_set <= `BSV_ASSIGNMENT_DELAY
	      rg_aeid_has_been_set$D_IN;
      end
    if (dispatch_fifo_insts_vec_0$EN)
      dispatch_fifo_insts_vec_0 <= `BSV_ASSIGNMENT_DELAY
	  dispatch_fifo_insts_vec_0$D_IN;
    if (dispatch_fifo_insts_vec_1$EN)
      dispatch_fifo_insts_vec_1 <= `BSV_ASSIGNMENT_DELAY
	  dispatch_fifo_insts_vec_1$D_IN;
    if (dispatch_fifo_insts_vec_2$EN)
      dispatch_fifo_insts_vec_2 <= `BSV_ASSIGNMENT_DELAY
	  dispatch_fifo_insts_vec_2$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    dispatch_fifo_insts_cr_nItems = 2'h2;
    dispatch_fifo_insts_rg_hd = 2'h2;
    dispatch_fifo_insts_rg_tl = 2'h2;
    dispatch_fifo_insts_vec_0 = 96'hAAAAAAAAAAAAAAAAAAAAAAAA;
    dispatch_fifo_insts_vec_1 = 96'hAAAAAAAAAAAAAAAAAAAAAAAA;
    dispatch_fifo_insts_vec_2 = 96'hAAAAAAAAAAAAAAAAAAAAAAAA;
    mc_ifcs_0_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_0_rg_req_stall = 1'h0;
    mc_ifcs_10_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_10_rg_req_stall = 1'h0;
    mc_ifcs_11_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_11_rg_req_stall = 1'h0;
    mc_ifcs_12_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_12_rg_req_stall = 1'h0;
    mc_ifcs_13_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_13_rg_req_stall = 1'h0;
    mc_ifcs_14_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_14_rg_req_stall = 1'h0;
    mc_ifcs_15_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_15_rg_req_stall = 1'h0;
    mc_ifcs_1_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_1_rg_req_stall = 1'h0;
    mc_ifcs_2_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_2_rg_req_stall = 1'h0;
    mc_ifcs_3_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_3_rg_req_stall = 1'h0;
    mc_ifcs_4_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_4_rg_req_stall = 1'h0;
    mc_ifcs_5_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_5_rg_req_stall = 1'h0;
    mc_ifcs_6_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_6_rg_req_stall = 1'h0;
    mc_ifcs_7_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_7_rg_req_stall = 1'h0;
    mc_ifcs_8_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_8_rg_req_stall = 1'h0;
    mc_ifcs_9_rg_num_outstanding_flushes = 3'h2;
    mc_ifcs_9_rg_req_stall = 1'h0;
    rg_aeid_has_been_set = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge clk)
  begin
    #0;
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[0] &&
	  mc_ifcs_0_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[1] &&
	  mc_ifcs_1_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[2] &&
	  mc_ifcs_2_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[3] &&
	  mc_ifcs_3_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[4] &&
	  mc_ifcs_4_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[5] &&
	  mc_ifcs_5_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[6] &&
	  mc_ifcs_6_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[7] &&
	  mc_ifcs_7_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[8] &&
	  mc_ifcs_8_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[9] &&
	  mc_ifcs_9_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[10] &&
	  mc_ifcs_10_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[11] &&
	  mc_ifcs_11_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[12] &&
	  mc_ifcs_12_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[13] &&
	  mc_ifcs_13_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[14] &&
	  mc_ifcs_14_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
    if (i_reset != `BSV_RESET_VALUE)
      if (mc_rs_flush_cmplt[15] &&
	  mc_ifcs_15_rg_num_outstanding_flushes == 3'd0)
	$display("ASSERTION_FAILURE: mkBC_MC_port_adapter.rl_flush: flush_cmplt, but num_outstanding_flushes is 0");
  end
  // synopsys translate_on
endmodule  // cae_pers

