INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/centos/workspace/arrayb_block_partitioning/Emulation-HW/matmul.build/reports/matmul_partition
	Log files: /home/centos/workspace/arrayb_block_partitioning/Emulation-HW/matmul.build/logs/matmul_partition
INFO: [v++ 60-1657] Initializing dispatch client.
INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/workspace/arrayb_block_partitioning/Emulation-HW/matmul.build/matmul_partition.xo.compile_summary, at Fri Jan 15 11:28:58 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan 15 11:28:58 2021
INFO: [v++ 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
INFO: [v++ 60-242] Creating kernel: 'matmul_partition'

===>The following messages were generated while  performing high-level synthesis for kernel: matmul_partition Log file: /home/centos/workspace/arrayb_block_partitioning/Emulation-HW/matmul.build/matmul_partition/matmul_partition/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'readA'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [v++ 204-61] Pipelining loop 'readB'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [v++ 204-61] Pipelining loop 'lreorder1_lreorder2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [v++ 204-61] Pipelining loop 'writeC'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/centos/workspace/arrayb_block_partitioning/Emulation-HW/matmul.build/reports/matmul_partition/system_estimate_matmul_partition.xtxt
INFO: [v++ 60-586] Created matmul.build/matmul_partition.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/centos/workspace/arrayb_block_partitioning/Emulation-HW/matmul.build/matmul_partition.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 46s
INFO: [v++ 60-1653] Closing dispatch client.
