Analysis & Synthesis report for eecs301_lab5
Wed Jul 13 10:36:08 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sld_signaltap:auto_signaltap_0
 15. Source assignments for video_controller:control|char_ram:store|altsyncram:ram_rtl_0|altsyncram_e9n1:auto_generated
 16. Parameter Settings for User Entity Instance: pll:video_freq_gen|pll_0002:pll_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: video_position_sync:sync_display
 18. Parameter Settings for User Entity Instance: video_controller:control
 19. Parameter Settings for User Entity Instance: video_controller:control|button_clock_generator:gen
 20. Parameter Settings for User Entity Instance: video_controller:control|input_handler:handle_input
 21. Parameter Settings for User Entity Instance: video_controller:control|char_ram:store
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. Parameter Settings for Inferred Entity Instance: video_controller:control|char_ram:store|altsyncram:ram_rtl_0
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "video_controller:control|button_clock_generator:gen"
 26. Port Connectivity Checks: "pll:video_freq_gen"
 27. SignalTap II Logic Analyzer Settings
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Connections to In-System Debugging Instance "auto_signaltap_0"
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jul 13 10:36:08 2016           ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                   ; eecs301_lab5                                    ;
; Top-level Entity Name           ; eecs301_lab5                                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1062                                            ;
; Total pins                      ; 175                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 20,480                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; eecs301_lab5       ; eecs301_lab5       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; PLL/pll/pll_0002.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll/pll_0002.v                                                 ;             ;
; PLL/pll.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll.v                                                          ;             ;
; V/video_position_sync.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_position_sync.v                                            ;             ;
; V/video_controller.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v                                               ;             ;
; V/loader.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/loader.v                                                         ;             ;
; V/input_handler.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v                                                  ;             ;
; V/char_ram.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_ram.v                                                       ;             ;
; V/char_displayer.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_displayer.v                                                 ;             ;
; V/button_clock_generator.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/button_clock_generator.v                                         ;             ;
; V_provided/font_rom.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V_provided/font_rom.v                                              ;             ;
; eecs301_lab5.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v                                                     ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/altera_pll.v                                                           ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/dffeea.inc                                                             ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/altrom.inc                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/altram.inc                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;             ;
; db/altsyncram_8584.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/altsyncram_8584.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/muxlut.inc                                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/bypassff.inc                                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/altshift.inc                                                           ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/declut.inc                                                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                        ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/altera/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                ;             ;
; db/cntr_89i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cntr_89i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld  ;
; db/ip/sld4209acef/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;             ;
; db/altsyncram_e9n1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/altsyncram_e9n1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 755            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 775            ;
;     -- 7 input functions                    ; 47             ;
;     -- 6 input functions                    ; 302            ;
;     -- 5 input functions                    ; 131            ;
;     -- 4 input functions                    ; 57             ;
;     -- <=3 input functions                  ; 238            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1062           ;
;                                             ;                ;
; I/O pins                                    ; 175            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 20480          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 533            ;
; Total fan-out                               ; 8170           ;
; Average fan-out                             ; 3.52           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |eecs301_lab5                                                                                                                           ; 775 (2)           ; 1062 (0)     ; 20480             ; 0          ; 175  ; 0            ; |eecs301_lab5                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |pll:video_freq_gen|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|pll:video_freq_gen                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |pll_0002:pll_inst|                                                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|pll:video_freq_gen|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|pll:video_freq_gen|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)            ; 90 (5)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)            ; 85 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)           ; 85 (57)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 267 (2)           ; 849 (96)     ; 6144              ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 265 (0)           ; 753 (0)      ; 6144              ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 265 (67)          ; 753 (266)    ; 6144              ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)             ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_8584:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8584:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 60 (1)            ; 256 (1)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 48 (0)            ; 240 (0)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 144 (144)    ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 48 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (11)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)           ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_89i:auto_generated|                                                                                             ; 8 (8)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)             ; 48 (48)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
;    |video_controller:control|                                                                                                           ; 362 (21)          ; 80 (0)       ; 14336             ; 0          ; 0    ; 0            ; |eecs301_lab5|video_controller:control                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |button_clock_generator:gen|                                                                                                      ; 21 (21)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|video_controller:control|button_clock_generator:gen                                                                                                                                                                                                                                                                                        ; work         ;
;       |char_displayer:disp|                                                                                                             ; 303 (303)         ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|video_controller:control|char_displayer:disp                                                                                                                                                                                                                                                                                               ; work         ;
;       |char_ram:store|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 14336             ; 0          ; 0    ; 0            ; |eecs301_lab5|video_controller:control|char_ram:store                                                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                                         ; 0 (0)             ; 0 (0)        ; 14336             ; 0          ; 0    ; 0            ; |eecs301_lab5|video_controller:control|char_ram:store|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_e9n1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 14336             ; 0          ; 0    ; 0            ; |eecs301_lab5|video_controller:control|char_ram:store|altsyncram:ram_rtl_0|altsyncram_e9n1:auto_generated                                                                                                                                                                                                                                                ; work         ;
;       |font_rom:font|                                                                                                                   ; 0 (0)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|video_controller:control|font_rom:font                                                                                                                                                                                                                                                                                                     ; work         ;
;       |input_handler:handle_input|                                                                                                      ; 17 (17)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|video_controller:control|input_handler:handle_input                                                                                                                                                                                                                                                                                        ; work         ;
;       |loader:ram_loader|                                                                                                               ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|video_controller:control|loader:ram_loader                                                                                                                                                                                                                                                                                                 ; work         ;
;    |video_position_sync:sync_display|                                                                                                   ; 54 (54)           ; 43 (43)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab5|video_position_sync:sync_display                                                                                                                                                                                                                                                                                                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8584:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144  ; None ;
; video_controller:control|char_ram:store|altsyncram:ram_rtl_0|altsyncram_e9n1:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 2048         ; 7            ; 2048         ; 7            ; 14336 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1062  ;
; Number of registers using Synchronous Clear  ; 142   ;
; Number of registers using Synchronous Load   ; 163   ;
; Number of registers using Asynchronous Clear ; 328   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 449   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 11                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                               ;
+-------------------------------------------------+---------------------------------------------------+------+
; Register Name                                   ; Megafunction                                      ; Type ;
+-------------------------------------------------+---------------------------------------------------+------+
; video_controller:control|char_ram:store|q[0..6] ; video_controller:control|char_ram:store|ram_rtl_0 ; RAM  ;
+-------------------------------------------------+---------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |eecs301_lab5|video_position_sync:sync_display|h_counter[6]                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |eecs301_lab5|video_position_sync:sync_display|v_counter[2]                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |eecs301_lab5|video_controller:control|input_handler:handle_input|cursor_h_pos[1] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |eecs301_lab5|video_controller:control|input_handler:handle_input|cursor_v_pos[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_controller:control|char_ram:store|altsyncram:ram_rtl_0|altsyncram_e9n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:video_freq_gen|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                      ;
+--------------------------------------+------------------------+-------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                    ;
; fractional_vco_multiplier            ; false                  ; String                                    ;
; pll_type                             ; General                ; String                                    ;
; pll_subtype                          ; General                ; String                                    ;
; number_of_clocks                     ; 1                      ; Signed Integer                            ;
; operation_mode                       ; direct                 ; String                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                            ;
; data_rate                            ; 0                      ; Signed Integer                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                            ;
; output_clock_frequency0              ; 9.000000 MHz           ; String                                    ;
; phase_shift0                         ; 0 ps                   ; String                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency1              ; 0 MHz                  ; String                                    ;
; phase_shift1                         ; 0 ps                   ; String                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                    ;
; phase_shift2                         ; 0 ps                   ; String                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                    ;
; phase_shift3                         ; 0 ps                   ; String                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                    ;
; phase_shift4                         ; 0 ps                   ; String                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                    ;
; phase_shift5                         ; 0 ps                   ; String                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                    ;
; phase_shift6                         ; 0 ps                   ; String                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                    ;
; phase_shift7                         ; 0 ps                   ; String                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                    ;
; phase_shift8                         ; 0 ps                   ; String                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                    ;
; phase_shift9                         ; 0 ps                   ; String                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                    ;
; phase_shift10                        ; 0 ps                   ; String                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                    ;
; phase_shift11                        ; 0 ps                   ; String                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                    ;
; phase_shift12                        ; 0 ps                   ; String                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                    ;
; phase_shift13                        ; 0 ps                   ; String                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                    ;
; phase_shift14                        ; 0 ps                   ; String                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                    ;
; phase_shift15                        ; 0 ps                   ; String                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                    ;
; phase_shift16                        ; 0 ps                   ; String                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                    ;
; phase_shift17                        ; 0 ps                   ; String                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                            ;
; clock_name_0                         ;                        ; String                                    ;
; clock_name_1                         ;                        ; String                                    ;
; clock_name_2                         ;                        ; String                                    ;
; clock_name_3                         ;                        ; String                                    ;
; clock_name_4                         ;                        ; String                                    ;
; clock_name_5                         ;                        ; String                                    ;
; clock_name_6                         ;                        ; String                                    ;
; clock_name_7                         ;                        ; String                                    ;
; clock_name_8                         ;                        ; String                                    ;
; clock_name_global_0                  ; false                  ; String                                    ;
; clock_name_global_1                  ; false                  ; String                                    ;
; clock_name_global_2                  ; false                  ; String                                    ;
; clock_name_global_3                  ; false                  ; String                                    ;
; clock_name_global_4                  ; false                  ; String                                    ;
; clock_name_global_5                  ; false                  ; String                                    ;
; clock_name_global_6                  ; false                  ; String                                    ;
; clock_name_global_7                  ; false                  ; String                                    ;
; clock_name_global_8                  ; false                  ; String                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_bypass_en                      ; false                  ; String                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_bypass_en                      ; false                  ; String                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                            ;
; pll_slf_rst                          ; false                  ; String                                    ;
; pll_bw_sel                           ; low                    ; String                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
+--------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_position_sync:sync_display ;
+----------------+------------+-------------------------------------------------+
; Parameter Name ; Value      ; Type                                            ;
+----------------+------------+-------------------------------------------------+
; H_PERIOD       ; 0111100000 ; Unsigned Binary                                 ;
; V_PERIOD       ; 0100010000 ; Unsigned Binary                                 ;
; H_PULSE_WIDTH  ; 0000101001 ; Unsigned Binary                                 ;
; V_PULSE_WIDTH  ; 0000001010 ; Unsigned Binary                                 ;
; H_PERIOD_TOTAL ; 1000001101 ; Unsigned Binary                                 ;
; V_PERIOD_TOTAL ; 0100011110 ; Unsigned Binary                                 ;
; V_BACK_PORCH   ; 0000000010 ; Unsigned Binary                                 ;
; V_FRONT_PORCH  ; 0000000010 ; Unsigned Binary                                 ;
; H_BACK_PORCH   ; 0000000010 ; Unsigned Binary                                 ;
; H_FRONT_PORCH  ; 0000000010 ; Unsigned Binary                                 ;
; H_MIN          ; 0000101011 ; Unsigned Binary                                 ;
; H_MAX          ; 1000001011 ; Unsigned Binary                                 ;
; V_MIN          ; 0000001100 ; Unsigned Binary                                 ;
; V_MAX          ; 0100011100 ; Unsigned Binary                                 ;
+----------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_controller:control ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; no_color       ; 00000000 ; Unsigned Binary                           ;
; light_green    ; 10111111 ; Unsigned Binary                           ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_controller:control|button_clock_generator:gen ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; BITS           ; 21    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_controller:control|input_handler:handle_input ;
+----------------+------------+--------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                               ;
+----------------+------------+--------------------------------------------------------------------+
; H_GRID_SIZE    ; 0000111100 ; Unsigned Binary                                                    ;
; V_GRID_SIZE    ; 0000010001 ; Unsigned Binary                                                    ;
+----------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_controller:control|char_ram:store ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA           ; 7     ; Signed Integer                                              ;
; ADDR           ; 11    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 48                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 48                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 165                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 48                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_controller:control|char_ram:store|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 7                    ; Untyped                                           ;
; WIDTHAD_A                          ; 11                   ; Untyped                                           ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 7                    ; Untyped                                           ;
; WIDTHAD_B                          ; 11                   ; Untyped                                           ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_e9n1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 1                                                            ;
; Entity Instance                           ; video_controller:control|char_ram:store|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 7                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 7                                                            ;
;     -- NUMWORDS_B                         ; 2048                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                     ;
+-------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_controller:control|button_clock_generator:gen" ;
+-------+-------+----------+------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                              ;
+-------+-------+----------+------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                         ;
+-------+-------+----------+------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "pll:video_freq_gen" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; rst  ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 48                  ; 48               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 123                         ;
;     ENA               ; 22                          ;
;     ENA SCLR          ; 10                          ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 33                          ;
;     plain             ; 52                          ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 417                         ;
;     arith             ; 73                          ;
;         1 data inputs ; 67                          ;
;         2 data inputs ; 6                           ;
;     extend            ; 46                          ;
;         7 data inputs ; 46                          ;
;     normal            ; 298                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 20                          ;
;         5 data inputs ; 31                          ;
;         6 data inputs ; 227                         ;
; boundary_port         ; 204                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 7                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                   ; Details                                                                                                                                                        ;
+---------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                            ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_h_pos[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_h_pos[0] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_h_pos[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_h_pos[0] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_h_pos[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_h_pos[1] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_h_pos[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_h_pos[1] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_h_pos[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_h_pos[2] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_h_pos[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_h_pos[2] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_h_pos[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_h_pos[3] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_h_pos[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_h_pos[3] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_h_pos[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_h_pos[4] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_h_pos[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_h_pos[4] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_h_pos[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_h_pos[5] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_h_pos[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_h_pos[5] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_v_pos[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_v_pos[0] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_v_pos[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_v_pos[0] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_v_pos[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_v_pos[1] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_v_pos[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_v_pos[1] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_v_pos[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_v_pos[2] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_v_pos[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_v_pos[2] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_v_pos[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_v_pos[3] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_v_pos[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_v_pos[3] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_v_pos[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_v_pos[4] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cursor_v_pos[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|input_handler:handle_input|cursor_v_pos[4] ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|cycle_up           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|cycle_up           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_in[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[0]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_in[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[0]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_in[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[1]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_in[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[1]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_in[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[2]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_in[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[2]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_in[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[3]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_in[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[3]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_in[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[4]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_in[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[4]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_in[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[5]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_in[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[5]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_in[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[6]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_in[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_in[6]                ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_out[0]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_out[0]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_out[1]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_out[1]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_out[2]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_out[2]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_out[3]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_out[3]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_out[4]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_out[4]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_out[5]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_out[5]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_out[6]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_out[6]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_read_addr[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; video_controller:control|loader:ram_loader|ram_write_addr[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[0]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[0]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[10]       ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[10]       ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[1]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[1]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[2]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[2]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[3]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[3]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[4]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[4]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[5]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[5]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[6]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[6]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[7]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[7]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[8]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[8]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[9]        ; N/A                                                                                                                                                            ;
; video_controller:control|loader:ram_loader|ram_write_addr[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_controller:control|loader:ram_loader|ram_write_addr[9]        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
+---------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Jul 13 10:35:34 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab5 -c eecs301_lab5
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/video_position_sync.v
    Info (12023): Found entity 1: video_position_sync File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_position_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/video_controller.v
    Info (12023): Found entity 1: video_controller File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/loader.v
    Info (12023): Found entity 1: loader File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/loader.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/input_handler.v
    Info (12023): Found entity 1: input_handler File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/char_ram.v
    Info (12023): Found entity 1: char_ram File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_ram.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file v/char_displayer.v
    Info (12023): Found entity 1: char_displayer File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_displayer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/button_clock_generator.v
    Info (12023): Found entity 1: button_clock_generator File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/button_clock_generator.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_provided/font_rom.v
    Info (12023): Found entity 1: font_rom File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V_provided/font_rom.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file eecs301_lab5.v
    Info (12023): Found entity 1: eecs301_lab5 File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at video_controller.v(30): created implicit net for "edit" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v Line: 30
Info (12127): Elaborating entity "eecs301_lab5" for the top level hierarchy
Warning (10034): Output port "HEX0" at eecs301_lab5.v(20) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 20
Warning (10034): Output port "HEX1" at eecs301_lab5.v(21) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 21
Warning (10034): Output port "HEX2" at eecs301_lab5.v(22) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 22
Warning (10034): Output port "HEX3" at eecs301_lab5.v(23) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 23
Warning (10034): Output port "HEX4" at eecs301_lab5.v(24) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 24
Warning (10034): Output port "HEX5" at eecs301_lab5.v(25) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 25
Warning (10034): Output port "LEDR" at eecs301_lab5.v(31) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 31
Warning (10034): Output port "VGA_B" at eecs301_lab5.v(37) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 37
Warning (10034): Output port "VGA_G" at eecs301_lab5.v(40) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 40
Warning (10034): Output port "VGA_R" at eecs301_lab5.v(42) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 42
Warning (10034): Output port "ADC_CONVST" at eecs301_lab5.v(8) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 8
Warning (10034): Output port "ADC_DIN" at eecs301_lab5.v(9) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 9
Warning (10034): Output port "ADC_SCLK" at eecs301_lab5.v(11) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 11
Warning (10034): Output port "VGA_BLANK_N" at eecs301_lab5.v(38) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 38
Warning (10034): Output port "VGA_CLK" at eecs301_lab5.v(39) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 39
Warning (10034): Output port "VGA_HS" at eecs301_lab5.v(41) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 41
Warning (10034): Output port "VGA_SYNC_N" at eecs301_lab5.v(43) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 43
Warning (10034): Output port "VGA_VS" at eecs301_lab5.v(44) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 44
Info (12128): Elaborating entity "pll" for hierarchy "pll:video_freq_gen" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 86
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:video_freq_gen|pll_0002:pll_inst" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:video_freq_gen|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:video_freq_gen|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:video_freq_gen|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "9.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "video_position_sync" for hierarchy "video_position_sync:sync_display" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 87
Warning (10230): Verilog HDL assignment warning at video_position_sync.v(96): truncated value with size 32 to match size of target (10) File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_position_sync.v Line: 96
Info (12128): Elaborating entity "video_controller" for hierarchy "video_controller:control" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 88
Info (12128): Elaborating entity "button_clock_generator" for hierarchy "video_controller:control|button_clock_generator:gen" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v Line: 27
Warning (10230): Verilog HDL assignment warning at button_clock_generator.v(14): truncated value with size 32 to match size of target (21) File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/button_clock_generator.v Line: 14
Info (12128): Elaborating entity "input_handler" for hierarchy "video_controller:control|input_handler:handle_input" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v Line: 30
Warning (10230): Verilog HDL assignment warning at input_handler.v(32): truncated value with size 32 to match size of target (5) File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v Line: 32
Warning (10230): Verilog HDL assignment warning at input_handler.v(34): truncated value with size 32 to match size of target (5) File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v Line: 34
Warning (10230): Verilog HDL assignment warning at input_handler.v(41): truncated value with size 32 to match size of target (5) File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v Line: 41
Warning (10230): Verilog HDL assignment warning at input_handler.v(50): truncated value with size 32 to match size of target (6) File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v Line: 50
Warning (10230): Verilog HDL assignment warning at input_handler.v(52): truncated value with size 32 to match size of target (6) File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v Line: 52
Warning (10230): Verilog HDL assignment warning at input_handler.v(59): truncated value with size 32 to match size of target (6) File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v Line: 59
Info (12128): Elaborating entity "char_ram" for hierarchy "video_controller:control|char_ram:store" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v Line: 31
Info (12128): Elaborating entity "font_rom" for hierarchy "video_controller:control|font_rom:font" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v Line: 32
Info (12128): Elaborating entity "char_displayer" for hierarchy "video_controller:control|char_displayer:disp" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v Line: 33
Warning (10230): Verilog HDL assignment warning at char_displayer.v(16): truncated value with size 10 to match size of target (7) File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_displayer.v Line: 16
Warning (10230): Verilog HDL assignment warning at char_displayer.v(17): truncated value with size 10 to match size of target (7) File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_displayer.v Line: 17
Warning (10230): Verilog HDL assignment warning at char_displayer.v(18): truncated value with size 10 to match size of target (4) File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_displayer.v Line: 18
Warning (10230): Verilog HDL assignment warning at char_displayer.v(19): truncated value with size 10 to match size of target (3) File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_displayer.v Line: 19
Info (12128): Elaborating entity "loader" for hierarchy "video_controller:control|loader:ram_loader" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8584.tdf
    Info (12023): Found entity 1: altsyncram_8584 File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/altsyncram_8584.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf
    Info (12023): Found entity 1: cntr_89i File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cntr_89i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.07.13.10:35:58 Progress: Loading sld4209acef/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_controller:control|char_ram:store|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "video_controller:control|char_ram:store|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "video_controller:control|char_ram:store|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e9n1.tdf
    Info (12023): Found entity 1: altsyncram_e9n1 File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/altsyncram_e9n1.tdf Line: 28
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[10]" and its non-tri-state driver. File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver. File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[12]" and its non-tri-state driver. File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[13]" and its non-tri-state driver. File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver. File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[15]" and its non-tri-state driver. File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[19]" and its non-tri-state driver. File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[28]" and its non-tri-state driver. File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[29]" and its non-tri-state driver. File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[30]" and its non-tri-state driver. File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[31]" and its non-tri-state driver. File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 47
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_1[1]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[3]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[4]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[5]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[6]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[7]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[8]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[9]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[17]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[20]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[21]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[22]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[23]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[24]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[25]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[26]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13033): The pin "GPIO_1[27]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[10]~synth" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13010): Node "GPIO_1[11]~synth" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13010): Node "GPIO_1[12]~synth" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13010): Node "GPIO_1[13]~synth" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13010): Node "GPIO_1[14]~synth" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13010): Node "GPIO_1[15]~synth" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13010): Node "GPIO_1[19]~synth" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13010): Node "GPIO_1[28]~synth" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13010): Node "GPIO_1[29]~synth" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13010): Node "GPIO_1[30]~synth" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
    Warning (13010): Node "GPIO_1[31]~synth" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 51
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 8
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 9
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 11
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 20
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 20
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 20
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 20
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 20
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 20
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 20
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 21
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 21
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 21
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 21
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 21
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 21
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 21
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 22
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 22
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 22
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 22
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 22
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 22
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 22
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 23
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 23
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 23
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 23
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 23
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 23
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 23
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 24
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 24
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 24
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 24
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 24
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 24
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 24
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 25
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 25
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 25
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 25
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 25
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 25
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 25
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 31
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 31
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 31
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 31
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 31
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 31
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 31
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 31
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 31
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 31
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 37
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 37
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 37
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 37
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 37
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 37
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 37
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 37
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 38
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 39
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 40
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 40
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 40
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 40
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 40
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 40
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 40
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 40
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 41
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 42
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 42
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 42
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 42
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 42
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 42
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 42
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 42
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 43
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 44
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 91 of its 129 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 38 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:video_freq_gen|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 15
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 16
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 17
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v Line: 34
Info (21057): Implemented 1780 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 85 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 1544 logic cells
    Info (21064): Implemented 55 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 211 warnings
    Info: Peak virtual memory: 950 megabytes
    Info: Processing ended: Wed Jul 13 10:36:08 2016
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:01:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.map.smsg.


