Efficient high performance collective communication for the cell blade.	Qasim Ali 0001,Samuel P. Midkiff,Vijay S. Pai	10.1145/1542275.1542306
A comprehensive power-performance model for NoCs with multi-flit channel buffers.	Mohammad Arjomand,Hamid Sarbazi-Azad	10.1145/1542275.1542341
Dynamic task set partitioning based on balancing memory requirements to reduce power consumption.	Diana Bautista,Julio Sahuquillo,Houcine Hassan,Salvador Petit,José Duato	10.1145/1542275.1542356
Designing multi-socket systems using silicon photonics.	Scott Beamer,Krste Asanovic,Christopher Batten,Ajay Joshi,Vladimir Stojanovic	10.1145/1542275.1542360
Pattern-based sparse matrix representation for memory-efficient SMVM kernels.	Mehmet Belgin,Godmar Back,Calvin J. Ribbens	10.1145/1542275.1542294
PARSEC: hardware profiling of emerging workloads for CMP design.	Major Bhadauria,Vincent M. Weaver,Sally A. McKee	10.1145/1542275.1542354
Dynamic topology aware load balancing algorithms for molecular dynamics applications.	Abhinav Bhatele,Laxmikant V. Kalé,Sameer Kumar 0001	10.1145/1542275.1542295
EpiFast: a fast algorithm for large scale realistic epidemic simulations on distributed memory systems.	Keith R. Bisset,Jiangzhuo Chen,Xizhou Feng,V. S. Anil Kumar 0001,Madhav V. Marathe	10.1145/1542275.1542336
A parallel levenberg-marquardt algorithm.	Jun Cao,Krista A. Novstrup,Ayush Goyal,Samuel P. Midkiff,James M. Caruthers	10.1145/1542275.1542338
Computer generation of fast fourier transforms for the cell broadband engine.	Srinivas Chellappa,Franz Franchetti,Markus Püschel	10.1145/1542275.1542285
Design of a novel SIMD architecture by fusing operations and registers.	Jih-Ching Chiu,Kai-Ming Yang,Yu-Liang Chou	10.1145/1542275.1542351
Fast memory snapshot for concurrent programmingwithout synchronization.	JaeWoong Chung,Woongki Baek,Christos Kozyrakis	10.1145/1542275.1542297
Implementation of a wide-angle lens distortion correction algorithm on the cell broadband engine.	Konstantis Daloukas,Christos D. Antonopoulos,Nikolaos Bellas	10.1145/1542275.1542283
MPI-aware compiler optimizations for improving communication-computation overlap.	Anthony Danalis,Lori L. Pollock,D. Martin Swany,John Cavazos	10.1145/1542275.1542321
Zero-content augmented caches.	Julien Dusser,Thomas Piquet,André Seznec	10.1145/1542275.1542288
MPI collective communications on the blue gene/p supercomputer: algorithms and optimizations.	Ahmad Faraj,Sameer Kumar 0001,Brian E. Smith,Amith R. Mamidala,John A. Gunnels,Philip Heidelberger	10.1145/1542275.1542344
How GPUs can outperform ASICs for fast LDPC decoding.	Gabriel Falcão Paiva Fernandes,Vítor Manuel Mendes da Silva,Leonel Sousa	10.1145/1542275.1542330
Computing outside the box.	Ian T. Foster	10.1145/1542275.1542281
QuakeTM: parallelizing a complex sequential application using transactional memory.	Vladimir Gajinov,Ferad Zyulkyarov,Osman S. Unsal,Adrián Cristal,Eduard Ayguadé,Tim Harris 0001,Mateo Valero	10.1145/1542275.1542298
The roadrunner project and the importance of energy efficiency on the road to exascale computing.	Don G. Grice	10.1145/1542275.1542279
Performance modeling for DFT algorithms in FFTW.	Liang Gu,Xiaoming Li	10.1145/1542275.1542353
Dynamic cache clustering for chip multiprocessors.	Mohammad Hammoud,Sangyeun Cho,Rami G. Melhem	10.1145/1542275.1542289
Parametric multi-level tiling of imperfectly nested loops.	Albert Hartono,Muthu Manikandan Baskaran,Cédric Bastoul,Albert Cohen 0001,Sriram Krishnamoorthy,Boyana Norris,J. Ramanujam,P. Sadayappan	10.1145/1542275.1542301
Rate-based QoS techniques for cache/memory in CMP platforms.	Andrew Herdrich,Ramesh Illikkal,Ravi R. Iyer 0001,Donald Newell,Vineet Chadha,Jaideep Moses	10.1145/1542275.1542342
A graph based approach for MPI deadlock detection.	Tobias Hilbrich,Bronis R. de Supinski,Martin Schulz 0001,Matthias S. Müller	10.1145/1542275.1542319
Approximate kernel matrix computation on GPUs forlarge scale learning applications.	Mohamed E. Hussein 0001,Wael Abd-Almageed	10.1145/1542275.1542355
Access map pattern matching for data cache prefetch.	Yasuo Ishii,Mary Inaba,Kei Hiraki	10.1145/1542275.1542349
Cancellation of loads that return zero using zero-value caches.	Md. Mafijul Islam,Sally A. McKee,Per Stenström	10.1145/1542275.1542346
P-Code: a new RAID-6 code with optimal properties.	Chao Jin,Hong Jiang 0001,Dan Feng 0001,Lei Tian 0001	10.1145/1542275.1542326
Thrifty interconnection network for HPC systems.	Jian Li 0059,Lixin Zhang 0002,Charles Lefurgy,Richard R. Treumann,Wolfgang E. Denzel	10.1145/1542275.1542352
Prefetch optimizations on large-scale applications via parameter value prediction.	Shih-wei Liao,Tzu-Han Hung,Donald Nguyen,Hucheng Zhou,Chinyen Chou,Chia-Heng Tu	10.1145/1542275.1542359
Virtualization polling engine (VPE): using dedicated CPU cores to accelerate I/O virtualization.	Jiuxing Liu,Bülent Abali	10.1145/1542275.1542309
R-ADMAD: high reliability provision for large-scale de-duplication archival storage systems.	Chuanyi Liu,Yu Gu 0005,Linchun Sun,Bin Yan,Dongsheng Wang 0002	10.1145/1542275.1542327
DBDB: optimizing DMATransfer for the cell be architecture.	Tao Liu,Haibo Lin,Tong Chen 0001,Kevin O&apos;Brien,Ling Shao 0002	10.1145/1542275.1542286
Evaluating high performance communication: a power perspective.	Jiuxing Liu,Dan E. Poff,Bülent Abali	10.1145/1542275.1542322
An infrastructure for scalable and portable parallel programs for computational chemistry.	Victor Lotrich,Norbert Flocke,Mark Ponton,Beverly A. Sanders,Erik Deumens,Rodney J. Bartlett,Ajith Perera	10.1145/1542275.1542361
A translation system for enabling data mining applications on GPUs.	Wenjing Ma,Gagan Agrawal	10.1145/1542275.1542331
Performance modeling and automatic ghost zone optimization for iterative stencil loops on GPUs.	Jiayuan Meng,Kevin Skadron	10.1145/1542275.1542313
/scratch as a cache: rethinking HPC center scratch storage.	Henry M. Monti,Ali Raza Butt,Sudharshan S. Vazhkudai	10.1145/1542275.1542325
OhHelp: a scalable domain-decomposing dynamic load balancing for particle-in-cell simulations.	Hiroshi Nakashima,Yohei Miyake,Hideyuki Usui,Yoshiharu Omura	10.1145/1542275.1542293
Understanding the interconnection network of SpiNNaker.	Javier Navaridas,Mikel Luján,José Miguel-Alonso,Luis A. Plana,Steve B. Furber	10.1145/1542275.1542317
Load balancing using work-stealing for pipeline parallelism in emerging applications.	Angeles G. Navarro,Rafael Asenjo,Siham Tabik,Calin Cascaval	10.1145/1542275.1542358
Synchronization optimizations for efficient execution on multi-cores.	Alexandru Nicolau,Guangqiang Li,Alexander V. Veidenbaum,Arun Kejariwal	10.1145/1542275.1542303
Using many-core hardware to correlate radio astronomy signals.	Rob van Nieuwpoort,John W. Romein	10.1145/1542275.1542337
Subdomain communication to increase scalability in large-scale scientific applications.	Aleksandr Ovcharenko,Onkar Sahni,Christopher D. Carothers,Kenneth E. Jansen,Mark S. Shephard	10.1145/1542275.1542348
Limited early value communication to improve performance of transactional memory.	Salil Mohan Pant,Gregory T. Byrd	10.1145/1542275.1542334
High-performance CUDA kernel execution on FPGAs.	Alexandros Papakonstantinou,Karthik Gururaj,John A. Stratton,Deming Chen,Jason Cong,Wen-mei W. Hwu	10.1145/1542275.1542357
Towards 100 gbit/s ethernet: multicore-based parallel communication protocol design.	Stavros Passas,Kostas Magoutis,Angelos Bilas	10.1145/1542275.1542308
TransMetric: architecture independent workload characterization for transactional memory benchmarks.	James Poe,Clay Hughes,Tao Li 0006	10.1145/1542275.1542345
Creating artificial global history to improve branch prediction accuracy.	Leo Porter 0001,Dean M. Tullsen	10.1145/1542275.1542315
Fast and scalable list ranking on the GPU.	M. Suhail Rehman,Kishore Kothapalli,P. J. Narayanan	10.1145/1542275.1542311
Exploring pattern-aware routing in generalized fat tree networks.	Germán Rodríguez,Ramón Beivide,Cyriel Minkenberg,Jesús Labarta,Mateo Valero	10.1145/1542275.1542316
Adagio: making DVS practical for complex HPC applications.	Barry Rountree,David K. Lowenthal,Bronis R. de Supinski,Martin Schulz 0001,Vincent W. Freeh,Tyler K. Bletsch	10.1145/1542275.1542340
High-performance regular expression scanning on the Cell/B.E. processor.	Daniele Paolo Scarpazza,Gregory F. Russell	10.1145/1542275.1542284
FTL design exploration in reconfigurable high-performance SSD for server applications.	Ji-Yong Shin,Zenglin Xia,Ning-Yi Xu,Rui Gao,Xiongfei Cai,Seungryoul Maeng,Feng-Hsiung Hsu	10.1145/1542275.1542324
Chunking parallel loops in the presence of synchronization.	Jun Shirako,Jisheng M. Zhao,V. Krishna Nandivada,Vivek Sarkar	10.1145/1542275.1542304
Refereeing conflicts in hardware transactional memory.	Arrvindh Shriraman,Sandhya Dwarkadas	10.1145/1542275.1542299
Prediction-based power estimation and scheduling for CMPs.	Karan Singh,Major Bhadauria,Sally A. McKee	10.1145/1542275.1542350
Maximizing MPI point-to-point communication performance on RDMA-enabled clusters with customized protocols.	Matthew Small,Xin Yuan 0001	10.1145/1542275.1542320
Single-particle 3d reconstruction from cryo-electron microscopy images on GPU.	Guangming Tan,Ziyu Guo,Mingyu Chen 0001,Dan Meng	10.1145/1542275.1542329
A european perspective on supercomputing.	Mateo Valero	10.1145/1542275.1542277
Tuned and wildly asynchronous stencil kernels for hybrid CPU/GPU systems.	Sundaresan Venkatasubramanian,Richard W. Vuduc	10.1145/1542275.1542312
Auto-vectorization through code generation for stream processing applications.	Huayong Wang,Henrique Andrade,Bugra Gedik,Kun-Lung Wu	10.1145/1542275.1542347
Practice of parallelizing network applications on multi-core architectures.	Junchang Wang,Haipeng Cheng,Bei Hua,Xinan Tang	10.1145/1542275.1542307
Dynamic parallelization of single-threaded binary programs using speculative slicing.	Cheng Wang 0013,Youfeng Wu,Edson Borin,Shiliang Hu,Wei Liu 0014,Dave Sager,Tin-Fook Ngai,Jesse Fang	10.1145/1542275.1542302
Combining thread level speculation helper threads and runahead execution.	Polychronis Xekalakis,Nikolas Ioannou,Marcelo Cintra	10.1145/1542275.1542333
Less reused filter: improving l2 cache performance via filtering less reused lines.	Lingxiang Xiang,Tianzhou Chen,Qingsong Shi,Wei Hu 0001	10.1145/1542275.1542290
Divide-and-conquer: a bubble replacement for low level caches.	Chuanjun Zhang,Bing Xue	10.1145/1542275.1542291
Proceedings of the 23rd international conference on Supercomputing, 2009, Yorktown Heights, NY, USA, June 8-12, 2009	Michael Gschwind,Alexandru Nicolau,Valentina Salapura,José E. Moreira	10.1145/1542275
