#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff12d503060 .scope module, "mux4_test" "mux4_test" 2 1;
 .timescale 0 0;
v0x7ff12d51e3f0_0 .var "A", 0 0;
v0x7ff12d51e4c0_0 .var "B", 0 0;
v0x7ff12d51e590_0 .var "C", 0 0;
v0x7ff12d51e660_0 .var "D", 0 0;
v0x7ff12d51e730_0 .var "control", 1 0;
v0x7ff12d51e800_0 .net "out", 0 0, L_0x7ff12d51f300;  1 drivers
S_0x7ff12d501670 .scope module, "m4" "mux4" 2 27, 3 16 0, S_0x7ff12d503060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 2 "control"
v0x7ff12d51ddf0_0 .net "A", 0 0, v0x7ff12d51e3f0_0;  1 drivers
v0x7ff12d51de90_0 .net "B", 0 0, v0x7ff12d51e4c0_0;  1 drivers
v0x7ff12d51df40_0 .net "C", 0 0, v0x7ff12d51e590_0;  1 drivers
v0x7ff12d51e010_0 .net "D", 0 0, v0x7ff12d51e660_0;  1 drivers
v0x7ff12d51e0c0_0 .net "control", 1 0, v0x7ff12d51e730_0;  1 drivers
v0x7ff12d51e190_0 .net "out", 0 0, L_0x7ff12d51f300;  alias, 1 drivers
v0x7ff12d51e220_0 .net "w1", 0 0, L_0x7ff12d51eaa0;  1 drivers
v0x7ff12d51e2f0_0 .net "w2", 0 0, L_0x7ff12d51eea0;  1 drivers
L_0x7ff12d51ebb0 .part v0x7ff12d51e730_0, 1, 1;
L_0x7ff12d51efb0 .part v0x7ff12d51e730_0, 1, 1;
L_0x7ff12d51f410 .part v0x7ff12d51e730_0, 0, 1;
S_0x7ff12d500070 .scope module, "m1" "mux2" 3 21, 3 2 0, S_0x7ff12d501670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7ff12d51e8d0 .functor NOT 1, L_0x7ff12d51ebb0, C4<0>, C4<0>, C4<0>;
L_0x7ff12d51e940 .functor AND 1, v0x7ff12d51e3f0_0, L_0x7ff12d51e8d0, C4<1>, C4<1>;
L_0x7ff12d51e9f0 .functor AND 1, v0x7ff12d51e590_0, L_0x7ff12d51ebb0, C4<1>, C4<1>;
L_0x7ff12d51eaa0 .functor OR 1, L_0x7ff12d51e940, L_0x7ff12d51e9f0, C4<0>, C4<0>;
v0x7ff12d5017d0_0 .net "A", 0 0, v0x7ff12d51e3f0_0;  alias, 1 drivers
v0x7ff12d51cb70_0 .net "B", 0 0, v0x7ff12d51e590_0;  alias, 1 drivers
v0x7ff12d51cc10_0 .net "control", 0 0, L_0x7ff12d51ebb0;  1 drivers
v0x7ff12d51ccc0_0 .net "not_control", 0 0, L_0x7ff12d51e8d0;  1 drivers
v0x7ff12d51cd60_0 .net "out", 0 0, L_0x7ff12d51eaa0;  alias, 1 drivers
v0x7ff12d51ce40_0 .net "wA", 0 0, L_0x7ff12d51e940;  1 drivers
v0x7ff12d51cee0_0 .net "wB", 0 0, L_0x7ff12d51e9f0;  1 drivers
S_0x7ff12d51cfc0 .scope module, "m2" "mux2" 3 22, 3 2 0, S_0x7ff12d501670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7ff12d51ec90 .functor NOT 1, L_0x7ff12d51efb0, C4<0>, C4<0>, C4<0>;
L_0x7ff12d51ed00 .functor AND 1, v0x7ff12d51e4c0_0, L_0x7ff12d51ec90, C4<1>, C4<1>;
L_0x7ff12d51edd0 .functor AND 1, v0x7ff12d51e660_0, L_0x7ff12d51efb0, C4<1>, C4<1>;
L_0x7ff12d51eea0 .functor OR 1, L_0x7ff12d51ed00, L_0x7ff12d51edd0, C4<0>, C4<0>;
v0x7ff12d51d1e0_0 .net "A", 0 0, v0x7ff12d51e4c0_0;  alias, 1 drivers
v0x7ff12d51d280_0 .net "B", 0 0, v0x7ff12d51e660_0;  alias, 1 drivers
v0x7ff12d51d320_0 .net "control", 0 0, L_0x7ff12d51efb0;  1 drivers
v0x7ff12d51d3d0_0 .net "not_control", 0 0, L_0x7ff12d51ec90;  1 drivers
v0x7ff12d51d470_0 .net "out", 0 0, L_0x7ff12d51eea0;  alias, 1 drivers
v0x7ff12d51d550_0 .net "wA", 0 0, L_0x7ff12d51ed00;  1 drivers
v0x7ff12d51d5f0_0 .net "wB", 0 0, L_0x7ff12d51edd0;  1 drivers
S_0x7ff12d51d6d0 .scope module, "m3" "mux2" 3 23, 3 2 0, S_0x7ff12d501670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7ff12d51f050 .functor NOT 1, L_0x7ff12d51f410, C4<0>, C4<0>, C4<0>;
L_0x7ff12d51f0c0 .functor AND 1, L_0x7ff12d51eaa0, L_0x7ff12d51f050, C4<1>, C4<1>;
L_0x7ff12d51f1f0 .functor AND 1, L_0x7ff12d51eea0, L_0x7ff12d51f410, C4<1>, C4<1>;
L_0x7ff12d51f300 .functor OR 1, L_0x7ff12d51f0c0, L_0x7ff12d51f1f0, C4<0>, C4<0>;
v0x7ff12d51d900_0 .net "A", 0 0, L_0x7ff12d51eaa0;  alias, 1 drivers
v0x7ff12d51d9b0_0 .net "B", 0 0, L_0x7ff12d51eea0;  alias, 1 drivers
v0x7ff12d51da60_0 .net "control", 0 0, L_0x7ff12d51f410;  1 drivers
v0x7ff12d51db10_0 .net "not_control", 0 0, L_0x7ff12d51f050;  1 drivers
v0x7ff12d51dba0_0 .net "out", 0 0, L_0x7ff12d51f300;  alias, 1 drivers
v0x7ff12d51dc70_0 .net "wA", 0 0, L_0x7ff12d51f0c0;  1 drivers
v0x7ff12d51dd10_0 .net "wB", 0 0, L_0x7ff12d51f1f0;  1 drivers
    .scope S_0x7ff12d503060;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff12d51e3f0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7ff12d503060;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x7ff12d51e3f0_0;
    %nor/r;
    %store/vec4 v0x7ff12d51e3f0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff12d503060;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff12d51e4c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7ff12d503060;
T_3 ;
    %delay 2, 0;
    %load/vec4 v0x7ff12d51e4c0_0;
    %nor/r;
    %store/vec4 v0x7ff12d51e4c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff12d503060;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff12d51e590_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7ff12d503060;
T_5 ;
    %delay 4, 0;
    %load/vec4 v0x7ff12d51e590_0;
    %nor/r;
    %store/vec4 v0x7ff12d51e590_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff12d503060;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff12d51e660_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7ff12d503060;
T_7 ;
    %delay 8, 0;
    %load/vec4 v0x7ff12d51e660_0;
    %nor/r;
    %store/vec4 v0x7ff12d51e660_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ff12d503060;
T_8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff12d51e730_0, 0, 2;
    %end;
    .thread T_8;
    .scope S_0x7ff12d503060;
T_9 ;
    %vpi_call 2 16 "$dumpfile", "mux4.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff12d503060 {0 0 0};
    %delay 16, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff12d51e730_0, 0, 2;
    %delay 16, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff12d51e730_0, 0, 2;
    %delay 16, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff12d51e730_0, 0, 2;
    %delay 16, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mux4_tb.v";
    "mux.v";
