library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.numeric_std.all

entity tb_mean_4_clocks is
end tb_mean_4_clocks;

architecture teste of tb_mean_4_clocks is

component mean_4_clocks is 	    
	generic (
        W       :       integer := 32
    );
    port (
        CLK     : in    std_logic;
        RESET   : in    std_logic;
        INPUT   : in    std_logic_vector(W - 1 downto 0);
        OUTPUT  : out   std_logic_vector(W - 1 downto 0)
    );
end component;

signal fio_clk: std_logic:'0'
signal fio_R: std_logic; 
signal fio_I, fio_O: std_logic_vector(31 downto 0);
begin
instancia_somador: somador port map(CLK=>fio_clk, RESET=>fio_R, INPUT=>fio_I, OUTPUTfio_O); 
-- x nas próximas linhas: os vetores de bits estão expressos em base hexadecimal
fio_clk<= not fio_clk after 50ns
fio_R <= '0', '1' after 5ns;
fio_I <= x"6", x"8" after 100 ns, x"4" after 200 ns, x"6" after 300 ns;
end teste;