#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb 19 17:23:48 2025
# Process ID: 6976
# Current directory: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19780 C:\Users\himan\OneDrive\Desktop\finaYRpro\trafficLight - Copy\trafficLight.xpr
# Log file: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/vivado.log
# Journal file: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project {C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 838.270 ; gain = 165.336
update_compile_order -fileset sources_1exupdate_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_spi_system_led_single_reset' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_spi_system_led_single_reset_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2cycle
INFO: [VRFC 10-311] analyzing module spi_slave_led
INFO: [VRFC 10-311] analyzing module spi_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_system_led_single_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7a8e83f47fe24558a70c78115bfb86b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_system_led_single_reset_behav xil_defaultlib.tb_spi_system_led_single_reset xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 176. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 124. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 124. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 124. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 176. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 124. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 124. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 124. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_2cycle
Compiling module xil_defaultlib.spi_slave_led
Compiling module xil_defaultlib.spi_system
Compiling module xil_defaultlib.tb_spi_system_led_single_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_system_led_single_reset_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 869.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_system_led_single_reset_behav -key {Behavioral:sim_1:Functional:tb_spi_system_led_single_reset} -tclbatch {tb_spi_system_led_single_reset.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_spi_system_led_single_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Checking Slave0 LED (should show 10101010)...
SHAZ at time               846000: led0 cycle 0 = 1
ERROR at time               856000: led0 cycle 1, expected 0, got 1
SHAZ at time               866000: led0 cycle 2 = 1
ERROR at time               876000: led0 cycle 3, expected 0, got 1
SHAZ at time               886000: led0 cycle 4 = 1
ERROR at time               896000: led0 cycle 5, expected 0, got 1
SHAZ at time               906000: led0 cycle 6 = 1
ERROR at time               916000: led0 cycle 7, expected 0, got 1

Checking Slave1 LED (should show 01010101)...
ERROR at time               925000: led1 cycle 0, expected 0, got 1
OK at time               935000: led1 cycle 1 = 1
ERROR at time               945000: led1 cycle 2, expected 0, got 1
OK at time               955000: led1 cycle 3 = 1
ERROR at time               965000: led1 cycle 4, expected 0, got 1
OK at time               975000: led1 cycle 5 = 1
ERROR at time               985000: led1 cycle 6, expected 0, got 1
OK at time               995000: led1 cycle 7 = 1

Checking Slave2 LED (should show 11110000)...
OK at time              1005000: led2 cycle 0 = 1
OK at time              1015000: led2 cycle 1 = 1
OK at time              1025000: led2 cycle 2 = 1
OK at time              1035000: led2 cycle 3 = 1
ERROR at time              1045000: led2 cycle 4, expected 0, got 1
ERROR at time              1055000: led2 cycle 5, expected 0, got 1
ERROR at time              1065000: led2 cycle 6, expected 0, got 1
ERROR at time              1075000: led2 cycle 7, expected 0, got 1

All checks complete.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_system_led_single_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 869.617 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Feb 19 17:36:08 2025] Launched synth_1...
Run output will be captured here: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.runs/synth_1/runme.log
[Wed Feb 19 17:36:08 2025] Launched impl_1...
Run output will be captured here: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Wed Feb 19 17:41:35 2025] Launched impl_1...
Run output will be captured here: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.runs/impl_1/runme.log
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/tb_spi_system_led_single_reset_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'spi_system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
"xvlog -m64 --relax -prj spi_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2cycle
INFO: [VRFC 10-311] analyzing module spi_slave_led
INFO: [VRFC 10-311] analyzing module spi_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7a8e83f47fe24558a70c78115bfb86b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_system_behav xil_defaultlib.spi_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_2cycle
Compiling module xil_defaultlib.spi_slave_led
Compiling module xil_defaultlib.spi_system
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_system_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_system_behav -key {Behavioral:sim_1:Functional:spi_system} -tclbatch {spi_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source spi_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 894.648 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Feb 19 18:00:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.runs/synth_1/runme.log
[Wed Feb 19 18:00:38 2025] Launched impl_1...
Run output will be captured here: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library work [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v:1]
[Wed Feb 19 18:02:11 2025] Launched synth_1...
Run output will be captured here: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1195.207 ; gain = 256.191
set_property iostandard LVCMOS33 [get_ports [list {data0[7]} {data0[6]} {data0[5]} {data0[4]} {data0[3]} {data0[2]} {data0[1]} {data0[0]} {data1[7]} {data1[6]} {data1[5]} {data1[4]} {data1[3]} {data1[2]} {data1[1]} {data1[0]} {data2[7]} {data2[6]} {data2[5]} {data2[4]} {data2[3]} {data2[2]} {data2[1]} {data2[0]} clk rst led0 led1 led2]]
set_property drive 12 [get_ports [list led0 led1 led2]]
set_property slew SLOW [get_ports [list led0 led1 led2]]
place_ports {data0[0]} A3
place_ports {data0[1]} A1
place_ports {data0[2]} A4
place_ports {data0[3]} A5
place_ports {data0[4]} A6
place_ports {data0[5]} A8
place_ports {data0[6]} A9
place_ports {data0[7]} A10
startgroup
set_property package_pin "" [get_ports [list  {data0[0]}]]
place_ports {data0[1]} A3
endgroup
place_ports {data0[0]} A1
place_ports {data1[0]} A11
place_ports {data1[1]} A13
place_ports {data1[2]} A14
place_ports {data1[3]} A15
place_ports {data1[4]} A16
place_ports {data1[5]} A18
set_property package_pin "" [get_ports [list  {data1[6]}]]
set_property package_pin "" [get_ports [list  {data1[7]}]]
place_ports {data1[6]} B1
place_ports {data1[7]} B2
place_ports {data2[0]} B3
place_ports {data2[1]} B4
place_ports {data2[2]} B6
place_ports {data2[3]} B7
place_ports {data2[4]} B8
place_ports {data2[5]} B9
place_ports {data2[6]} B11
place_ports {data2[7]} B12
close [ open {C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/constrs_1/new/ConstraintsXDC.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/constrs_1/new/ConstraintsXDC.xdc}}
set_property target_constrs_file {C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/constrs_1/new/ConstraintsXDC.xdc} [current_fileset -constrset]
save_constraints -force
place_ports clk B13
place_ports led0 B14
place_ports led1 B17
set_property package_pin "" [get_ports [list  led2]]
place_ports clk T1
place_ports led0 T3
place_ports led1 T4
place_ports led2 T5
place_ports rst T6
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Feb 19 18:17:01 2025] Launched synth_1...
Run output will be captured here: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.runs/synth_1/runme.log
[Wed Feb 19 18:17:01 2025] Launched impl_1...
Run output will be captured here: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.runs/impl_1/runme.log
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_IBUF]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Feb 19 18:20:46 2025] Launched impl_1...
Run output will be captured here: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/.Xil/Vivado-11584-LAPTOP-FMPURMC8/dcp/spi_system.xdc]
Finished Parsing XDC File [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/.Xil/Vivado-11584-LAPTOP-FMPURMC8/dcp/spi_system.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1598.609 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1598.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ERROR: [Common 17-165] Too many positional options when parsing 'Copy/trafficLight.runs/impl_1/spi_system_power_routed.rpx', please type 'open_report -help' for usage info.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/spi_system_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/tb_spi_system_led_single_reset_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_spi_system_led_single_reset' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_spi_system_led_single_reset_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2cycle
INFO: [VRFC 10-311] analyzing module spi_slave_led
INFO: [VRFC 10-311] analyzing module spi_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_system_led_single_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7a8e83f47fe24558a70c78115bfb86b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_system_led_single_reset_behav xil_defaultlib.tb_spi_system_led_single_reset xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_2cycle
Compiling module xil_defaultlib.spi_slave_led
Compiling module xil_defaultlib.spi_system
Compiling module xil_defaultlib.tb_spi_system_led_single_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_system_led_single_reset_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_system_led_single_reset_behav -key {Behavioral:sim_1:Functional:tb_spi_system_led_single_reset} -tclbatch {tb_spi_system_led_single_reset.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_spi_system_led_single_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Checking Slave0 LED (should show 10101010)...
ERROR at time               846000: led0 cycle 0, expected 1, got 0
SHAZ at time               856000: led0 cycle 1 = 0
ERROR at time               866000: led0 cycle 2, expected 1, got 0
SHAZ at time               876000: led0 cycle 3 = 0
ERROR at time               886000: led0 cycle 4, expected 1, got 0
SHAZ at time               896000: led0 cycle 5 = 0
ERROR at time               906000: led0 cycle 6, expected 1, got 0
SHAZ at time               916000: led0 cycle 7 = 0

Checking Slave1 LED (should show 01010101)...
OK at time               925000: led1 cycle 0 = 0
ERROR at time               935000: led1 cycle 1, expected 1, got 0
OK at time               945000: led1 cycle 2 = 0
ERROR at time               955000: led1 cycle 3, expected 1, got 0
OK at time               965000: led1 cycle 4 = 0
ERROR at time               975000: led1 cycle 5, expected 1, got 0
OK at time               985000: led1 cycle 6 = 0
ERROR at time               995000: led1 cycle 7, expected 1, got 0

Checking Slave2 LED (should show 11110000)...
ERROR at time              1005000: led2 cycle 0, expected 1, got 0
ERROR at time              1015000: led2 cycle 1, expected 1, got 0
ERROR at time              1025000: led2 cycle 2, expected 1, got 0
ERROR at time              1035000: led2 cycle 3, expected 1, got 0
OK at time              1045000: led2 cycle 4 = 0
OK at time              1055000: led2 cycle 5 = 0
OK at time              1065000: led2 cycle 6 = 0
OK at time              1075000: led2 cycle 7 = 0

All checks complete.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_system_led_single_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1616.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/spi_system_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/tb_spi_system_led_single_reset_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_spi_system_led_single_reset' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_spi_system_led_single_reset_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2cycle
INFO: [VRFC 10-311] analyzing module spi_slave_led
INFO: [VRFC 10-311] analyzing module spi_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_system_led_single_reset
ERROR: [VRFC 10-91] i is not declared [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:41]
ERROR: [VRFC 10-91] i is not declared [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:44]
ERROR: [VRFC 10-91] i is not declared [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:55]
ERROR: [VRFC 10-91] i is not declared [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:57]
ERROR: [VRFC 10-91] i is not declared [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:67]
ERROR: [VRFC 10-91] i is not declared [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:69]
ERROR: [VRFC 10-1040] module tb_spi_system_led_single_reset ignored due to previous errors [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/spi_system_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/tb_spi_system_led_single_reset_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_spi_system_led_single_reset' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_spi_system_led_single_reset_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2cycle
INFO: [VRFC 10-311] analyzing module spi_slave_led
INFO: [VRFC 10-311] analyzing module spi_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_system_led_single_reset
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:41]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:55]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7a8e83f47fe24558a70c78115bfb86b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_system_led_single_reset_behav xil_defaultlib.tb_spi_system_led_single_reset xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_2cycle
Compiling module xil_defaultlib.spi_slave_led
Compiling module xil_defaultlib.spi_system
Compiling module xil_defaultlib.tb_spi_system_led_single_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_system_led_single_reset_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_system_led_single_reset_behav -key {Behavioral:sim_1:Functional:tb_spi_system_led_single_reset} -tclbatch {tb_spi_system_led_single_reset.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_spi_system_led_single_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Checking Slave0 LED (should show 10101010)...
ERROR at time               846000: led0 cycle 0, expected 1, got 0
SHAZ at time               856000: led0 cycle 1 = 0
ERROR at time               866000: led0 cycle 2, expected 1, got 0
SHAZ at time               876000: led0 cycle 3 = 0
ERROR at time               886000: led0 cycle 4, expected 1, got 0
SHAZ at time               896000: led0 cycle 5 = 0
ERROR at time               906000: led0 cycle 6, expected 1, got 0
SHAZ at time               916000: led0 cycle 7 = 0

Checking Slave1 LED (should show 01010101)...
OK at time               925000: led1 cycle 0 = 0
ERROR at time               935000: led1 cycle 1, expected 1, got 0
OK at time               945000: led1 cycle 2 = 0
ERROR at time               955000: led1 cycle 3, expected 1, got 0
OK at time               965000: led1 cycle 4 = 0
ERROR at time               975000: led1 cycle 5, expected 1, got 0
OK at time               985000: led1 cycle 6 = 0
ERROR at time               995000: led1 cycle 7, expected 1, got 0

Checking Slave2 LED (should show 11110000)...
ERROR at time              1005000: led2 cycle 0, expected 1, got 0
ERROR at time              1015000: led2 cycle 1, expected 1, got 0
ERROR at time              1025000: led2 cycle 2, expected 1, got 0
ERROR at time              1035000: led2 cycle 3, expected 1, got 0
OK at time              1045000: led2 cycle 4 = 0
OK at time              1055000: led2 cycle 5 = 0
OK at time              1065000: led2 cycle 6 = 0
OK at time              1075000: led2 cycle 7 = 0

All checks complete.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_system_led_single_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/spi_system_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/tb_spi_system_led_single_reset_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_spi_system_led_single_reset' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_spi_system_led_single_reset_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2cycle
INFO: [VRFC 10-311] analyzing module spi_slave_led
INFO: [VRFC 10-311] analyzing module spi_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_system_led_single_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7a8e83f47fe24558a70c78115bfb86b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_system_led_single_reset_behav xil_defaultlib.tb_spi_system_led_single_reset xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_2cycle
Compiling module xil_defaultlib.spi_slave_led
Compiling module xil_defaultlib.spi_system
Compiling module xil_defaultlib.tb_spi_system_led_single_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_system_led_single_reset_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_system_led_single_reset_behav -key {Behavioral:sim_1:Functional:tb_spi_system_led_single_reset} -tclbatch {tb_spi_system_led_single_reset.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_spi_system_led_single_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_system_led_single_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/spi_system_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/tb_spi_system_led_single_reset_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_spi_system_led_single_reset' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_spi_system_led_single_reset_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2cycle
INFO: [VRFC 10-311] analyzing module spi_slave_led
INFO: [VRFC 10-311] analyzing module spi_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_system_led_single_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7a8e83f47fe24558a70c78115bfb86b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_system_led_single_reset_behav xil_defaultlib.tb_spi_system_led_single_reset xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_2cycle
Compiling module xil_defaultlib.spi_slave_led
Compiling module xil_defaultlib.spi_system
Compiling module xil_defaultlib.tb_spi_system_led_single_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_system_led_single_reset_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_system_led_single_reset_behav -key {Behavioral:sim_1:Functional:tb_spi_system_led_single_reset} -tclbatch {tb_spi_system_led_single_reset.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_spi_system_led_single_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_system_led_single_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/spi_system_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/tb_spi_system_led_single_reset_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_spi_system_led_single_reset' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_spi_system_led_single_reset_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2cycle
INFO: [VRFC 10-311] analyzing module spi_slave_led
INFO: [VRFC 10-311] analyzing module spi_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_system_led_single_reset
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:41]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:55]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7a8e83f47fe24558a70c78115bfb86b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_system_led_single_reset_behav xil_defaultlib.tb_spi_system_led_single_reset xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_2cycle
Compiling module xil_defaultlib.spi_slave_led
Compiling module xil_defaultlib.spi_system
Compiling module xil_defaultlib.tb_spi_system_led_single_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_system_led_single_reset_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_system_led_single_reset_behav -key {Behavioral:sim_1:Functional:tb_spi_system_led_single_reset} -tclbatch {tb_spi_system_led_single_reset.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_spi_system_led_single_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Checking Slave0 LED (should show 10101010)...
ERROR at time               846000: led0 cycle 0, expected 1, got 0
SHAZ at time               856000: led0 cycle 1 = 0
ERROR at time               866000: led0 cycle 2, expected 1, got 0
SHAZ at time               876000: led0 cycle 3 = 0
ERROR at time               886000: led0 cycle 4, expected 1, got 0
SHAZ at time               896000: led0 cycle 5 = 0
ERROR at time               906000: led0 cycle 6, expected 1, got 0
SHAZ at time               916000: led0 cycle 7 = 0

Checking Slave1 LED (should show 01010101)...
OK at time               925000: led1 cycle 0 = 0
ERROR at time               935000: led1 cycle 1, expected 1, got 0
OK at time               945000: led1 cycle 2 = 0
ERROR at time               955000: led1 cycle 3, expected 1, got 0
OK at time               965000: led1 cycle 4 = 0
ERROR at time               975000: led1 cycle 5, expected 1, got 0
OK at time               985000: led1 cycle 6 = 0
ERROR at time               995000: led1 cycle 7, expected 1, got 0

Checking Slave2 LED (should show 11110000)...
OK at time              1005000: led2 cycle 0 = 1
OK at time              1015000: led2 cycle 1 = 1
OK at time              1025000: led2 cycle 2 = 1
OK at time              1035000: led2 cycle 3 = 1
ERROR at time              1045000: led2 cycle 4, expected 0, got 1
ERROR at time              1055000: led2 cycle 5, expected 0, got 1
ERROR at time              1065000: led2 cycle 6, expected 0, got 1
ERROR at time              1075000: led2 cycle 7, expected 0, got 1

All checks complete.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_system_led_single_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/spi_system_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/tb_spi_system_led_single_reset_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_spi_system_led_single_reset' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_spi_system_led_single_reset_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2cycle
INFO: [VRFC 10-311] analyzing module spi_slave_led
INFO: [VRFC 10-311] analyzing module spi_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_system_led_single_reset
ERROR: [VRFC 10-1412] syntax error near expected_led [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:44]
ERROR: [VRFC 10-1412] syntax error near expected_led [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:46]
ERROR: [VRFC 10-1412] syntax error near expected_led [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:48]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:49]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:41]
ERROR: [VRFC 10-1412] syntax error near expected_led [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:57]
ERROR: [VRFC 10-1412] syntax error near expected_led [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:58]
ERROR: [VRFC 10-1412] syntax error near expected_led [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:60]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:61]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:55]
ERROR: [VRFC 10-1412] syntax error near expected_led [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:69]
ERROR: [VRFC 10-1412] syntax error near expected_led [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:70]
ERROR: [VRFC 10-1412] syntax error near expected_led [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:72]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:73]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:67]
ERROR: [VRFC 10-91] expected_led is not declared [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:44]
ERROR: [VRFC 10-91] expected_led is not declared [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:57]
ERROR: [VRFC 10-91] expected_led is not declared [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:69]
ERROR: [VRFC 10-1040] module tb_spi_system_led_single_reset ignored due to previous errors [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/spi_system_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/tb_spi_system_led_single_reset_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_spi_system_led_single_reset' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_spi_system_led_single_reset_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2cycle
INFO: [VRFC 10-311] analyzing module spi_slave_led
INFO: [VRFC 10-311] analyzing module spi_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_system_led_single_reset
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:41]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:55]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7a8e83f47fe24558a70c78115bfb86b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_system_led_single_reset_behav xil_defaultlib.tb_spi_system_led_single_reset xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_2cycle
Compiling module xil_defaultlib.spi_slave_led
Compiling module xil_defaultlib.spi_system
Compiling module xil_defaultlib.tb_spi_system_led_single_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_system_led_single_reset_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_system_led_single_reset_behav -key {Behavioral:sim_1:Functional:tb_spi_system_led_single_reset} -tclbatch {tb_spi_system_led_single_reset.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_spi_system_led_single_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Checking Slave0 LED (should show 10101010)...
ERROR at time               846000: led0 cycle 0, expected 1, got 0
SHAZ at time               856000: led0 cycle 1 = 0
ERROR at time               866000: led0 cycle 2, expected 1, got 0
SHAZ at time               876000: led0 cycle 3 = 0
ERROR at time               886000: led0 cycle 4, expected 1, got 0
SHAZ at time               896000: led0 cycle 5 = 0
ERROR at time               906000: led0 cycle 6, expected 1, got 0
SHAZ at time               916000: led0 cycle 7 = 0

Checking Slave1 LED (should show 01010101)...
OK at time               925000: led1 cycle 0 = 0
ERROR at time               935000: led1 cycle 1, expected 1, got 0
OK at time               945000: led1 cycle 2 = 0
ERROR at time               955000: led1 cycle 3, expected 1, got 0
OK at time               965000: led1 cycle 4 = 0
ERROR at time               975000: led1 cycle 5, expected 1, got 0
OK at time               985000: led1 cycle 6 = 0
ERROR at time               995000: led1 cycle 7, expected 1, got 0

Checking Slave2 LED (should show 11110000)...
OK at time              1005000: led2 cycle 0 = 1
OK at time              1015000: led2 cycle 1 = 1
OK at time              1025000: led2 cycle 2 = 1
OK at time              1035000: led2 cycle 3 = 1
ERROR at time              1045000: led2 cycle 4, expected 0, got 1
ERROR at time              1055000: led2 cycle 5, expected 0, got 1
ERROR at time              1065000: led2 cycle 6, expected 0, got 1
ERROR at time              1075000: led2 cycle 7, expected 0, got 1

All checks complete.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_system_led_single_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1627.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/spi_system_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/tb_spi_system_led_single_reset_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_spi_system_led_single_reset' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_spi_system_led_single_reset_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2cycle
INFO: [VRFC 10-311] analyzing module spi_slave_led
INFO: [VRFC 10-311] analyzing module spi_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_system_led_single_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7a8e83f47fe24558a70c78115bfb86b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_system_led_single_reset_behav xil_defaultlib.tb_spi_system_led_single_reset xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_2cycle
Compiling module xil_defaultlib.spi_slave_led
Compiling module xil_defaultlib.spi_system
Compiling module xil_defaultlib.tb_spi_system_led_single_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_system_led_single_reset_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_system_led_single_reset_behav -key {Behavioral:sim_1:Functional:tb_spi_system_led_single_reset} -tclbatch {tb_spi_system_led_single_reset.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_spi_system_led_single_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_system_led_single_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1627.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/spi_system_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/tb_spi_system_led_single_reset_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_spi_system_led_single_reset' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_spi_system_led_single_reset_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2cycle
INFO: [VRFC 10-311] analyzing module spi_slave_led
INFO: [VRFC 10-311] analyzing module spi_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_system_led_single_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7a8e83f47fe24558a70c78115bfb86b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_system_led_single_reset_behav xil_defaultlib.tb_spi_system_led_single_reset xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_2cycle
Compiling module xil_defaultlib.spi_slave_led
Compiling module xil_defaultlib.spi_system
Compiling module xil_defaultlib.tb_spi_system_led_single_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_system_led_single_reset_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_system_led_single_reset_behav -key {Behavioral:sim_1:Functional:tb_spi_system_led_single_reset} -tclbatch {tb_spi_system_led_single_reset.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_spi_system_led_single_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_system_led_single_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1630.828 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library work [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v:1]
[Wed Feb 19 23:29:46 2025] Launched synth_1...
Run output will be captured here: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/constrs_1/new/ConstraintsXDC.xdc]
Finished Parsing XDC File [C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/constrs_1/new/ConstraintsXDC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property is_loc_fixed false [get_ports [list  {data0[7]} {data0[6]} {data0[5]} {data0[4]} {data0[3]} {data0[2]} {data0[1]} {data0[0]}]]
set_property is_loc_fixed true [get_ports [list  {data0[7]} {data0[6]} {data0[5]} {data0[4]} {data0[3]} {data0[2]} {data0[1]} {data0[0]}]]
set_property is_loc_fixed false [get_ports [list  {data0[7]} {data0[6]} {data0[5]} {data0[4]} {data0[3]} {data0[2]} {data0[1]} {data0[0]}]]
set_property is_loc_fixed false [get_ports [list  {data1[7]} {data1[6]} {data1[5]} {data1[4]} {data1[3]} {data1[2]} {data1[1]} {data1[0]}]]
set_property is_loc_fixed false [get_ports [list  {data2[7]} {data2[6]} {data2[5]} {data2[4]} {data2[3]} {data2[2]} {data2[1]} {data2[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data0[7]} {data0[6]} {data0[5]} {data0[4]} {data0[3]} {data0[2]} {data0[1]} {data0[0]}]]
current_design impl_1
set_property is_loc_fixed false [get_ports [list  {data2[7]}]]
set_property is_loc_fixed true [get_ports [list  {data2[7]}]]
set_property is_loc_fixed false [get_ports [list  {data0[7]} {data0[6]} {data0[5]} {data0[4]} {data0[3]} {data0[2]} {data0[1]} {data0[0]}]]
set_property is_loc_fixed false [get_ports [list  {data1[7]} {data1[6]} {data1[5]} {data1[4]} {data1[3]} {data1[2]} {data1[1]} {data1[0]}]]
set_property is_loc_fixed false [get_ports [list  {data2[7]} {data2[6]} {data2[5]} {data2[4]} {data2[3]} {data2[2]} {data2[1]} {data2[0]}]]
save_constraints -force
current_design synth_1
save_constraints -force
current_design impl_1
launch_runs impl_1 -to_step write_bitstream
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1762.324 ; gain = 0.000
[Wed Feb 19 23:41:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.runs/impl_1/runme.log
set_property is_loc_fixed true [get_ports [list  {data0[7]} {data0[6]} {data0[5]} {data0[4]} {data0[3]} {data0[2]} {data0[1]} {data0[0]}]]
set_property is_loc_fixed true [get_ports [list  {data1[7]} {data1[6]} {data1[5]} {data1[4]} {data1[3]} {data1[2]} {data1[1]} {data1[0]}]]
set_property is_loc_fixed true [get_ports [list  {data2[7]} {data2[6]} {data2[5]} {data2[4]} {data2[3]} {data2[2]} {data2[1]} {data2[0]}]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Feb 19 23:43:14 2025] Launched impl_1...
Run output will be captured here: C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/spi_system_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/tb_spi_system_led_single_reset_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_spi_system_led_single_reset' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_spi_system_led_single_reset_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2cycle
INFO: [VRFC 10-311] analyzing module spi_slave_led
INFO: [VRFC 10-311] analyzing module spi_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_system_led_single_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7a8e83f47fe24558a70c78115bfb86b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_system_led_single_reset_behav xil_defaultlib.tb_spi_system_led_single_reset xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 218. Module spi_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 1. Module spi_master_2cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.srcs/sources_1/new/spi.v" Line 131. Module spi_slave_led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_2cycle
Compiling module xil_defaultlib.spi_slave_led
Compiling module xil_defaultlib.spi_system
Compiling module xil_defaultlib.tb_spi_system_led_single_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_system_led_single_reset_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himan/OneDrive/Desktop/finaYRpro/trafficLight - Copy/trafficLight.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_system_led_single_reset_behav -key {Behavioral:sim_1:Functional:tb_spi_system_led_single_reset} -tclbatch {tb_spi_system_led_single_reset.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_spi_system_led_single_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_system_led_single_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1762.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 23:56:06 2025...
