"E:/repositories/RTL_FPGA/VERILOG/aula15_mux/somador_completo.vhd=work"
"E:/repositories/RTL_FPGA/VERILOG/aula15_mux/somador_1bit.vhd=work"
