
*** Running vivado
    with args -log system_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top system_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1064.102 ; gain = 221.594 ; free physical = 770 ; free virtual = 13423
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:48]
INFO: [Synth 8-3491] module 'system' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system.vhd:14' bound to instance 'system_i' of component 'system' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:83]
INFO: [Synth 8-638] synthesizing module 'system' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system.vhd:52]
INFO: [Synth 8-3491] module 'system_xlconstant_0_0' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.vhd:29' bound to instance 'GND' of component 'system_xlconstant_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system.vhd:326]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.vhd:35]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (1#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_0_0' (2#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.vhd:35]
INFO: [Synth 8-3491] module 'system_clk_wiz_0_0' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:69' bound to instance 'clk_wiz_0' of component 'system_clk_wiz_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system.vhd:330]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0_clk_wiz' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (3#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (4#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0_clk_wiz' (6#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0' (7#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:69]
INFO: [Synth 8-3491] module 'system_processing_system7_0_0' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'system_processing_system7_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system.vhd:337]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (8#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (9#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AD_WIDTH bound to: 32 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter AXI_WRSHIM_APB_SYNC_LEVELS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (10#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (11#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:319]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (12#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-3491] module 'system_vga_color_test_0_0' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_color_test_0_0/synth/system_vga_color_test_0_0.vhd:56' bound to instance 'vga_color_test_0' of component 'system_vga_color_test_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system.vhd:409]
INFO: [Synth 8-638] synthesizing module 'system_vga_color_test_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_color_test_0_0/synth/system_vga_color_test_0_0.vhd:65]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter V_SIZE bound to: 480 - type: integer 
INFO: [Synth 8-3491] module 'vga_color_test' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_color_test_v1_0/vga_color_test.vhd:14' bound to instance 'U0' of component 'vga_color_test' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_color_test_0_0/synth/system_vga_color_test_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'vga_color_test' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_color_test_v1_0/vga_color_test.vhd:27]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter V_SIZE bound to: 480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_color_test' (13#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_color_test_v1_0/vga_color_test.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'system_vga_color_test_0_0' (14#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_color_test_0_0/synth/system_vga_color_test_0_0.vhd:65]
INFO: [Synth 8-3491] module 'system_vga_gaussian_blur_0_0' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_gaussian_blur_0_0/synth/system_vga_gaussian_blur_0_0.vhd:56' bound to instance 'vga_gaussian_blur_0' of component 'system_vga_gaussian_blur_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system.vhd:416]
INFO: [Synth 8-638] synthesizing module 'system_vga_gaussian_blur_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_gaussian_blur_0_0/synth/system_vga_gaussian_blur_0_0.vhd:75]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter H_DELAY bound to: 160 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'vga_gaussian_blur' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_gaussian_blur_v1_0/vga_gaussian_blur.vhd:24' bound to instance 'U0' of component 'vga_gaussian_blur' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_gaussian_blur_0_0/synth/system_vga_gaussian_blur_0_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'vga_gaussian_blur' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_gaussian_blur_v1_0/vga_gaussian_blur.vhd:49]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter H_DELAY bound to: 160 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_gaussian_blur' (15#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_gaussian_blur_v1_0/vga_gaussian_blur.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'system_vga_gaussian_blur_0_0' (16#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_gaussian_blur_0_0/synth/system_vga_gaussian_blur_0_0.vhd:75]
INFO: [Synth 8-3491] module 'system_vga_gaussian_blur_1_0' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_gaussian_blur_1_0/synth/system_vga_gaussian_blur_1_0.vhd:56' bound to instance 'vga_gaussian_blur_1' of component 'system_vga_gaussian_blur_1_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system.vhd:433]
INFO: [Synth 8-638] synthesizing module 'system_vga_gaussian_blur_1_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_gaussian_blur_1_0/synth/system_vga_gaussian_blur_1_0.vhd:75]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter H_DELAY bound to: 160 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'vga_gaussian_blur' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_gaussian_blur_v1_0/vga_gaussian_blur.vhd:24' bound to instance 'U0' of component 'vga_gaussian_blur' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_gaussian_blur_1_0/synth/system_vga_gaussian_blur_1_0.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'system_vga_gaussian_blur_1_0' (17#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_gaussian_blur_1_0/synth/system_vga_gaussian_blur_1_0.vhd:75]
INFO: [Synth 8-3491] module 'system_vga_gaussian_blur_2_0' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_gaussian_blur_2_0/synth/system_vga_gaussian_blur_2_0.vhd:56' bound to instance 'vga_gaussian_blur_2' of component 'system_vga_gaussian_blur_2_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system.vhd:450]
INFO: [Synth 8-638] synthesizing module 'system_vga_gaussian_blur_2_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_gaussian_blur_2_0/synth/system_vga_gaussian_blur_2_0.vhd:75]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter H_DELAY bound to: 160 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'vga_gaussian_blur' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_gaussian_blur_v1_0/vga_gaussian_blur.vhd:24' bound to instance 'U0' of component 'vga_gaussian_blur' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_gaussian_blur_2_0/synth/system_vga_gaussian_blur_2_0.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'system_vga_gaussian_blur_2_0' (18#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_gaussian_blur_2_0/synth/system_vga_gaussian_blur_2_0.vhd:75]
INFO: [Synth 8-3491] module 'system_vga_sync_0_0' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_sync_0_0/synth/system_vga_sync_0_0.vhd:56' bound to instance 'vga_sync_0' of component 'system_vga_sync_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system.vhd:467]
INFO: [Synth 8-638] synthesizing module 'system_vga_sync_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_sync_0_0/synth/system_vga_sync_0_0.vhd:68]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter H_FRONT_DELAY bound to: 16 - type: integer 
	Parameter H_BACK_DELAY bound to: 48 - type: integer 
	Parameter H_RETRACE_DELAY bound to: 96 - type: integer 
	Parameter V_SIZE bound to: 480 - type: integer 
	Parameter V_FRONT_DELAY bound to: 10 - type: integer 
	Parameter V_BACK_DELAY bound to: 33 - type: integer 
	Parameter V_RETRACE_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'vga_sync' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_sync_v1_0/vga_sync.vhd:14' bound to instance 'U0' of component 'vga_sync' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_sync_0_0/synth/system_vga_sync_0_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_sync_v1_0/vga_sync.vhd:37]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter H_FRONT_DELAY bound to: 16 - type: integer 
	Parameter H_BACK_DELAY bound to: 48 - type: integer 
	Parameter H_RETRACE_DELAY bound to: 96 - type: integer 
	Parameter V_SIZE bound to: 480 - type: integer 
	Parameter V_FRONT_DELAY bound to: 10 - type: integer 
	Parameter V_BACK_DELAY bound to: 33 - type: integer 
	Parameter V_RETRACE_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (19#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_sync_v1_0/vga_sync.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'system_vga_sync_0_0' (20#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_vga_sync_0_0/synth/system_vga_sync_0_0.vhd:68]
INFO: [Synth 8-3491] module 'system_zybo_hdmi_0_0' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_zybo_hdmi_0_0/synth/system_zybo_hdmi_0_0.vhd:56' bound to instance 'zybo_hdmi_0' of component 'system_zybo_hdmi_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system.vhd:477]
INFO: [Synth 8-638] synthesizing module 'system_zybo_hdmi_0_0' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_zybo_hdmi_0_0/synth/system_zybo_hdmi_0_0.vhd:72]
INFO: [Synth 8-3491] module 'zybo_hdmi' declared at '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/zybo_hdmi.vhd:16' bound to instance 'U0' of component 'zybo_hdmi' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_zybo_hdmi_0_0/synth/system_zybo_hdmi_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'zybo_hdmi' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/zybo_hdmi.vhd:32]
INFO: [Synth 8-638] synthesizing module 'dvid' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/dvid.vhd:34]
INFO: [Synth 8-638] synthesizing module 'TMDS_encoder' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/tmds_encoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'TMDS_encoder' (21#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/tmds_encoder.vhd:24]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_RED' to cell 'ODDR2' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/dvid.vhd:53]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_GREEN' to cell 'ODDR2' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/dvid.vhd:55]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_BLUE' to cell 'ODDR2' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/dvid.vhd:57]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_CLK' to cell 'ODDR2' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/dvid.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'dvid' (22#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/dvid.vhd:34]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_blue' to cell 'OBUFDS' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/zybo_hdmi.vhd:73]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_red' to cell 'OBUFDS' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/zybo_hdmi.vhd:74]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_green' to cell 'OBUFDS' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/zybo_hdmi.vhd:75]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_clock' to cell 'OBUFDS' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/zybo_hdmi.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'zybo_hdmi' (23#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/zybo_hdmi_v1_0/zybo_hdmi.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'system_zybo_hdmi_0_0' (24#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_zybo_hdmi_0_0/synth/system_zybo_hdmi_0_0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'system' (25#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (26#1) [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1167.359 ; gain = 324.852 ; free physical = 668 ; free virtual = 13317
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1167.359 ; gain = 324.852 ; free physical = 668 ; free virtual = 13317
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'system_i/zybo_hdmi_0/U0/DVID/ODDR2_RED' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'system_i/zybo_hdmi_0/U0/DVID/ODDR2_GREEN' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'system_i/zybo_hdmi_0/U0/DVID/ODDR2_BLUE' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'system_i/zybo_hdmi_0/U0/DVID/ODDR2_CLK' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'system_i/clk_wiz_0/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v:79]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/constrs_1/new/zybo_breakout.xdc]
Finished Parsing XDC File [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/constrs_1/new/zybo_breakout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/constrs_1/new/zybo_breakout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  OBUFDS => OBUFDS: 4 instances
  ODDR2 => ODDR: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1692.945 ; gain = 0.000 ; free physical = 150 ; free virtual = 12868
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13260 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:06 . Memory (MB): peak = 1692.949 ; gain = 850.441 ; free physical = 138 ; free virtual = 12862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:06 . Memory (MB): peak = 1692.949 ; gain = 850.441 ; free physical = 138 ; free virtual = 12862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0/inst. (constraint file  /home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0/inst. (constraint file  /home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.runs/synth_1/dont_touch.xdc, line 45).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/vga_color_test_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/vga_gaussian_blur_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/vga_gaussian_blur_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/vga_gaussian_blur_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/vga_sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/zybo_hdmi_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:06 . Memory (MB): peak = 1692.949 ; gain = 850.441 ; free physical = 137 ; free virtual = 12862
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:33 ; elapsed = 00:02:27 . Memory (MB): peak = 1692.949 ; gain = 850.441 ; free physical = 113 ; free virtual = 12611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |system_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|2     |vga_gaussian_blur__GBM0         |           1|     19896|
|3     |vga_gaussian_blur__GBM1         |           1|     19176|
|4     |vga_gaussian_blur__GBM2         |           1|     18492|
|5     |zybo_hdmi__GC0                  |           1|      1638|
|6     |system__GC0                     |           1|      3719|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	  11 Input      4 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 3     
	  10 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               25 Bit    Registers := 15    
	               24 Bit    Registers := 4813  
	               10 Bit    Registers := 4827  
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2406  
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 7     
	   6 Input     24 Bit        Muxes := 1     
	   7 Input     24 Bit        Muxes := 2     
	   8 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 17    
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_gaussian_blur 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 5     
	               24 Bit    Registers := 1604  
	               10 Bit    Registers := 1606  
	                3 Bit    Registers := 802   
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module TMDS_encoder__1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	  11 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	  10 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
Module TMDS_encoder__2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	  11 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	  10 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
Module TMDS_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	  11 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	  10 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
Module dvid 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
Module xlnx_axi_wrshim_unwrap__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module xlnx_axi_wrshim_unwrap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module vga_color_test 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   7 Input     24 Bit        Muxes := 2     
	   8 Input     24 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:35 ; elapsed = 00:02:29 . Memory (MB): peak = 1692.953 ; gain = 850.445 ; free physical = 112 ; free virtual = 12611
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rgb_buffer_1_reg[1][23:0]' into 'rgb_buffer_1_reg[1][23:0]' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_gaussian_blur_v1_0/vga_gaussian_blur.vhd:66]
INFO: [Synth 8-4471] merging register 'rgb_buffer_1_reg[2][23:0]' into 'rgb_buffer_1_reg[2][23:0]' [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_gaussian_blur_v1_0/vga_gaussian_blur.vhd:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb_buffer_1_reg[1602]' and it is trimmed from '24' to '18' bits. [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_gaussian_blur_v1_0/vga_gaussian_blur.vhd:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb_buffer_1_reg[1601]' and it is trimmed from '24' to '18' bits. [/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_gaussian_blur/video_gaussian_blur.srcs/sources_1/bd/system/ipshared/xilinx.com/vga_gaussian_blur_v1_0/vga_gaussian_blur.vhd:66]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:29 ; elapsed = 00:03:23 . Memory (MB): peak = 1692.953 ; gain = 850.445 ; free physical = 136 ; free virtual = 12615
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:29 ; elapsed = 00:03:23 . Memory (MB): peak = 1692.953 ; gain = 850.445 ; free physical = 136 ; free virtual = 12615

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |system_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|2     |vga_gaussian_blur__GBM0         |           3|     21767|
|3     |vga_gaussian_blur__GBM1         |           3|     19176|
|4     |vga_gaussian_blur__GBM2         |           3|     18532|
|5     |zybo_hdmi__GC0                  |           1|      1802|
|6     |system__GC0                     |           1|      2965|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][18] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[0]__11 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][19] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[1] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][20] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[2] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][21] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[3] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][22] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[4] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][23] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[5] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[2][18] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[0] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[2][19] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[1]__0 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[2][20] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[2]__0 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[2][21] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[3]__0 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[2][22] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[4]__0 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[2][23] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[5]__0 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][0] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[0] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][1] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[1] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][2] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[2] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][3] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[3] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][4] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[4] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][5] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[5] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][6] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[6] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][7] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[7] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][8] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[8] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][9] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[9] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][10] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[10] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][11] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[11] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][12] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[12] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][13] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[13] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][14] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[14] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][15] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[15] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][16] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[16] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][17] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[17] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][18] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[18] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][19] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[19] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][20] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[20] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][21] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[21] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][22] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[22] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[0][23] ' (FDE) to 'vga_gaussian_blur__GBM0:/\C[23] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][0] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[0]__2 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][1] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[1]__3 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][2] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[2]__3 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][3] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[3]__3 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][4] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[4]__3 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][5] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[5]__3 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][6] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[6]__1 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][7] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[7] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][8] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[8] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][9] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[9] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][10] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[10] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][11] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[11] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][12] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[12] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][13] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[13] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][14] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[14] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][15] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[15] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][16] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[16] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][17] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[17] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][18] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[18] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][19] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[19] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][20] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[20] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][21] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[21] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][22] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[22] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1600][23] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[23] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\A[21]__3 ' (FDE) to 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[800][21] '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][0] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[0]__10 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][1] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[1]__11 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][2] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[2]__11 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][3] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[3]__11 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][4] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[4]__11 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][5] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[5]__11 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][6] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[6]__9 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][7] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[7]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][8] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[8]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][9] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[9]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][10] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[10]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][11] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[11]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][12] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[12]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][13] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[13]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][14] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[14]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][15] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[15]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][16] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[16]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1][17] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[17]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\A[0]__11 ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[18]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\A[1] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[19]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\A[2] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[20]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\A[3] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[21]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\A[4] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[22]__7 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\A[5] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[23]__7 '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_gaussian_blur__GBM0:/\A[6] )
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][0] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[0]__3 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][1] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[1]__4 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][2] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[2]__4 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][3] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[3]__4 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][4] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[4]__4 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][5] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[5]__4 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][6] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[6]__2 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][7] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[7]__0 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][8] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[8]__0 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][9] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[9]__0 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][10] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[10]__0 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][11] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[11]__0 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][12] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[12]__0 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][13] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[13]__0 '
INFO: [Synth 8-3886] merging instance 'vga_gaussian_blur__GBM0:/\rgb_buffer_1_reg[1601][14] ' (FDE) to 'vga_gaussian_blur__GBM0:/\A[14]__0 '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_gaussian_blur__GBM0:/\A[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_gaussian_blur__GBM0:/\C[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_gaussian_blur__GBM0:/\A[6]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_gaussian_blur__GBM0:/\A[24]__0 )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:52 ; elapsed = 00:03:47 . Memory (MB): peak = 1692.953 ; gain = 850.445 ; free physical = 121 ; free virtual = 12603
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:52 ; elapsed = 00:03:47 . Memory (MB): peak = 1692.953 ; gain = 850.445 ; free physical = 121 ; free virtual = 12603

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |system_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|2     |vga_gaussian_blur__GBM0         |           3|     20108|
|3     |vga_gaussian_blur__GBM1         |           3|     19176|
|4     |vga_gaussian_blur__GBM2         |           3|     18532|
|5     |zybo_hdmi__GC0                  |           1|       926|
|6     |system__GC0                     |           1|      2650|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/inst/clk_in1' to pin 'processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:08 ; elapsed = 00:04:02 . Memory (MB): peak = 1692.953 ; gain = 850.445 ; free physical = 124 ; free virtual = 12577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:11 ; elapsed = 00:04:06 . Memory (MB): peak = 1723.961 ; gain = 881.453 ; free physical = 121 ; free virtual = 12548
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |system_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|2     |vga_gaussian_blur__GBM0         |           3|     20108|
|3     |vga_gaussian_blur__GBM1         |           3|     19176|
|4     |vga_gaussian_blur__GBM2         |           3|     18532|
|5     |zybo_hdmi__GC0                  |           1|       926|
|6     |system__GC0                     |           1|      2650|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:24 ; elapsed = 00:04:19 . Memory (MB): peak = 1755.035 ; gain = 912.527 ; free physical = 118 ; free virtual = 12513
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:04:24 ; elapsed = 00:04:19 . Memory (MB): peak = 1755.035 ; gain = 912.527 ; free physical = 118 ; free virtual = 12513

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:04:24 ; elapsed = 00:04:19 . Memory (MB): peak = 1755.035 ; gain = 912.527 ; free physical = 118 ; free virtual = 12513
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:27 ; elapsed = 00:04:22 . Memory (MB): peak = 1755.035 ; gain = 912.527 ; free physical = 163 ; free virtual = 12482
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:28 ; elapsed = 00:04:22 . Memory (MB): peak = 1755.035 ; gain = 912.527 ; free physical = 163 ; free virtual = 12482
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:28 ; elapsed = 00:04:23 . Memory (MB): peak = 1755.035 ; gain = 912.527 ; free physical = 163 ; free virtual = 12482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:28 ; elapsed = 00:04:23 . Memory (MB): peak = 1755.035 ; gain = 912.527 ; free physical = 163 ; free virtual = 12482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:28 ; elapsed = 00:04:23 . Memory (MB): peak = 1755.035 ; gain = 912.527 ; free physical = 163 ; free virtual = 12482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:28 ; elapsed = 00:04:23 . Memory (MB): peak = 1755.035 ; gain = 912.527 ; free physical = 163 ; free virtual = 12482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vga_gaussian_blur__GBM0 | rgb_buffer_1_reg[800][21]  | 798    | 24    | NO           | NO                 | YES               | 0      | 600     | 
|vga_gaussian_blur__GBM1 | rgb_buffer_1_reg[1599][23] | 799    | 24    | NO           | YES                | YES               | 0      | 600     | 
|vga_gaussian_blur__GBM2 | addr_buffer_y1_reg[801][9] | 802    | 10    | NO           | NO                 | YES               | 0      | 260     | 
|vga_gaussian_blur__GBM2 | addr_buffer_x1_reg[801][9] | 802    | 10    | NO           | NO                 | YES               | 0      | 260     | 
|vga_gaussian_blur__GBM2 | flags_buffer_1_reg[801][2] | 802    | 3     | NO           | NO                 | YES               | 0      | 78      | 
+------------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |CARRY4     |   201|
|4     |LUT1       |   284|
|5     |LUT2       |   447|
|6     |LUT3       |   409|
|7     |LUT4       |   207|
|8     |LUT5       |   149|
|9     |LUT6       |   183|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |     1|
|12    |ODDR2      |     4|
|13    |PS7        |     1|
|14    |SRLC32E    |  5394|
|15    |FDCE       |    20|
|16    |FDPE       |     2|
|17    |FDRE       |  1094|
|18    |FDSE       |    24|
|19    |IBUF       |     6|
|20    |OBUF       |     1|
|21    |OBUFDS     |     4|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------------------+------+
|      |Instance                                |Module                                     |Cells |
+------+----------------------------------------+-------------------------------------------+------+
|1     |top                                     |                                           |  8565|
|2     |  system_i                              |system                                     |  8559|
|3     |    clk_wiz_0                           |system_clk_wiz_0_0                         |     5|
|4     |      inst                              |system_clk_wiz_0_0_clk_wiz                 |     5|
|5     |    vga_gaussian_blur_0                 |system_vga_gaussian_blur_0_0               |  2585|
|6     |      U0                                |vga_gaussian_blur_4                        |  2514|
|7     |    vga_gaussian_blur_1                 |system_vga_gaussian_blur_1_0               |  2585|
|8     |      U0                                |vga_gaussian_blur_3                        |  2514|
|9     |    vga_gaussian_blur_2                 |system_vga_gaussian_blur_2_0               |  2585|
|10    |      U0                                |vga_gaussian_blur                          |  2514|
|11    |    zybo_hdmi_0                         |system_zybo_hdmi_0_0                       |   357|
|12    |      U0                                |zybo_hdmi                                  |   357|
|13    |        DVID                            |dvid                                       |   353|
|14    |          TMDS_encoder_BLUE             |TMDS_encoder                               |   107|
|15    |          TMDS_encoder_GREEN            |TMDS_encoder_1                             |   104|
|16    |          TMDS_encoder_RED              |TMDS_encoder_2                             |    95|
|17    |    GND                                 |system_xlconstant_0_0                      |     0|
|18    |    processing_system7_0                |system_processing_system7_0_0              |   290|
|19    |      inst                              |processing_system7_v5_5_processing_system7 |   290|
|20    |        xlnx_axi_wrshim_unwrap_inst_gp0 |xlnx_axi_wrshim_unwrap                     |    18|
|21    |        xlnx_axi_wrshim_unwrap_inst_gp1 |xlnx_axi_wrshim_unwrap_0                   |    18|
|22    |    vga_color_test_0                    |system_vga_color_test_0_0                  |    96|
|23    |      U0                                |vga_color_test                             |    96|
|24    |    vga_sync_0                          |system_vga_sync_0_0                        |    56|
|25    |      U0                                |vga_sync                                   |    56|
+------+----------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:28 ; elapsed = 00:04:23 . Memory (MB): peak = 1755.035 ; gain = 912.527 ; free physical = 163 ; free virtual = 12482
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:43 ; elapsed = 00:03:44 . Memory (MB): peak = 1755.035 ; gain = 241.469 ; free physical = 162 ; free virtual = 12482
Synthesis Optimization Complete : Time (s): cpu = 00:04:28 ; elapsed = 00:04:23 . Memory (MB): peak = 1755.035 ; gain = 912.527 ; free physical = 162 ; free virtual = 12482
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 216 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'system_i/zybo_hdmi_0/U0/DVID/ODDR2_RED' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_dvin' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'system_i/zybo_hdmi_0/U0/DVID/ODDR2_GREEN' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_dvin' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'system_i/zybo_hdmi_0/U0/DVID/ODDR2_BLUE' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_dvin' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'system_i/zybo_hdmi_0/U0/DVID/ODDR2_CLK' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_dvin' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 77 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  ODDR2 => ODDR: 4 instances
  SRLC32E => SRL16E: 69 instances

INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:29 ; elapsed = 00:04:23 . Memory (MB): peak = 1755.035 ; gain = 817.543 ; free physical = 118 ; free virtual = 12447
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1787.051 ; gain = 0.000 ; free physical = 140 ; free virtual = 12432
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 15:50:02 2016...
