

================================================================
== Vitis HLS Report for 'conv2d_3'
================================================================
* Date:           Fri Nov 22 20:00:40 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   752641|   752641|  7.526 ms|  7.526 ms|  752641|  752641|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155   |conv2d_3_Pipeline_VITIS_LOOP_35_4   |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
        |grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167  |conv2d_3_Pipeline_VITIS_LOOP_35_45  |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3  |   752640|   752640|       320|          -|          -|  2352|        no|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 15 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten39 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 17 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum_16_4_loc = alloca i64 1"   --->   Operation 18 'alloca' 'sum_16_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sum_9_loc = alloca i64 1"   --->   Operation 19 'alloca' 'sum_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sum_8_4_loc = alloca i64 1"   --->   Operation 20 'alloca' 'sum_8_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 21 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.40ns)   --->   "%store_ln30 = store i12 0, i12 %indvar_flatten39" [lenet_support.cpp:30]   --->   Operation 23 'store' 'store_ln30' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 24 [1/1] (0.40ns)   --->   "%store_ln30 = store i3 0, i3 %f" [lenet_support.cpp:30]   --->   Operation 24 'store' 'store_ln30' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 25 [1/1] (0.40ns)   --->   "%store_ln30 = store i9 0, i9 %indvar_flatten" [lenet_support.cpp:30]   --->   Operation 25 'store' 'store_ln30' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 26 [1/1] (0.40ns)   --->   "%store_ln30 = store i5 0, i5 %i" [lenet_support.cpp:30]   --->   Operation 26 'store' 'store_ln30' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 27 [1/1] (0.40ns)   --->   "%store_ln30 = store i5 0, i5 %j" [lenet_support.cpp:30]   --->   Operation 27 'store' 'store_ln30' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_35_4.0" [lenet_support.cpp:30]   --->   Operation 28 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_10 = load i5 %i"   --->   Operation 29 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%f_1 = load i3 %f" [lenet_support.cpp:30]   --->   Operation 30 'load' 'f_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten39_load = load i12 %indvar_flatten39" [lenet_support.cpp:30]   --->   Operation 31 'load' 'indvar_flatten39_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %f_1" [lenet_support.cpp:30]   --->   Operation 32 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.98ns)   --->   "%empty = mul i13 %zext_ln30, i13 784" [lenet_support.cpp:30]   --->   Operation 33 'mul' 'empty' <Predicate = true> <Delay = 1.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_10, i5 0"   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %tmp_s"   --->   Operation 35 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i_10, i2 0"   --->   Operation 36 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %p_shl1"   --->   Operation 37 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.73ns)   --->   "%empty_43 = sub i11 %p_cast, i11 %p_shl1_cast"   --->   Operation 38 'sub' 'empty_43' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast9 = sext i11 %empty_43"   --->   Operation 39 'sext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.78ns)   --->   "%empty_44 = add i13 %p_cast9, i13 %empty" [lenet_support.cpp:30]   --->   Operation 40 'add' 'empty_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.77ns)   --->   "%icmp_ln30 = icmp_eq  i12 %indvar_flatten39_load, i12 2352" [lenet_support.cpp:30]   --->   Operation 41 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.77ns)   --->   "%add_ln30 = add i12 %indvar_flatten39_load, i12 1" [lenet_support.cpp:30]   --->   Operation 42 'add' 'add_ln30' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc48, void %for.end50" [lenet_support.cpp:30]   --->   Operation 43 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [lenet_support.cpp:32]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [lenet_support.cpp:31]   --->   Operation 45 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.71ns)   --->   "%icmp_ln31 = icmp_eq  i9 %indvar_flatten_load, i9 392" [lenet_support.cpp:31]   --->   Operation 46 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.19ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i5 0, i5 %i_10" [lenet_support.cpp:30]   --->   Operation 47 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%select_ln30_1 = select i1 %icmp_ln31, i5 0, i5 %j_load" [lenet_support.cpp:30]   --->   Operation 48 'select' 'select_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.61ns)   --->   "%add_ln30_1 = add i3 %f_1, i3 1" [lenet_support.cpp:30]   --->   Operation 49 'add' 'add_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i3 %add_ln30_1" [lenet_support.cpp:30]   --->   Operation 50 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.98ns)   --->   "%p_mid115 = mul i13 %zext_ln30_1, i13 784" [lenet_support.cpp:30]   --->   Operation 51 'mul' 'p_mid115' <Predicate = (!icmp_ln30)> <Delay = 1.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_mid16)   --->   "%select_ln30_2 = select i1 %icmp_ln31, i13 %p_mid115, i13 %empty" [lenet_support.cpp:30]   --->   Operation 52 'select' 'select_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_1)   --->   "%select_ln30_3 = select i1 %icmp_ln31, i10 0, i10 %tmp_s" [lenet_support.cpp:30]   --->   Operation 53 'select' 'select_ln30_3' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_2)   --->   "%select_ln30_4 = select i1 %icmp_ln31, i13 %p_mid115, i13 %empty_44" [lenet_support.cpp:30]   --->   Operation 54 'select' 'select_ln30_4' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.71ns)   --->   "%icmp_ln32 = icmp_ult  i5 %j_load, i5 28" [lenet_support.cpp:32]   --->   Operation 55 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.25ns)   --->   "%or_ln30 = or i1 %icmp_ln31, i1 %icmp_ln32" [lenet_support.cpp:30]   --->   Operation 56 'or' 'or_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.18ns)   --->   "%select_ln30_5 = select i1 %icmp_ln31, i3 %add_ln30_1, i3 %f_1" [lenet_support.cpp:30]   --->   Operation 57 'select' 'select_ln30_5' <Predicate = (!icmp_ln30)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.71ns)   --->   "%add_ln31 = add i5 %select_ln30, i5 1" [lenet_support.cpp:31]   --->   Operation 58 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.19ns) (out node of the LUT)   --->   "%select_ln31 = select i1 %or_ln30, i5 %select_ln30_1, i5 0" [lenet_support.cpp:31]   --->   Operation 59 'select' 'select_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln31, i5 0" [lenet_support.cpp:31]   --->   Operation 60 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln31_1 = select i1 %or_ln30, i10 %select_ln30_3, i10 %p_mid1" [lenet_support.cpp:31]   --->   Operation 61 'select' 'select_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i10 %p_mid1" [lenet_support.cpp:31]   --->   Operation 62 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln31, i2 0" [lenet_support.cpp:31]   --->   Operation 63 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i7 %p_shl1_mid1" [lenet_support.cpp:31]   --->   Operation 64 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.73ns)   --->   "%p_mid14 = sub i11 %p_cast_mid1, i11 %p_shl1_cast_mid1" [lenet_support.cpp:31]   --->   Operation 65 'sub' 'p_mid14' <Predicate = (!icmp_ln30)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_mid16)   --->   "%p_cast9_mid1 = sext i11 %p_mid14" [lenet_support.cpp:31]   --->   Operation 66 'sext' 'p_cast9_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_mid16 = add i13 %p_cast9_mid1, i13 %select_ln30_2" [lenet_support.cpp:31]   --->   Operation 67 'add' 'p_mid16' <Predicate = (!icmp_ln30)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln31_2 = select i1 %or_ln30, i13 %select_ln30_4, i13 %p_mid16" [lenet_support.cpp:31]   --->   Operation 68 'select' 'select_ln31_2' <Predicate = (!icmp_ln30)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.19ns)   --->   "%select_ln31_3 = select i1 %or_ln30, i5 %select_ln30, i5 %add_ln31" [lenet_support.cpp:31]   --->   Operation 69 'select' 'select_ln31_3' <Predicate = (!icmp_ln30)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [2/2] (0.00ns)   --->   "%targetBlock = call i1 @conv2d.3_Pipeline_VITIS_LOOP_35_4, i32 %gmem, i10 %select_ln31_1, i5 %select_ln31, i64 %input_read, i5 %select_ln31_3, i32 %sum_loc, i32 %sum_8_4_loc" [lenet_support.cpp:31]   --->   Operation 70 'call' 'targetBlock' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.71ns)   --->   "%add_ln32 = add i5 %select_ln31, i5 2" [lenet_support.cpp:32]   --->   Operation 71 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.71ns)   --->   "%add_ln31_1 = add i9 %indvar_flatten_load, i9 1" [lenet_support.cpp:31]   --->   Operation 72 'add' 'add_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.36ns)   --->   "%select_ln31_4 = select i1 %icmp_ln31, i9 1, i9 %add_ln31_1" [lenet_support.cpp:31]   --->   Operation 73 'select' 'select_ln31_4' <Predicate = (!icmp_ln30)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.40ns)   --->   "%store_ln32 = store i12 %add_ln30, i12 %indvar_flatten39" [lenet_support.cpp:32]   --->   Operation 74 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.40>
ST_2 : Operation 75 [1/1] (0.40ns)   --->   "%store_ln32 = store i3 %select_ln30_5, i3 %f" [lenet_support.cpp:32]   --->   Operation 75 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.40>
ST_2 : Operation 76 [1/1] (0.40ns)   --->   "%store_ln32 = store i9 %select_ln31_4, i9 %indvar_flatten" [lenet_support.cpp:32]   --->   Operation 76 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.40>
ST_2 : Operation 77 [1/1] (0.40ns)   --->   "%store_ln32 = store i5 %select_ln31_3, i5 %i" [lenet_support.cpp:32]   --->   Operation 77 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.40>
ST_2 : Operation 78 [1/1] (0.40ns)   --->   "%store_ln32 = store i5 %add_ln32, i5 %j" [lenet_support.cpp:32]   --->   Operation 78 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.40>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [lenet_support.cpp:46]   --->   Operation 79 'ret' 'ret_ln46' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 80 [1/2] (0.00ns)   --->   "%targetBlock = call i1 @conv2d.3_Pipeline_VITIS_LOOP_35_4, i32 %gmem, i10 %select_ln31_1, i5 %select_ln31, i64 %input_read, i5 %select_ln31_3, i32 %sum_loc, i32 %sum_8_4_loc" [lenet_support.cpp:31]   --->   Operation 80 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.12>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 81 'load' 'sum_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sum_8_4_loc_load = load i32 %sum_8_4_loc"   --->   Operation 82 'load' 'sum_8_4_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.41ns)   --->   "%select_ln35 = select i1 %targetBlock, i32 %sum_loc_load, i32 %sum_8_4_loc_load" [lenet_support.cpp:35]   --->   Operation 83 'select' 'select_ln35' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : [1/1] (0.79ns)   --->   Input mux for Operation 84 '%x_assign = fadd i32 %select_ln35, i32 0'
ST_4 : Operation 84 [4/4] (4.91ns)   --->   "%x_assign = fadd i32 %select_ln35, i32 0" [lenet_support.cpp:42]   --->   Operation 84 'fadd' 'x_assign' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln32 = or i5 %select_ln31, i5 1" [lenet_support.cpp:32]   --->   Operation 85 'or' 'or_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (0.00ns)   --->   "%targetBlock1 = call i1 @conv2d.3_Pipeline_VITIS_LOOP_35_45, i32 %gmem, i10 %select_ln31_1, i5 %or_ln32, i64 %input_read, i5 %select_ln31_3, i5 %select_ln31, i32 %sum_9_loc, i32 %sum_16_4_loc" [lenet_support.cpp:31]   --->   Operation 86 'call' 'targetBlock1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.71>
ST_5 : Operation 87 [3/4] (5.71ns)   --->   "%x_assign = fadd i32 %select_ln35, i32 0" [lenet_support.cpp:42]   --->   Operation 87 'fadd' 'x_assign' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/2] (0.00ns)   --->   "%targetBlock1 = call i1 @conv2d.3_Pipeline_VITIS_LOOP_35_45, i32 %gmem, i10 %select_ln31_1, i5 %or_ln32, i64 %input_read, i5 %select_ln31_3, i5 %select_ln31, i32 %sum_9_loc, i32 %sum_16_4_loc" [lenet_support.cpp:31]   --->   Operation 88 'call' 'targetBlock1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.12>
ST_6 : Operation 89 [2/4] (5.71ns)   --->   "%x_assign = fadd i32 %select_ln35, i32 0" [lenet_support.cpp:42]   --->   Operation 89 'fadd' 'x_assign' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%sum_9_loc_load = load i32 %sum_9_loc"   --->   Operation 90 'load' 'sum_9_loc_load' <Predicate = (targetBlock1)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%sum_16_4_loc_load = load i32 %sum_16_4_loc"   --->   Operation 91 'load' 'sum_16_4_loc_load' <Predicate = (!targetBlock1)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.41ns)   --->   "%select_ln35_1 = select i1 %targetBlock1, i32 %sum_9_loc_load, i32 %sum_16_4_loc_load" [lenet_support.cpp:35]   --->   Operation 92 'select' 'select_ln35_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : [1/1] (0.79ns)   --->   Input mux for Operation 93 '%x_assign_1 = fadd i32 %select_ln35_1, i32 0'
ST_6 : Operation 93 [4/4] (4.91ns)   --->   "%x_assign_1 = fadd i32 %select_ln35_1, i32 0" [lenet_support.cpp:42]   --->   Operation 93 'fadd' 'x_assign_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.71>
ST_7 : Operation 94 [1/4] (5.71ns)   --->   "%x_assign = fadd i32 %select_ln35, i32 0" [lenet_support.cpp:42]   --->   Operation 94 'fadd' 'x_assign' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [3/4] (5.71ns)   --->   "%x_assign_1 = fadd i32 %select_ln35_1, i32 0" [lenet_support.cpp:42]   --->   Operation 95 'fadd' 'x_assign_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.71>
ST_8 : [1/1] (0.71ns)   --->   Input mux for Operation 96 '%tmp_29 = fcmp_ogt  i32 %x_assign, i32 0'
ST_8 : Operation 96 [2/2] (1.85ns)   --->   "%tmp_29 = fcmp_ogt  i32 %x_assign, i32 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 96 'fcmp' 'tmp_29' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [2/4] (5.71ns)   --->   "%x_assign_1 = fadd i32 %select_ln35_1, i32 0" [lenet_support.cpp:42]   --->   Operation 97 'fadd' 'x_assign_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.71>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i5 %select_ln31" [lenet_support.cpp:32]   --->   Operation 98 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln6 = bitcast i32 %x_assign" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 99 'bitcast' 'bitcast_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln6, i32 23, i32 30" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 100 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i32 %bitcast_ln6" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 101 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.70ns)   --->   "%icmp_ln6 = icmp_ne  i8 %tmp_28, i8 255" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 102 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.88ns)   --->   "%icmp_ln6_6 = icmp_eq  i23 %trunc_ln6, i23 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 103 'icmp' 'icmp_ln6_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln6)   --->   "%or_ln6 = or i1 %icmp_ln6_6, i1 %icmp_ln6" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 104 'or' 'or_ln6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/2] (2.57ns)   --->   "%tmp_29 = fcmp_ogt  i32 %x_assign, i32 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 105 'fcmp' 'tmp_29' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln6)   --->   "%and_ln6 = and i1 %or_ln6, i1 %tmp_29" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 106 'and' 'and_ln6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln6 = select i1 %and_ln6, i32 %x_assign, i32 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 107 'select' 'select_ln6' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.78ns)   --->   "%add_ln42 = add i13 %zext_ln32, i13 %select_ln31_2" [lenet_support.cpp:42]   --->   Operation 108 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i13 %add_ln42" [lenet_support.cpp:42]   --->   Operation 109 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln42" [lenet_support.cpp:42]   --->   Operation 110 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (1.09ns)   --->   "%store_ln42 = store i32 %select_ln6, i13 %output_addr" [lenet_support.cpp:42]   --->   Operation 111 'store' 'store_ln42' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %or_ln32" [lenet_support.cpp:35]   --->   Operation 112 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/4] (5.71ns)   --->   "%x_assign_1 = fadd i32 %select_ln35_1, i32 0" [lenet_support.cpp:42]   --->   Operation 113 'fadd' 'x_assign_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.78ns)   --->   "%add_ln42_1 = add i13 %zext_ln35, i13 %select_ln31_2" [lenet_support.cpp:42]   --->   Operation 114 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.57>
ST_10 : [1/1] (0.71ns)   --->   Input mux for Operation 115 '%tmp_31 = fcmp_ogt  i32 %x_assign_1, i32 0'
ST_10 : Operation 115 [2/2] (1.85ns)   --->   "%tmp_31 = fcmp_ogt  i32 %x_assign_1, i32 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 115 'fcmp' 'tmp_31' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.08>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_str"   --->   Operation 116 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2352, i64 2352, i64 2352"   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_2_VITIS_LOOP_32_3_str"   --->   Operation 118 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [lenet_support.cpp:32]   --->   Operation 119 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln6_3 = bitcast i32 %x_assign_1" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 120 'bitcast' 'bitcast_ln6_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln6_3, i32 23, i32 30" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 121 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln6_3 = trunc i32 %bitcast_ln6_3" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 122 'trunc' 'trunc_ln6_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.70ns)   --->   "%icmp_ln6_7 = icmp_ne  i8 %tmp_30, i8 255" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 123 'icmp' 'icmp_ln6_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.88ns)   --->   "%icmp_ln6_8 = icmp_eq  i23 %trunc_ln6_3, i23 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 124 'icmp' 'icmp_ln6_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_1)   --->   "%or_ln6_3 = or i1 %icmp_ln6_8, i1 %icmp_ln6_7" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 125 'or' 'or_ln6_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/2] (2.57ns)   --->   "%tmp_31 = fcmp_ogt  i32 %x_assign_1, i32 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 126 'fcmp' 'tmp_31' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_1)   --->   "%and_ln6_3 = and i1 %or_ln6_3, i1 %tmp_31" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 127 'and' 'and_ln6_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln6_1 = select i1 %and_ln6_3, i32 %x_assign_1, i32 0" [lenet_support.cpp:6->lenet_support.cpp:42]   --->   Operation 128 'select' 'select_ln6_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i13 %add_ln42_1" [lenet_support.cpp:42]   --->   Operation 129 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr i32 %output_r, i64 0, i64 %zext_ln42_1" [lenet_support.cpp:42]   --->   Operation 130 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (1.09ns)   --->   "%store_ln42 = store i32 %select_ln6_1, i13 %output_addr_1" [lenet_support.cpp:42]   --->   Operation 131 'store' 'store_ln42' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_35_4.0" [lenet_support.cpp:32]   --->   Operation 132 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011111111111]
i                     (alloca           ) [ 011111111111]
indvar_flatten        (alloca           ) [ 011111111111]
f                     (alloca           ) [ 011111111111]
indvar_flatten39      (alloca           ) [ 011111111111]
input_read            (read             ) [ 001111111111]
sum_16_4_loc          (alloca           ) [ 001111111111]
sum_9_loc             (alloca           ) [ 001111111111]
sum_8_4_loc           (alloca           ) [ 001111111111]
sum_loc               (alloca           ) [ 001111111111]
specinterface_ln0     (specinterface    ) [ 000000000000]
store_ln30            (store            ) [ 000000000000]
store_ln30            (store            ) [ 000000000000]
store_ln30            (store            ) [ 000000000000]
store_ln30            (store            ) [ 000000000000]
store_ln30            (store            ) [ 000000000000]
br_ln30               (br               ) [ 000000000000]
i_10                  (load             ) [ 000000000000]
f_1                   (load             ) [ 000000000000]
indvar_flatten39_load (load             ) [ 000000000000]
zext_ln30             (zext             ) [ 000000000000]
empty                 (mul              ) [ 000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000]
p_cast                (zext             ) [ 000000000000]
p_shl1                (bitconcatenate   ) [ 000000000000]
p_shl1_cast           (zext             ) [ 000000000000]
empty_43              (sub              ) [ 000000000000]
p_cast9               (sext             ) [ 000000000000]
empty_44              (add              ) [ 000000000000]
icmp_ln30             (icmp             ) [ 001111111111]
add_ln30              (add              ) [ 000000000000]
br_ln30               (br               ) [ 000000000000]
j_load                (load             ) [ 000000000000]
indvar_flatten_load   (load             ) [ 000000000000]
icmp_ln31             (icmp             ) [ 000000000000]
select_ln30           (select           ) [ 000000000000]
select_ln30_1         (select           ) [ 000000000000]
add_ln30_1            (add              ) [ 000000000000]
zext_ln30_1           (zext             ) [ 000000000000]
p_mid115              (mul              ) [ 000000000000]
select_ln30_2         (select           ) [ 000000000000]
select_ln30_3         (select           ) [ 000000000000]
select_ln30_4         (select           ) [ 000000000000]
icmp_ln32             (icmp             ) [ 000000000000]
or_ln30               (or               ) [ 000000000000]
select_ln30_5         (select           ) [ 000000000000]
add_ln31              (add              ) [ 000000000000]
select_ln31           (select           ) [ 000111111100]
p_mid1                (bitconcatenate   ) [ 000000000000]
select_ln31_1         (select           ) [ 000111000000]
p_cast_mid1           (zext             ) [ 000000000000]
p_shl1_mid1           (bitconcatenate   ) [ 000000000000]
p_shl1_cast_mid1      (zext             ) [ 000000000000]
p_mid14               (sub              ) [ 000000000000]
p_cast9_mid1          (sext             ) [ 000000000000]
p_mid16               (add              ) [ 000000000000]
select_ln31_2         (select           ) [ 000111111100]
select_ln31_3         (select           ) [ 000111000000]
add_ln32              (add              ) [ 000000000000]
add_ln31_1            (add              ) [ 000000000000]
select_ln31_4         (select           ) [ 000000000000]
store_ln32            (store            ) [ 000000000000]
store_ln32            (store            ) [ 000000000000]
store_ln32            (store            ) [ 000000000000]
store_ln32            (store            ) [ 000000000000]
store_ln32            (store            ) [ 000000000000]
ret_ln46              (ret              ) [ 000000000000]
targetBlock           (call             ) [ 000010000000]
sum_loc_load          (load             ) [ 000000000000]
sum_8_4_loc_load      (load             ) [ 000000000000]
select_ln35           (select           ) [ 000001110000]
or_ln32               (or               ) [ 000001111100]
targetBlock1          (call             ) [ 000000100000]
sum_9_loc_load        (load             ) [ 000000000000]
sum_16_4_loc_load     (load             ) [ 000000000000]
select_ln35_1         (select           ) [ 000000011100]
x_assign              (fadd             ) [ 000000001100]
zext_ln32             (zext             ) [ 000000000000]
bitcast_ln6           (bitcast          ) [ 000000000000]
tmp_28                (partselect       ) [ 000000000000]
trunc_ln6             (trunc            ) [ 000000000000]
icmp_ln6              (icmp             ) [ 000000000000]
icmp_ln6_6            (icmp             ) [ 000000000000]
or_ln6                (or               ) [ 000000000000]
tmp_29                (fcmp             ) [ 000000000000]
and_ln6               (and              ) [ 000000000000]
select_ln6            (select           ) [ 000000000000]
add_ln42              (add              ) [ 000000000000]
zext_ln42             (zext             ) [ 000000000000]
output_addr           (getelementptr    ) [ 000000000000]
store_ln42            (store            ) [ 000000000000]
zext_ln35             (zext             ) [ 000000000000]
x_assign_1            (fadd             ) [ 000000000011]
add_ln42_1            (add              ) [ 000000000011]
specloopname_ln0      (specloopname     ) [ 000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000]
specloopname_ln32     (specloopname     ) [ 000000000000]
bitcast_ln6_3         (bitcast          ) [ 000000000000]
tmp_30                (partselect       ) [ 000000000000]
trunc_ln6_3           (trunc            ) [ 000000000000]
icmp_ln6_7            (icmp             ) [ 000000000000]
icmp_ln6_8            (icmp             ) [ 000000000000]
or_ln6_3              (or               ) [ 000000000000]
tmp_31                (fcmp             ) [ 000000000000]
and_ln6_3             (and              ) [ 000000000000]
select_ln6_1          (select           ) [ 000000000000]
zext_ln42_1           (zext             ) [ 000000000000]
output_addr_1         (getelementptr    ) [ 000000000000]
store_ln42            (store            ) [ 000000000000]
br_ln32               (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d.3_Pipeline_VITIS_LOOP_35_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d.3_Pipeline_VITIS_LOOP_35_45"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_31_2_VITIS_LOOP_32_3_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="j_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="f_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten39_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten39/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sum_16_4_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_16_4_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sum_9_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_9_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sum_8_4_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_8_4_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sum_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="output_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="13" slack="0"/>
<pin id="138" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/9 store_ln42/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="output_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="13" slack="0"/>
<pin id="151" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/11 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="10" slack="0"/>
<pin id="159" dir="0" index="3" bw="5" slack="0"/>
<pin id="160" dir="0" index="4" bw="64" slack="1"/>
<pin id="161" dir="0" index="5" bw="5" slack="0"/>
<pin id="162" dir="0" index="6" bw="32" slack="1"/>
<pin id="163" dir="0" index="7" bw="32" slack="1"/>
<pin id="164" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="10" slack="2"/>
<pin id="171" dir="0" index="3" bw="5" slack="0"/>
<pin id="172" dir="0" index="4" bw="64" slack="3"/>
<pin id="173" dir="0" index="5" bw="5" slack="2"/>
<pin id="174" dir="0" index="6" bw="5" slack="2"/>
<pin id="175" dir="0" index="7" bw="32" slack="3"/>
<pin id="176" dir="0" index="8" bw="32" slack="3"/>
<pin id="177" dir="1" index="9" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock1/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign/4 x_assign_1/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_29/8 tmp_31/10 "/>
</bind>
</comp>

<comp id="190" class="1005" name="reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign x_assign_1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln30_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="12" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln30_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln30_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="9" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln30_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln30_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_10_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="1"/>
<pin id="222" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="f_1_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="1"/>
<pin id="225" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="indvar_flatten39_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="1"/>
<pin id="228" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten39_load/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln30_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="empty_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="11" slack="0"/>
<pin id="236" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_s_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_shl1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_shl1_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="empty_43_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_43/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_cast9_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast9/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="empty_44_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="13" slack="0"/>
<pin id="276" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_44/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln30_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="0" index="1" bw="12" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln30_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="j_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="1"/>
<pin id="293" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="indvar_flatten_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="1"/>
<pin id="296" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln31_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln30_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln30_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln30_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln30_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_mid115_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="0" index="1" bw="11" slack="0"/>
<pin id="332" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid115/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln30_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="13" slack="0"/>
<pin id="338" dir="0" index="2" bw="13" slack="0"/>
<pin id="339" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_2/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln30_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="10" slack="0"/>
<pin id="347" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_3/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln30_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="13" slack="0"/>
<pin id="354" dir="0" index="2" bw="13" slack="0"/>
<pin id="355" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_4/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln32_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="or_ln30_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln30_5_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="3" slack="0"/>
<pin id="374" dir="0" index="2" bw="3" slack="0"/>
<pin id="375" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_5/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln31_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln31_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="5" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_mid1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="5" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln31_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="10" slack="0"/>
<pin id="405" dir="0" index="2" bw="10" slack="0"/>
<pin id="406" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_cast_mid1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_mid1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_shl1_mid1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_shl1_cast_mid1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_mid1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_mid14_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="0"/>
<pin id="429" dir="0" index="1" bw="7" slack="0"/>
<pin id="430" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid14/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_cast9_mid1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="0"/>
<pin id="435" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast9_mid1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_mid16_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="0" index="1" bw="13" slack="0"/>
<pin id="440" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid16/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln31_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="13" slack="0"/>
<pin id="446" dir="0" index="2" bw="13" slack="0"/>
<pin id="447" dir="1" index="3" bw="13" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_2/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln31_3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="0" index="2" bw="5" slack="0"/>
<pin id="455" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_3/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln32_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln31_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln31_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="9" slack="0"/>
<pin id="476" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_4/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln32_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="12" slack="0"/>
<pin id="482" dir="0" index="1" bw="12" slack="1"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln32_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="0"/>
<pin id="487" dir="0" index="1" bw="3" slack="1"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln32_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="9" slack="1"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln32_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="1"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln32_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="1"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sum_loc_load_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="3"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sum_8_4_loc_load_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="3"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_8_4_loc_load/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln35_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="32" slack="0"/>
<pin id="515" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="or_ln32_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="2"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sum_9_loc_load_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="5"/>
<pin id="527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_9_loc_load/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sum_16_4_loc_load_load_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="5"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_16_4_loc_load/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln35_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="32" slack="0"/>
<pin id="535" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln32_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="7"/>
<pin id="541" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/9 "/>
</bind>
</comp>

<comp id="542" class="1004" name="bitcast_ln6_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="2"/>
<pin id="544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln6/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_28_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="6" slack="0"/>
<pin id="550" dir="0" index="3" bw="6" slack="0"/>
<pin id="551" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln6_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp_ln6_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/9 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln6_6_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="23" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6_6/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="or_ln6_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="and_ln6_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln6/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln6_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="2"/>
<pin id="587" dir="0" index="2" bw="32" slack="0"/>
<pin id="588" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln42_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="0"/>
<pin id="595" dir="0" index="1" bw="13" slack="7"/>
<pin id="596" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln42_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="13" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln35_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="5"/>
<pin id="605" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/9 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln42_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="0" index="1" bw="13" slack="7"/>
<pin id="609" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="bitcast_ln6_3_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="2"/>
<pin id="613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln6_3/11 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_30_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="0" index="2" bw="6" slack="0"/>
<pin id="619" dir="0" index="3" bw="6" slack="0"/>
<pin id="620" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/11 "/>
</bind>
</comp>

<comp id="625" class="1004" name="trunc_ln6_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6_3/11 "/>
</bind>
</comp>

<comp id="629" class="1004" name="icmp_ln6_7_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6_7/11 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln6_8_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="23" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6_8/11 "/>
</bind>
</comp>

<comp id="641" class="1004" name="or_ln6_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6_3/11 "/>
</bind>
</comp>

<comp id="647" class="1004" name="and_ln6_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln6_3/11 "/>
</bind>
</comp>

<comp id="653" class="1004" name="select_ln6_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="2"/>
<pin id="656" dir="0" index="2" bw="32" slack="0"/>
<pin id="657" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_1/11 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln42_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="13" slack="2"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/11 "/>
</bind>
</comp>

<comp id="666" class="1005" name="j_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="0"/>
<pin id="668" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="673" class="1005" name="i_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="0"/>
<pin id="675" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="680" class="1005" name="indvar_flatten_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="9" slack="0"/>
<pin id="682" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="687" class="1005" name="f_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="0"/>
<pin id="689" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="694" class="1005" name="indvar_flatten39_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="12" slack="0"/>
<pin id="696" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten39 "/>
</bind>
</comp>

<comp id="701" class="1005" name="input_read_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="1"/>
<pin id="703" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="707" class="1005" name="sum_16_4_loc_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="3"/>
<pin id="709" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sum_16_4_loc "/>
</bind>
</comp>

<comp id="713" class="1005" name="sum_9_loc_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="3"/>
<pin id="715" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sum_9_loc "/>
</bind>
</comp>

<comp id="719" class="1005" name="sum_8_4_loc_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_8_4_loc "/>
</bind>
</comp>

<comp id="725" class="1005" name="sum_loc_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="734" class="1005" name="select_ln31_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="5" slack="1"/>
<pin id="736" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="742" class="1005" name="select_ln31_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="10" slack="1"/>
<pin id="744" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_1 "/>
</bind>
</comp>

<comp id="748" class="1005" name="select_ln31_2_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="13" slack="7"/>
<pin id="750" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opset="select_ln31_2 "/>
</bind>
</comp>

<comp id="754" class="1005" name="select_ln31_3_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="1"/>
<pin id="756" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_3 "/>
</bind>
</comp>

<comp id="760" class="1005" name="targetBlock_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="765" class="1005" name="select_ln35_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35 "/>
</bind>
</comp>

<comp id="770" class="1005" name="or_ln32_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="5" slack="1"/>
<pin id="772" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln32 "/>
</bind>
</comp>

<comp id="776" class="1005" name="targetBlock1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="targetBlock1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="select_ln35_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="add_ln42_1_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="13" slack="2"/>
<pin id="788" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="add_ln42_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="78" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="78" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="178"><net_src comp="66" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="184"><net_src comp="64" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="64" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="180" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="232"><net_src comp="223" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="220" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="220" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="247" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="233" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="226" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="226" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="220" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="297" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="291" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="223" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="297" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="233" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="297" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="239" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="297" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="329" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="273" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="291" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="54" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="297" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="297" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="319" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="223" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="383"><net_src comp="303" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="56" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="365" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="311" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="34" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="393"><net_src comp="385" pin="3"/><net_sink comp="155" pin=3"/></net>

<net id="399"><net_src comp="38" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="379" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="34" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="407"><net_src comp="365" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="343" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="394" pin="3"/><net_sink comp="402" pin=2"/></net>

<net id="410"><net_src comp="402" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="414"><net_src comp="394" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="40" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="379" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="42" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="411" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="335" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="365" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="351" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="437" pin="2"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="365" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="303" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="379" pin="2"/><net_sink comp="451" pin=2"/></net>

<net id="459"><net_src comp="451" pin="3"/><net_sink comp="155" pin=5"/></net>

<net id="464"><net_src comp="385" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="294" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="62" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="297" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="62" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="466" pin="2"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="285" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="371" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="472" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="451" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="460" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="516"><net_src comp="505" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="518"><net_src comp="511" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="523"><net_src comp="56" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="524"><net_src comp="519" pin="2"/><net_sink comp="167" pin=3"/></net>

<net id="536"><net_src comp="525" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="537"><net_src comp="528" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="538"><net_src comp="531" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="545"><net_src comp="190" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="68" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="70" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="72" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="559"><net_src comp="542" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="546" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="74" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="556" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="76" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="560" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="185" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="190" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="64" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="592"><net_src comp="584" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="597"><net_src comp="539" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="610"><net_src comp="603" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="190" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="621"><net_src comp="68" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="70" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="72" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="628"><net_src comp="611" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="615" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="74" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="625" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="76" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="629" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="185" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="658"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="190" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="64" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="661"><net_src comp="653" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="665"><net_src comp="662" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="669"><net_src comp="92" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="676"><net_src comp="96" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="683"><net_src comp="100" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="690"><net_src comp="104" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="697"><net_src comp="108" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="704"><net_src comp="128" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="710"><net_src comp="112" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="167" pin=8"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="716"><net_src comp="116" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="167" pin=7"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="722"><net_src comp="120" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="155" pin=7"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="728"><net_src comp="124" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="155" pin=6"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="737"><net_src comp="385" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="155" pin=3"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="740"><net_src comp="734" pin="1"/><net_sink comp="167" pin=6"/></net>

<net id="741"><net_src comp="734" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="745"><net_src comp="402" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="751"><net_src comp="443" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="757"><net_src comp="451" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="155" pin=5"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="167" pin=5"/></net>

<net id="763"><net_src comp="155" pin="8"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="768"><net_src comp="511" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="773"><net_src comp="519" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="779"><net_src comp="167" pin="9"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="784"><net_src comp="531" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="789"><net_src comp="606" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="662" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 11 }
 - Input state : 
	Port: conv2d.3 : gmem | {2 3 4 5 }
	Port: conv2d.3 : input_r | {1 }
  - Chain level:
	State 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
	State 2
		zext_ln30 : 1
		empty : 2
		tmp_s : 1
		p_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		empty_43 : 3
		p_cast9 : 4
		empty_44 : 5
		icmp_ln30 : 1
		add_ln30 : 1
		br_ln30 : 2
		icmp_ln31 : 1
		select_ln30 : 2
		select_ln30_1 : 2
		add_ln30_1 : 1
		zext_ln30_1 : 2
		p_mid115 : 3
		select_ln30_2 : 4
		select_ln30_3 : 2
		select_ln30_4 : 6
		icmp_ln32 : 1
		or_ln30 : 2
		select_ln30_5 : 2
		add_ln31 : 3
		select_ln31 : 2
		p_mid1 : 4
		select_ln31_1 : 5
		p_cast_mid1 : 5
		p_shl1_mid1 : 4
		p_shl1_cast_mid1 : 5
		p_mid14 : 6
		p_cast9_mid1 : 7
		p_mid16 : 8
		select_ln31_2 : 9
		select_ln31_3 : 4
		targetBlock : 6
		add_ln32 : 3
		add_ln31_1 : 1
		select_ln31_4 : 2
		store_ln32 : 2
		store_ln32 : 3
		store_ln32 : 3
		store_ln32 : 5
		store_ln32 : 4
	State 3
	State 4
		select_ln35 : 1
		x_assign : 2
	State 5
	State 6
		select_ln35_1 : 1
		x_assign_1 : 2
	State 7
	State 8
	State 9
		tmp_28 : 1
		trunc_ln6 : 1
		icmp_ln6 : 2
		icmp_ln6_6 : 2
		or_ln6 : 3
		and_ln6 : 3
		select_ln6 : 3
		add_ln42 : 1
		zext_ln42 : 2
		output_addr : 3
		store_ln42 : 4
		add_ln42_1 : 1
	State 10
	State 11
		tmp_30 : 1
		trunc_ln6_3 : 1
		icmp_ln6_7 : 2
		icmp_ln6_8 : 2
		or_ln6_3 : 3
		and_ln6_3 : 3
		select_ln6_1 : 3
		output_addr_1 : 1
		store_ln42 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   call   |  grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155 |    5    |  2.6384 |   1248  |   736   |
|          | grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167 |    5    |  2.6384 |   1252  |   736   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   fadd   |                   grp_fu_180                  |    2    |    0    |   227   |   218   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |               select_ln30_fu_303              |    0    |    0    |    0    |    5    |
|          |              select_ln30_1_fu_311             |    0    |    0    |    0    |    5    |
|          |              select_ln30_2_fu_335             |    0    |    0    |    0    |    13   |
|          |              select_ln30_3_fu_343             |    0    |    0    |    0    |    8    |
|          |              select_ln30_4_fu_351             |    0    |    0    |    0    |    13   |
|          |              select_ln30_5_fu_371             |    0    |    0    |    0    |    3    |
|          |               select_ln31_fu_385              |    0    |    0    |    0    |    5    |
|  select  |              select_ln31_1_fu_402             |    0    |    0    |    0    |    8    |
|          |              select_ln31_2_fu_443             |    0    |    0    |    0    |    13   |
|          |              select_ln31_3_fu_451             |    0    |    0    |    0    |    5    |
|          |              select_ln31_4_fu_472             |    0    |    0    |    0    |    8    |
|          |               select_ln35_fu_511              |    0    |    0    |    0    |    32   |
|          |              select_ln35_1_fu_531             |    0    |    0    |    0    |    32   |
|          |               select_ln6_fu_584               |    0    |    0    |    0    |    32   |
|          |              select_ln6_1_fu_653              |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                empty_44_fu_273                |    0    |    0    |    0    |    20   |
|          |                add_ln30_fu_285                |    0    |    0    |    0    |    19   |
|          |               add_ln30_1_fu_319               |    0    |    0    |    0    |    10   |
|          |                add_ln31_fu_379                |    0    |    0    |    0    |    12   |
|    add   |                 p_mid16_fu_437                |    0    |    0    |    0    |    20   |
|          |                add_ln32_fu_460                |    0    |    0    |    0    |    12   |
|          |               add_ln31_1_fu_466               |    0    |    0    |    0    |    16   |
|          |                add_ln42_fu_593                |    0    |    0    |    0    |    20   |
|          |               add_ln42_1_fu_606               |    0    |    0    |    0    |    20   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln30_fu_279               |    0    |    0    |    0    |    19   |
|          |                icmp_ln31_fu_297               |    0    |    0    |    0    |    16   |
|          |                icmp_ln32_fu_359               |    0    |    0    |    0    |    12   |
|   icmp   |                icmp_ln6_fu_560                |    0    |    0    |    0    |    15   |
|          |               icmp_ln6_6_fu_566               |    0    |    0    |    0    |    30   |
|          |               icmp_ln6_7_fu_629               |    0    |    0    |    0    |    15   |
|          |               icmp_ln6_8_fu_635               |    0    |    0    |    0    |    30   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    sub   |                empty_43_fu_263                |    0    |    0    |    0    |    17   |
|          |                 p_mid14_fu_427                |    0    |    0    |    0    |    17   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    mul   |                  empty_fu_233                 |    0    |    0    |    0    |    5    |
|          |                p_mid115_fu_329                |    0    |    0    |    0    |    5    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                 or_ln30_fu_365                |    0    |    0    |    0    |    2    |
|    or    |                 or_ln32_fu_519                |    0    |    0    |    0    |    0    |
|          |                 or_ln6_fu_572                 |    0    |    0    |    0    |    2    |
|          |                or_ln6_3_fu_641                |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    and   |                 and_ln6_fu_578                |    0    |    0    |    0    |    2    |
|          |                and_ln6_3_fu_647               |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   read   |             input_read_read_fu_128            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                   grp_fu_185                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln30_fu_229               |    0    |    0    |    0    |    0    |
|          |                 p_cast_fu_247                 |    0    |    0    |    0    |    0    |
|          |               p_shl1_cast_fu_259              |    0    |    0    |    0    |    0    |
|          |               zext_ln30_1_fu_325              |    0    |    0    |    0    |    0    |
|   zext   |               p_cast_mid1_fu_411              |    0    |    0    |    0    |    0    |
|          |            p_shl1_cast_mid1_fu_423            |    0    |    0    |    0    |    0    |
|          |                zext_ln32_fu_539               |    0    |    0    |    0    |    0    |
|          |                zext_ln42_fu_598               |    0    |    0    |    0    |    0    |
|          |                zext_ln35_fu_603               |    0    |    0    |    0    |    0    |
|          |               zext_ln42_1_fu_662              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_s_fu_239                 |    0    |    0    |    0    |    0    |
|bitconcatenate|                 p_shl1_fu_251                 |    0    |    0    |    0    |    0    |
|          |                 p_mid1_fu_394                 |    0    |    0    |    0    |    0    |
|          |               p_shl1_mid1_fu_415              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   sext   |                 p_cast9_fu_269                |    0    |    0    |    0    |    0    |
|          |              p_cast9_mid1_fu_433              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|partselect|                 tmp_28_fu_546                 |    0    |    0    |    0    |    0    |
|          |                 tmp_30_fu_615                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   trunc  |                trunc_ln6_fu_556               |    0    |    0    |    0    |    0    |
|          |               trunc_ln6_3_fu_625              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    12   |  5.2768 |   2727  |   2244  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln42_1_reg_786   |   13   |
|        f_reg_687       |    3   |
|        i_reg_673       |    5   |
|indvar_flatten39_reg_694|   12   |
| indvar_flatten_reg_680 |    9   |
|   input_read_reg_701   |   64   |
|        j_reg_666       |    5   |
|     or_ln32_reg_770    |    5   |
|         reg_190        |   32   |
|  select_ln31_1_reg_742 |   10   |
|  select_ln31_2_reg_748 |   13   |
|  select_ln31_3_reg_754 |    5   |
|   select_ln31_reg_734  |    5   |
|  select_ln35_1_reg_781 |   32   |
|   select_ln35_reg_765  |   32   |
|  sum_16_4_loc_reg_707  |   32   |
|   sum_8_4_loc_reg_719  |   32   |
|    sum_9_loc_reg_713   |   32   |
|     sum_loc_reg_725    |   32   |
|  targetBlock1_reg_776  |    1   |
|   targetBlock_reg_760  |    1   |
+------------------------+--------+
|          Total         |   375  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_141               |  p0  |   2  |  13  |   26   ||    9    |
|               grp_access_fu_141               |  p1  |   2  |  32  |   64   ||    9    |
|  grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155 |  p2  |   2  |  10  |   20   ||    9    |
|  grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155 |  p3  |   2  |   5  |   10   ||    9    |
|  grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155 |  p5  |   2  |   5  |   10   ||    9    |
| grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167 |  p3  |   2  |   5  |   10   ||    9    |
|                   grp_fu_180                  |  p0  |   4  |  32  |   128  ||    20   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   268  || 2.90257 ||    74   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    5   |  2727  |  2244  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   74   |
|  Register |    -   |    -   |   375  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    8   |  3102  |  2318  |
+-----------+--------+--------+--------+--------+
