==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:01:17 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22154 ; free virtual = 44661
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:01:17 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22154 ; free virtual = 44661
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:01:19 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22154 ; free virtual = 44661
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:01:19 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22154 ; free virtual = 44661
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:23:69) to (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:45:2) in function 'ivtv_yuv_window_setup'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:66:2) to (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:143:2) in function 'ivtv_yuv_window_setup'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:149:2) to (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:155:2) in function 'ivtv_yuv_window_setup'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ivtv_yuv_window_setup' (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:23)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:20 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22154 ; free virtual = 44661
WARNING: [XFORM 203-631] Renaming function 'ivtv_yuv_window_setup' to 'ivtv_yuv_window_setu' (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:31:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:20 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22154 ; free virtual = 44661
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.37 seconds; current allocated memory: 118.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.874 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:20 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22152 ; free virtual = 44660
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:39 ; elapsed = 00:25:48 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26992 ; free virtual = 37424
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:39 ; elapsed = 00:25:48 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26992 ; free virtual = 37424
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'ivtv_yuv_window_setup' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:53 ; elapsed = 00:27:20 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26992 ; free virtual = 37423
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:53 ; elapsed = 00:27:20 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26992 ; free virtual = 37423
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:55 ; elapsed = 00:27:22 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26992 ; free virtual = 37423
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:55 ; elapsed = 00:27:22 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26992 ; free virtual = 37424
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:45:2) in function 'ivtv_yuv_window_setup'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:66:2) to (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:143:2) in function 'ivtv_yuv_window_setup'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:149:2) to (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:155:2) in function 'ivtv_yuv_window_setup'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ivtv_yuv_window_setup' (extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c:23)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:55 ; elapsed = 00:27:23 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26990 ; free virtual = 37422
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:56 ; elapsed = 00:27:23 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26990 ; free virtual = 37421
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ivtv_yuv_window_setup' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ivtv_yuv_window_setup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 204.15 seconds; current allocated memory: 126.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 127.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ivtv_yuv_window_setup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_osd_x_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_osd_y_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_track_osd' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_src_x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_src_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_src_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_dst_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_src_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_dst_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_interlaced_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_pan_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_dst_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_vis_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_pan_x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_dst_x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_vis_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_lace_mode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_interlaced_uv' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_src_x' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_src_y' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_src_w' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_dst_w' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_src_h' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_dst_h' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_interlaced_y' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_pan_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_dst_y' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_vis_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_pan_x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_dst_x' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_vis_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_lace_mode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ivtv_yuv_window_setup/f_interlaced_uv' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ivtv_yuv_window_setup' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_src_x' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_src_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_dst_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_pan_x' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_dst_x' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ivtv_yuv_window_setup/itv_yuv_info_old_frame_info_vis_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ivtv_yuv_window_setup_sdiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ivtv_yuv_window_setup'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 129.798 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'ivtv_yuv_window_setup_sdiv_32ns_32ns_32_36_seq_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:59 ; elapsed = 00:27:27 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26978 ; free virtual = 37415
INFO: [VHDL 208-304] Generating VHDL RTL for ivtv_yuv_window_setup.
INFO: [VLOG 209-307] Generating Verilog RTL for ivtv_yuv_window_setup.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.linuxdriversmediav4l2-corev4l2-ctrls.c_v4l2_ctrl_get_name_with_main.c'.
ERROR: [HLS 200-70] The name 'solution1/' contains illegal character '/' 
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.linuxdriversmediav4l2-corev4l2-ctrls.c_v4l2_ctrl_get_name_with_main.c/solution1'.
