{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 10:15:08 2016 " "Info: Processing started: Tue Apr 05 10:15:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Add_sub -c Add_sub " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Add_sub -c Add_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_sub-behavior " "Info: Found design unit 1: Add_sub-behavior" {  } { { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Add_sub " "Info: Found entity 1: Add_sub" {  } { { "Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-behavior " "Info: Found design unit 1: decoder_7seg-behavior" {  } { { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/decoder_7seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Info: Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/decoder_7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_asyncrst_sign1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ff_asyncrst_sign1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_asyncrst_sign1bit-behavior " "Info: Found design unit 1: ff_asyncrst_sign1bit-behavior" {  } { { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign1bit.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ff_asyncrst_sign1bit " "Info: Found entity 1: ff_asyncrst_sign1bit" {  } { { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign1bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_asyncrst_sign8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ff_asyncrst_sign8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_asyncrst_sign8bit-behavior " "Info: Found design unit 1: ff_asyncrst_sign8bit-behavior" {  } { { "ff_asyncrst_sign8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign8bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ff_asyncrst_sign8bit " "Info: Found entity 1: ff_asyncrst_sign8bit" {  } { { "ff_asyncrst_sign8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign8bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file full_adder_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_8bit-behavior " "Info: Found design unit 1: full_adder_8bit-behavior" {  } { { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8bit " "Info: Found entity 1: full_adder_8bit" {  } { { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Add_sub " "Info: Elaborating entity \"Add_sub\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_asyncrst_sign8bit ff_asyncrst_sign8bit:reg01 " "Info: Elaborating entity \"ff_asyncrst_sign8bit\" for hierarchy \"ff_asyncrst_sign8bit:reg01\"" {  } { { "Add_sub.vhd" "reg01" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_8bit full_adder_8bit:adder " "Info: Elaborating entity \"full_adder_8bit\" for hierarchy \"full_adder_8bit:adder\"" {  } { { "Add_sub.vhd" "adder" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_subn full_adder_8bit.vhd(23) " "Warning (10492): VHDL Process Statement warning at full_adder_8bit.vhd(23): signal \"sum_subn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "8 7 downto 0 val01 full_adder_8bit.vhd(32) " "Error (10385): VHDL error at full_adder_8bit.vhd(32): index value 8 is outside the range (7 downto 0) of object \"val01\"" {  } { { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 32 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"xor\" full_adder_8bit.vhd(32) " "Error (10658): VHDL Operator error at full_adder_8bit.vhd(32): failed to evaluate call to operator \"\"xor\"\"" {  } { { "full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 32 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "full_adder_8bit:adder " "Error: Can't elaborate user hierarchy \"full_adder_8bit:adder\"" {  } { { "Add_sub.vhd" "adder" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 69 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Error: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 05 10:15:09 2016 " "Error: Processing ended: Tue Apr 05 10:15:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
