{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 17:17:45 2022 " "Info: Processing started: Sun Nov 20 17:17:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dotmatric -c dotmatric " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dotmatric -c dotmatric" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|r\[0\] " "Warning: Node \"bicolor_dot_matrix:u2\|r\[0\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|r\[2\] " "Warning: Node \"bicolor_dot_matrix:u2\|r\[2\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|r\[4\] " "Warning: Node \"bicolor_dot_matrix:u2\|r\[4\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|r\[6\] " "Warning: Node \"bicolor_dot_matrix:u2\|r\[6\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|g\[0\] " "Warning: Node \"bicolor_dot_matrix:u2\|g\[0\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|g\[2\] " "Warning: Node \"bicolor_dot_matrix:u2\|g\[2\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|g\[4\] " "Warning: Node \"bicolor_dot_matrix:u2\|g\[4\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|g\[6\] " "Warning: Node \"bicolor_dot_matrix:u2\|g\[6\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1khz " "Info: Assuming node \"clk1khz\" is an undefined clock" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "off " "Info: Assuming node \"off\" is a latch enable. Will not compute fmax for this pin." {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divide:u4\|clkp " "Info: Detected ripple clock \"divide:u4\|clkp\" as buffer" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 136 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "divide:u4\|clkp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1khz register cnt8:u1\|cnt\[1\] register divide:u4\|cntp\[7\] 121.85 MHz 8.207 ns Internal " "Info: Clock \"clk1khz\" has Internal fmax of 121.85 MHz between source register \"cnt8:u1\|cnt\[1\]\" and destination register \"divide:u4\|cntp\[7\]\" (period= 8.207 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.498 ns + Longest register register " "Info: + Longest register to register delay is 7.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt8:u1\|cnt\[1\] 1 REG LC_X4_Y6_N0 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y6_N0; Fanout = 19; REG Node = 'cnt8:u1\|cnt\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt8:u1|cnt[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.779 ns) + CELL(0.914 ns) 3.693 ns divide:u4\|Equal0~1 2 COMB LC_X7_Y8_N9 1 " "Info: 2: + IC(2.779 ns) + CELL(0.914 ns) = 3.693 ns; Loc. = LC_X7_Y8_N9; Fanout = 1; COMB Node = 'divide:u4\|Equal0~1'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.693 ns" { cnt8:u1|cnt[1] divide:u4|Equal0~1 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.200 ns) 5.736 ns divide:u4\|Equal0~2 3 COMB LC_X8_Y8_N0 6 " "Info: 3: + IC(1.843 ns) + CELL(0.200 ns) = 5.736 ns; Loc. = LC_X8_Y8_N0; Fanout = 6; COMB Node = 'divide:u4\|Equal0~2'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.043 ns" { divide:u4|Equal0~1 divide:u4|Equal0~2 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.591 ns) 7.498 ns divide:u4\|cntp\[7\] 4 REG LC_X8_Y8_N6 4 " "Info: 4: + IC(1.171 ns) + CELL(0.591 ns) = 7.498 ns; Loc. = LC_X8_Y8_N6; Fanout = 4; REG Node = 'divide:u4\|cntp\[7\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.762 ns" { divide:u4|Equal0~2 divide:u4|cntp[7] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.705 ns ( 22.74 % ) " "Info: Total cell delay = 1.705 ns ( 22.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.793 ns ( 77.26 % ) " "Info: Total interconnect delay = 5.793 ns ( 77.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.498 ns" { cnt8:u1|cnt[1] divide:u4|Equal0~1 divide:u4|Equal0~2 divide:u4|cntp[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "7.498 ns" { cnt8:u1|cnt[1] {} divide:u4|Equal0~1 {} divide:u4|Equal0~2 {} divide:u4|cntp[7] {} } { 0.000ns 2.779ns 1.843ns 1.171ns } { 0.000ns 0.914ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1khz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns divide:u4\|cntp\[7\] 2 REG LC_X8_Y8_N6 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y8_N6; Fanout = 4; REG Node = 'divide:u4\|cntp\[7\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz divide:u4|cntp[7] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz divide:u4|cntp[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} divide:u4|cntp[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk1khz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cnt8:u1\|cnt\[1\] 2 REG LC_X4_Y6_N0 19 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y6_N0; Fanout = 19; REG Node = 'cnt8:u1\|cnt\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz divide:u4|cntp[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} divide:u4|cntp[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 128 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.498 ns" { cnt8:u1|cnt[1] divide:u4|Equal0~1 divide:u4|Equal0~2 divide:u4|cntp[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "7.498 ns" { cnt8:u1|cnt[1] {} divide:u4|Equal0~1 {} divide:u4|Equal0~2 {} divide:u4|cntp[7] {} } { 0.000ns 2.779ns 1.843ns 1.171ns } { 0.000ns 0.914ns 0.200ns 0.591ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz divide:u4|cntp[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} divide:u4|cntp[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "changemode:u3\|mouse\[5\] mode\[1\] clk1khz -0.568 ns register " "Info: tsu for register \"changemode:u3\|mouse\[5\]\" (data pin = \"mode\[1\]\", clock pin = \"clk1khz\") is -0.568 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.795 ns + Longest pin register " "Info: + Longest pin to register delay is 8.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[1\] 1 PIN PIN_53 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 6; PIN Node = 'mode\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.606 ns) + CELL(0.511 ns) 6.249 ns changemode:u3\|Mux2~0 2 COMB LC_X11_Y7_N5 3 " "Info: 2: + IC(4.606 ns) + CELL(0.511 ns) = 6.249 ns; Loc. = LC_X11_Y7_N5; Fanout = 3; COMB Node = 'changemode:u3\|Mux2~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.117 ns" { mode[1] changemode:u3|Mux2~0 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.591 ns) 8.795 ns changemode:u3\|mouse\[5\] 3 REG LC_X12_Y6_N0 2 " "Info: 3: + IC(1.955 ns) + CELL(0.591 ns) = 8.795 ns; Loc. = LC_X12_Y6_N0; Fanout = 2; REG Node = 'changemode:u3\|mouse\[5\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.546 ns" { changemode:u3|Mux2~0 changemode:u3|mouse[5] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.234 ns ( 25.40 % ) " "Info: Total cell delay = 2.234 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.561 ns ( 74.60 % ) " "Info: Total interconnect delay = 6.561 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.795 ns" { mode[1] changemode:u3|Mux2~0 changemode:u3|mouse[5] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.795 ns" { mode[1] {} mode[1]~combout {} changemode:u3|Mux2~0 {} changemode:u3|mouse[5] {} } { 0.000ns 0.000ns 4.606ns 1.955ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 9.696 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1khz\" to destination register is 9.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns divide:u4\|clkp 2 REG LC_X8_Y8_N5 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X8_Y8_N5; Fanout = 12; REG Node = 'divide:u4\|clkp'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz divide:u4|clkp } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.583 ns) + CELL(0.918 ns) 9.696 ns changemode:u3\|mouse\[5\] 3 REG LC_X12_Y6_N0 2 " "Info: 3: + IC(4.583 ns) + CELL(0.918 ns) = 9.696 ns; Loc. = LC_X12_Y6_N0; Fanout = 2; REG Node = 'changemode:u3\|mouse\[5\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.501 ns" { divide:u4|clkp changemode:u3|mouse[5] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.81 % ) " "Info: Total cell delay = 3.375 ns ( 34.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.321 ns ( 65.19 % ) " "Info: Total interconnect delay = 6.321 ns ( 65.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.696 ns" { clk1khz divide:u4|clkp changemode:u3|mouse[5] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.696 ns" { clk1khz {} clk1khz~combout {} divide:u4|clkp {} changemode:u3|mouse[5] {} } { 0.000ns 0.000ns 1.738ns 4.583ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.795 ns" { mode[1] changemode:u3|Mux2~0 changemode:u3|mouse[5] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.795 ns" { mode[1] {} mode[1]~combout {} changemode:u3|Mux2~0 {} changemode:u3|mouse[5] {} } { 0.000ns 0.000ns 4.606ns 1.955ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.696 ns" { clk1khz divide:u4|clkp changemode:u3|mouse[5] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.696 ns" { clk1khz {} clk1khz~combout {} divide:u4|clkp {} changemode:u3|mouse[5] {} } { 0.000ns 0.000ns 1.738ns 4.583ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1khz row\[4\] cnt8:u1\|cnt\[1\] 11.926 ns register " "Info: tco from clock \"clk1khz\" to destination pin \"row\[4\]\" through register \"cnt8:u1\|cnt\[1\]\" is 11.926 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk1khz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cnt8:u1\|cnt\[1\] 2 REG LC_X4_Y6_N0 19 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y6_N0; Fanout = 19; REG Node = 'cnt8:u1\|cnt\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.731 ns + Longest register pin " "Info: + Longest register to pin delay is 7.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt8:u1\|cnt\[1\] 1 REG LC_X4_Y6_N0 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y6_N0; Fanout = 19; REG Node = 'cnt8:u1\|cnt\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt8:u1|cnt[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.740 ns) 1.799 ns bicolor_dot_matrix:u2\|row\[4\]~4 2 COMB LC_X4_Y6_N3 1 " "Info: 2: + IC(1.059 ns) + CELL(0.740 ns) = 1.799 ns; Loc. = LC_X4_Y6_N3; Fanout = 1; COMB Node = 'bicolor_dot_matrix:u2\|row\[4\]~4'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.799 ns" { cnt8:u1|cnt[1] bicolor_dot_matrix:u2|row[4]~4 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.610 ns) + CELL(2.322 ns) 7.731 ns row\[4\] 3 PIN PIN_101 0 " "Info: 3: + IC(3.610 ns) + CELL(2.322 ns) = 7.731 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'row\[4\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.932 ns" { bicolor_dot_matrix:u2|row[4]~4 row[4] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 39.61 % ) " "Info: Total cell delay = 3.062 ns ( 39.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.669 ns ( 60.39 % ) " "Info: Total interconnect delay = 4.669 ns ( 60.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.731 ns" { cnt8:u1|cnt[1] bicolor_dot_matrix:u2|row[4]~4 row[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "7.731 ns" { cnt8:u1|cnt[1] {} bicolor_dot_matrix:u2|row[4]~4 {} row[4] {} } { 0.000ns 1.059ns 3.610ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.731 ns" { cnt8:u1|cnt[1] bicolor_dot_matrix:u2|row[4]~4 row[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "7.731 ns" { cnt8:u1|cnt[1] {} bicolor_dot_matrix:u2|row[4]~4 {} row[4] {} } { 0.000ns 1.059ns 3.610ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "off row\[4\] 11.167 ns Longest " "Info: Longest tpd from source pin \"off\" to destination pin \"row\[4\]\" is 11.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns off 1 CLK PIN_20 16 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 16; CLK Node = 'off'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { off } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.914 ns) 5.235 ns bicolor_dot_matrix:u2\|row\[4\]~4 2 COMB LC_X4_Y6_N3 1 " "Info: 2: + IC(3.158 ns) + CELL(0.914 ns) = 5.235 ns; Loc. = LC_X4_Y6_N3; Fanout = 1; COMB Node = 'bicolor_dot_matrix:u2\|row\[4\]~4'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.072 ns" { off bicolor_dot_matrix:u2|row[4]~4 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.610 ns) + CELL(2.322 ns) 11.167 ns row\[4\] 3 PIN PIN_101 0 " "Info: 3: + IC(3.610 ns) + CELL(2.322 ns) = 11.167 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'row\[4\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.932 ns" { bicolor_dot_matrix:u2|row[4]~4 row[4] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.399 ns ( 39.39 % ) " "Info: Total cell delay = 4.399 ns ( 39.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.768 ns ( 60.61 % ) " "Info: Total interconnect delay = 6.768 ns ( 60.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "11.167 ns" { off bicolor_dot_matrix:u2|row[4]~4 row[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "11.167 ns" { off {} off~combout {} bicolor_dot_matrix:u2|row[4]~4 {} row[4] {} } { 0.000ns 0.000ns 3.158ns 3.610ns } { 0.000ns 1.163ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "changemode:u3\|mouse\[7\] mode\[3\] clk1khz 3.709 ns register " "Info: th for register \"changemode:u3\|mouse\[7\]\" (data pin = \"mode\[3\]\", clock pin = \"clk1khz\") is 3.709 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 9.696 ns + Longest register " "Info: + Longest clock path from clock \"clk1khz\" to destination register is 9.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns divide:u4\|clkp 2 REG LC_X8_Y8_N5 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X8_Y8_N5; Fanout = 12; REG Node = 'divide:u4\|clkp'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz divide:u4|clkp } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.583 ns) + CELL(0.918 ns) 9.696 ns changemode:u3\|mouse\[7\] 3 REG LC_X12_Y6_N8 3 " "Info: 3: + IC(4.583 ns) + CELL(0.918 ns) = 9.696 ns; Loc. = LC_X12_Y6_N8; Fanout = 3; REG Node = 'changemode:u3\|mouse\[7\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.501 ns" { divide:u4|clkp changemode:u3|mouse[7] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.81 % ) " "Info: Total cell delay = 3.375 ns ( 34.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.321 ns ( 65.19 % ) " "Info: Total interconnect delay = 6.321 ns ( 65.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.696 ns" { clk1khz divide:u4|clkp changemode:u3|mouse[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.696 ns" { clk1khz {} clk1khz~combout {} divide:u4|clkp {} changemode:u3|mouse[7] {} } { 0.000ns 0.000ns 1.738ns 4.583ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.208 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[3\] 1 PIN PIN_93 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_93; Fanout = 6; PIN Node = 'mode\[3\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[3] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.893 ns) + CELL(1.183 ns) 6.208 ns changemode:u3\|mouse\[7\] 2 REG LC_X12_Y6_N8 3 " "Info: 2: + IC(3.893 ns) + CELL(1.183 ns) = 6.208 ns; Loc. = LC_X12_Y6_N8; Fanout = 3; REG Node = 'changemode:u3\|mouse\[7\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.076 ns" { mode[3] changemode:u3|mouse[7] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 37.29 % ) " "Info: Total cell delay = 2.315 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.893 ns ( 62.71 % ) " "Info: Total interconnect delay = 3.893 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.208 ns" { mode[3] changemode:u3|mouse[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "6.208 ns" { mode[3] {} mode[3]~combout {} changemode:u3|mouse[7] {} } { 0.000ns 0.000ns 3.893ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.696 ns" { clk1khz divide:u4|clkp changemode:u3|mouse[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.696 ns" { clk1khz {} clk1khz~combout {} divide:u4|clkp {} changemode:u3|mouse[7] {} } { 0.000ns 0.000ns 1.738ns 4.583ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.208 ns" { mode[3] changemode:u3|mouse[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "6.208 ns" { mode[3] {} mode[3]~combout {} changemode:u3|mouse[7] {} } { 0.000ns 0.000ns 3.893ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4361 " "Info: Peak virtual memory: 4361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 17:17:45 2022 " "Info: Processing ended: Sun Nov 20 17:17:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
