// Seed: 3984307887
module module_0 ();
  specify
    (id_1 => id_2) = 1;
  endspecify
endmodule
module module_1 (
    output wand  id_0,
    input  logic id_1,
    output logic id_2,
    output tri   id_3,
    output wire  id_4
);
  module_0();
  assign id_4 = 1;
  always id_2 <= id_1;
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    output wand id_4
);
  module_0();
endmodule
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    input supply0 module_3,
    input supply1 id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wire id_8
);
  assign id_8 = id_2;
  module_0();
endmodule
