
*** Running vivado
    with args -log linebuffer_test_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source linebuffer_test_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source linebuffer_test_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_processing_system7_0_0/linebuffer_test_processing_system7_0_0.xdc] for cell 'linebuffer_test_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_processing_system7_0_0/linebuffer_test_processing_system7_0_0.xdc] for cell 'linebuffer_test_i/processing_system7_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_axi_cdma_0_0/linebuffer_test_axi_cdma_0_0.xdc] for cell 'linebuffer_test_i/i_axi_cdma/U0'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_axi_cdma_0_0/linebuffer_test_axi_cdma_0_0.xdc] for cell 'linebuffer_test_i/i_axi_cdma/U0'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_rst_processing_system7_0_100M_0/linebuffer_test_rst_processing_system7_0_100M_0_board.xdc] for cell 'linebuffer_test_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_rst_processing_system7_0_100M_0/linebuffer_test_rst_processing_system7_0_100M_0_board.xdc] for cell 'linebuffer_test_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_rst_processing_system7_0_100M_0/linebuffer_test_rst_processing_system7_0_100M_0.xdc] for cell 'linebuffer_test_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_rst_processing_system7_0_100M_0/linebuffer_test_rst_processing_system7_0_100M_0.xdc] for cell 'linebuffer_test_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_axi_cdma_0_1/linebuffer_test_axi_cdma_0_1.xdc] for cell 'linebuffer_test_i/o_axi_cdma/U0'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_axi_cdma_0_1/linebuffer_test_axi_cdma_0_1.xdc] for cell 'linebuffer_test_i/o_axi_cdma/U0'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_clk_wiz_0_0/linebuffer_test_clk_wiz_0_0_board.xdc] for cell 'linebuffer_test_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_clk_wiz_0_0/linebuffer_test_clk_wiz_0_0_board.xdc] for cell 'linebuffer_test_i/clk_wiz_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_clk_wiz_0_0/linebuffer_test_clk_wiz_0_0.xdc] for cell 'linebuffer_test_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_clk_wiz_0_0/linebuffer_test_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_clk_wiz_0_0/linebuffer_test_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1758.938 ; gain = 486.523 ; free physical = 1528 ; free virtual = 17202
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_clk_wiz_0_0/linebuffer_test_clk_wiz_0_0.xdc] for cell 'linebuffer_test_i/clk_wiz_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_0'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:408]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:408]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_1'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:409]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:409]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_10'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:410]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:410]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_11'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:411]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:411]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_12'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:412]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:412]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_13'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:413]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:413]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_14'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:414]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:414]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_15'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:415]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:415]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_16'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:416]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:416]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_17'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:417]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:417]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_18'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:418]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:418]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_19'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:419]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:419]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_2'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:420]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:420]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_20'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:421]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:421]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_21'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:422]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:422]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_22'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:423]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:423]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_23'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:424]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:424]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_24'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:425]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:425]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_25'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:426]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:426]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_26'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:427]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:427]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_27'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:428]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:428]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_28'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:429]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:429]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_29'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:430]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:430]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_3'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:431]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:431]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_30'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:432]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:432]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_31'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:433]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:433]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_4'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:434]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:434]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_5'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:435]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:435]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_6'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:436]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:436]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_7'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:437]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:437]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_8'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:438]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:438]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'linebuffer_test_i/o_buf_controller_n_9'. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:439]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:439]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_auto_ds_0/linebuffer_test_auto_ds_0_clocks.xdc] for cell 'linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_auto_ds_0/linebuffer_test_auto_ds_0_clocks.xdc] for cell 'linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_auto_us_0/linebuffer_test_auto_us_0_clocks.xdc] for cell 'linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_auto_us_0/linebuffer_test_auto_us_0_clocks.xdc] for cell 'linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_auto_ds_1/linebuffer_test_auto_ds_1_clocks.xdc] for cell 'linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_auto_ds_1/linebuffer_test_auto_ds_1_clocks.xdc] for cell 'linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_auto_us_1/linebuffer_test_auto_us_1_clocks.xdc] for cell 'linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_auto_us_1/linebuffer_test_auto_us_1_clocks.xdc] for cell 'linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1759.938 ; gain = 849.316 ; free physical = 1555 ; free virtual = 17196
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1831.973 ; gain = 64.031 ; free physical = 1555 ; free virtual = 17197
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "7d0f03ed9dc6c806".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.0", from Vivado IP cache entry "79ca9e13ebe1857f".
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1845.652 ; gain = 0.000 ; free physical = 1444 ; free virtual = 17096
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ffcd6435

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1845.652 ; gain = 13.680 ; free physical = 1444 ; free virtual = 17096
Implement Debug Cores | Checksum: 2541ace56
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1960f4b67

Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 1855.652 ; gain = 23.680 ; free physical = 1447 ; free virtual = 17095

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 237 cells.
Phase 3 Constant Propagation | Checksum: 167e9fd74

Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 1855.652 ; gain = 23.680 ; free physical = 1382 ; free virtual = 17050

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1476 unconnected nets.
INFO: [Opt 31-120] Instance linebuffer_test_i/irq_concat (linebuffer_test_xlconcat_0_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-11] Eliminated 1110 unconnected cells.
Phase 4 Sweep | Checksum: 1ef0e44df

Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 1855.652 ; gain = 23.680 ; free physical = 1390 ; free virtual = 17052

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1855.652 ; gain = 0.000 ; free physical = 1391 ; free virtual = 17053
Ending Logic Optimization Task | Checksum: 1ef0e44df

Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 1855.652 ; gain = 23.680 ; free physical = 1391 ; free virtual = 17053

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: e5ac5f3c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1162 ; free virtual = 16824
Ending Power Optimization Task | Checksum: e5ac5f3c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2138.828 ; gain = 283.176 ; free physical = 1161 ; free virtual = 16824
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:06 . Memory (MB): peak = 2138.828 ; gain = 378.891 ; free physical = 1161 ; free virtual = 16824
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1159 ; free virtual = 16824
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1180 ; free virtual = 16848
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1179 ; free virtual = 16847

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 3d43e8d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1179 ; free virtual = 16847
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 3d43e8d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1177 ; free virtual = 16845

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 3d43e8d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1177 ; free virtual = 16845

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: f535e08d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1177 ; free virtual = 16845
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1320db6b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1177 ; free virtual = 16845

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 23b37bd4b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1177 ; free virtual = 16844
Phase 1.2.1 Place Init Design | Checksum: 27245d653

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1172 ; free virtual = 16839
Phase 1.2 Build Placer Netlist Model | Checksum: 27245d653

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1172 ; free virtual = 16839

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 27245d653

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1171 ; free virtual = 16839
Phase 1.3 Constrain Clocks/Macros | Checksum: 27245d653

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1171 ; free virtual = 16839
Phase 1 Placer Initialization | Checksum: 27245d653

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.828 ; gain = 0.000 ; free physical = 1171 ; free virtual = 16839

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1fbb560c3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1159 ; free virtual = 16827

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fbb560c3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1159 ; free virtual = 16827

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 174ffbfdf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1157 ; free virtual = 16825

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1524139b8

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1157 ; free virtual = 16825

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1524139b8

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1157 ; free virtual = 16825

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 166bc8791

Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1157 ; free virtual = 16825

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1f7e722db

Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1157 ; free virtual = 16824

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1fd257afc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1255 ; free virtual = 16909
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1fd257afc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1255 ; free virtual = 16909

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1fd257afc

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1255 ; free virtual = 16909

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1fd257afc

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1255 ; free virtual = 16909
Phase 3.7 Small Shape Detail Placement | Checksum: 1fd257afc

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1255 ; free virtual = 16909

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1546f98a0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:32 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1255 ; free virtual = 16909
Phase 3 Detail Placement | Checksum: 1546f98a0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:32 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1255 ; free virtual = 16909

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 176807e13

Time (s): cpu = 00:01:11 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 176807e13

Time (s): cpu = 00:01:11 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 176807e13

Time (s): cpu = 00:01:11 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: a7c96fdb

Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: a7c96fdb

Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16909
Phase 4.1.3.1 PCOPT Shape updates | Checksum: a7c96fdb

Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1e257813d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.569. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1e257813d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908
Phase 4.1.3 Post Placement Optimization | Checksum: 1e257813d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908
Phase 4.1 Post Commit Optimization | Checksum: 1e257813d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1e257813d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1e257813d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1e257813d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908
Phase 4.4 Placer Reporting | Checksum: 1e257813d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 226026a7e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 226026a7e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908
Ending Placer Task | Checksum: 1714d36e1

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2161.863 ; gain = 23.035 ; free physical = 1258 ; free virtual = 16908
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1239 ; free virtual = 16911
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1253 ; free virtual = 16909
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1251 ; free virtual = 16908
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1251 ; free virtual = 16908
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f6674e83 ConstDB: 0 ShapeSum: 7ae5e85e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b79afae2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1250 ; free virtual = 16907

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b79afae2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1250 ; free virtual = 16907

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b79afae2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1230 ; free virtual = 16887
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 198080131

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1217 ; free virtual = 16873
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.674  | TNS=0.000  | WHS=-0.502 | THS=-460.860|

Phase 2 Router Initialization | Checksum: 190b3bdca

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1214 ; free virtual = 16871

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ecfca4b8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1211 ; free virtual = 16867

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1721
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: ebaea57c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:30 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1134 ; free virtual = 16799
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.379  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b916cc6f

Time (s): cpu = 00:01:42 ; elapsed = 00:00:30 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1134 ; free virtual = 16799

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1ec7b4da8

Time (s): cpu = 00:01:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1130 ; free virtual = 16796
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.379  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1da3e15b3

Time (s): cpu = 00:01:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1130 ; free virtual = 16796
Phase 4 Rip-up And Reroute | Checksum: 1da3e15b3

Time (s): cpu = 00:01:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1130 ; free virtual = 16796

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f6096e29

Time (s): cpu = 00:01:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1131 ; free virtual = 16796
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.494  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1f6096e29

Time (s): cpu = 00:01:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1137 ; free virtual = 16802

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f6096e29

Time (s): cpu = 00:01:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1133 ; free virtual = 16798
Phase 5 Delay and Skew Optimization | Checksum: 1f6096e29

Time (s): cpu = 00:01:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1134 ; free virtual = 16799

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1a5379d0b

Time (s): cpu = 00:01:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1093 ; free virtual = 16767
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.494  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 169332ca8

Time (s): cpu = 00:01:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1088 ; free virtual = 16763

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.14105 %
  Global Horizontal Routing Utilization  = 8.69577 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12748b657

Time (s): cpu = 00:01:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1079 ; free virtual = 16755

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12748b657

Time (s): cpu = 00:01:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1079 ; free virtual = 16755

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b1a37044

Time (s): cpu = 00:01:51 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1076 ; free virtual = 16751

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.494  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b1a37044

Time (s): cpu = 00:01:51 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1080 ; free virtual = 16754
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:51 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1080 ; free virtual = 16754

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 34 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:53 ; elapsed = 00:00:35 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1080 ; free virtual = 16754
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2161.863 ; gain = 0.000 ; free physical = 1062 ; free virtual = 16756
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./linebuffer_test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2336.438 ; gain = 174.574 ; free physical = 308 ; free virtual = 16068
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 11:31:54 2016...
