module mux2to1(input X, Y, S, output O);
	wire w1, w2, w3;
	v7404 g1(.pin1(S), .pin2(w1));
	v7408 g2(.pin1(X), .pin2(w1), .pin3(w2), .pin4(Y), .pin5(S), .pin6(w3));
	v7432 g3(.pin1(w2), .pin2(w3), .pin3(O));
endmodule
	
module v7404(
	input pin1, pin3, pin5, pin9, pin11, pin13,
	output pin2, pin4, pin6, pin8, pin10, pin12);
	assign pin2 = ~pin1;
	assign pin4 = ~pin3;
	assign pin6 = ~pin5;
	assign pin8 = ~pin9;
	assign pin10 = ~pin11;
	assign pin12 = ~pin13;
endmodule

module v7408(
	input pin1, pin2, pin4, pin5, pin9, pin10, pin12, pin13,
	output pin3, pin6, pin8, pin11);
	assign pin3 = (pin1 & pin2);
	assign pin6 = (pin4 & pin5);
	assign pin8 = (pin9 & pin10);
	assign pin11 = (pin12 & pin13);
endmodule

module v7432(
	input pin1, pin2, pin4, pin5, pin9, pin10, pin12, pin13,
	output pin3, pin6, pin8, pin11);
	assign pin3 = (pin1 | pin2);
	assign pin6 = (pin4 | pin5);
	assign pin8 = (pin9 | pin10);
	assign pin11 = (pin12 | pin13);
endmodule