#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000101e610 .scope module, "flopenr" "flopenr" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0000000001017020 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o0000000001020a48 .functor BUFZ 1, C4<z>; HiZ drive
v000000000100f040_0 .net "clk", 0 0, o0000000001020a48;  0 drivers
o0000000001020a78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000000000100f220_0 .net "d", 7 0, o0000000001020a78;  0 drivers
o0000000001020aa8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000100e320_0 .net "en", 0 0, o0000000001020aa8;  0 drivers
v000000000100dba0_0 .var "q", 7 0;
o0000000001020b08 .functor BUFZ 1, C4<z>; HiZ drive
v000000000100ea00_0 .net "reset", 0 0, o0000000001020b08;  0 drivers
E_0000000001017120 .event posedge, v000000000100ea00_0, v000000000100f040_0;
S_000000000101ed60 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0000000001080850_0 .var "clk", 0 0;
v0000000001081070_0 .net "dataadr", 31 0, v0000000001075bb0_0;  1 drivers
v0000000001081d90_0 .net "memwrite", 0 0, L_0000000001080cb0;  1 drivers
v00000000010819d0_0 .var "reset", 0 0;
v00000000010802b0_0 .net "writedata", 31 0, L_0000000001080df0;  1 drivers
E_0000000001016b20 .event negedge, v000000000100eaa0_0;
S_0000000000fedef0 .scope module, "dut" "top" 3 10, 4 2 0, S_000000000101ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v000000000107c7d0_0 .net "clk", 0 0, v0000000001080850_0;  1 drivers
v000000000107c910_0 .net "dataadr", 31 0, v0000000001075bb0_0;  alias, 1 drivers
v000000000107c9b0_0 .net "instr", 31 0, L_0000000001009230;  1 drivers
v0000000001080b70_0 .net "memwrite", 0 0, L_0000000001080cb0;  alias, 1 drivers
v0000000001080990_0 .net "pc", 31 0, v0000000001078ca0_0;  1 drivers
v0000000001081930_0 .net "readdata", 31 0, L_0000000001009af0;  1 drivers
v00000000010816b0_0 .net "reset", 0 0, v00000000010819d0_0;  1 drivers
v00000000010808f0_0 .net "writedata", 31 0, L_0000000001080df0;  alias, 1 drivers
L_00000000010ded00 .part v0000000001078ca0_0, 2, 6;
S_0000000000fee080 .scope module, "dmem" "dataMemory" 4 11, 5 2 0, S_0000000000fedef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000000001009af0 .functor BUFZ 32, L_00000000010dfe80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000100e500 .array "RAM", 0 63, 31 0;
v000000000100dce0_0 .net *"_s0", 31 0, L_00000000010dfe80;  1 drivers
v000000000100f2c0_0 .net *"_s3", 29 0, L_00000000010def80;  1 drivers
v000000000100d4c0_0 .net "a", 31 0, v0000000001075bb0_0;  alias, 1 drivers
v000000000100eaa0_0 .net "clk", 0 0, v0000000001080850_0;  alias, 1 drivers
v000000000100df60_0 .net "rd", 31 0, L_0000000001009af0;  alias, 1 drivers
v000000000100d560_0 .net "wd", 31 0, L_0000000001080df0;  alias, 1 drivers
v000000000100d7e0_0 .net "we", 0 0, L_0000000001080cb0;  alias, 1 drivers
E_0000000001017320 .event posedge, v000000000100eaa0_0;
L_00000000010dfe80 .array/port v000000000100e500, L_00000000010def80;
L_00000000010def80 .part v0000000001075bb0_0, 2, 30;
S_0000000000fec8d0 .scope module, "imem" "instructionMemory" 4 10, 6 2 0, S_0000000000fedef0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000000001009230 .functor BUFZ 32, L_00000000010dec60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000100eb40 .array "RAM", 17 0, 31 0;
v000000000100d880_0 .net *"_s0", 31 0, L_00000000010dec60;  1 drivers
v000000000100d920_0 .net "a", 5 0, L_00000000010ded00;  1 drivers
v000000000100da60_0 .net "rd", 31 0, L_0000000001009230;  alias, 1 drivers
L_00000000010dec60 .array/port v000000000100eb40, L_00000000010ded00;
S_0000000000feca60 .scope module, "mips" "mips" 4 9, 7 2 0, S_0000000000fedef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v000000000107b470_0 .net "alucontrol", 3 0, v000000000100ebe0_0;  1 drivers
v000000000107ce10_0 .net "aluout", 31 0, v0000000001075bb0_0;  alias, 1 drivers
v000000000107bdd0_0 .net "alusrc", 0 0, L_0000000001080350;  1 drivers
v000000000107be70_0 .net "clk", 0 0, v0000000001080850_0;  alias, 1 drivers
v000000000107c410_0 .net "instr", 31 0, L_0000000001009230;  alias, 1 drivers
v000000000107b510_0 .net "jump", 0 0, L_0000000001081b10;  1 drivers
v000000000107c4b0_0 .net "memtoreg", 0 0, L_0000000001081250;  1 drivers
v000000000107c550_0 .net "memwrite", 0 0, L_0000000001080cb0;  alias, 1 drivers
v000000000107b830_0 .net "pc", 31 0, v0000000001078ca0_0;  alias, 1 drivers
v000000000107b790_0 .net "pcsrc", 0 0, L_0000000001009000;  1 drivers
v000000000107c5f0_0 .net "readdata", 31 0, L_0000000001009af0;  alias, 1 drivers
v000000000107bf10_0 .net "regdst", 0 0, L_0000000001081a70;  1 drivers
v000000000107b5b0_0 .net "regwrite", 0 0, L_0000000001081390;  1 drivers
v000000000107b650_0 .net "reset", 0 0, v00000000010819d0_0;  alias, 1 drivers
v000000000107b6f0_0 .net "writedata", 31 0, L_0000000001080df0;  alias, 1 drivers
v000000000107c730_0 .net "zero", 0 0, v0000000001075110_0;  1 drivers
L_0000000001080e90 .part L_0000000001009230, 26, 6;
L_0000000001081750 .part L_0000000001009230, 0, 6;
S_0000000000ff5010 .scope module, "c" "controller" 7 14, 8 2 0, S_0000000000feca60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 4 "alucontrol";
L_0000000001009000 .functor AND 1, L_0000000001080c10, v0000000001075110_0, C4<1>, C4<1>;
v0000000001076010_0 .net "alucontrol", 3 0, v000000000100ebe0_0;  alias, 1 drivers
v0000000001075390_0 .net "aluop", 1 0, L_0000000001081110;  1 drivers
v0000000001075430_0 .net "alusrc", 0 0, L_0000000001080350;  alias, 1 drivers
v0000000001076f10_0 .net "branch", 0 0, L_0000000001080c10;  1 drivers
v0000000001075e30_0 .net "funct", 5 0, L_0000000001081750;  1 drivers
v0000000001075750_0 .net "jump", 0 0, L_0000000001081b10;  alias, 1 drivers
v0000000001076dd0_0 .net "memtoreg", 0 0, L_0000000001081250;  alias, 1 drivers
v0000000001076970_0 .net "memwrite", 0 0, L_0000000001080cb0;  alias, 1 drivers
v0000000001075250_0 .net "op", 5 0, L_0000000001080e90;  1 drivers
v0000000001075570_0 .net "pcsrc", 0 0, L_0000000001009000;  alias, 1 drivers
v0000000001076a10_0 .net "regdst", 0 0, L_0000000001081a70;  alias, 1 drivers
v0000000001076290_0 .net "regwrite", 0 0, L_0000000001081390;  alias, 1 drivers
v0000000001075610_0 .net "zero", 0 0, v0000000001075110_0;  alias, 1 drivers
S_0000000000ff51a0 .scope module, "ad" "aludec" 8 16, 9 1 0, S_0000000000ff5010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "alucontrol";
v000000000100ebe0_0 .var "alucontrol", 3 0;
v000000000100db00_0 .net "aluop", 1 0, L_0000000001081110;  alias, 1 drivers
v000000000100dc40_0 .net "funct", 5 0, L_0000000001081750;  alias, 1 drivers
E_0000000001017360 .event edge, v000000000100db00_0, v000000000100dc40_0;
S_0000000000ff4b50 .scope module, "md" "maindec" 8 13, 10 2 0, S_0000000000ff5010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v00000000010754d0_0 .net *"_s10", 8 0, v0000000001076d30_0;  1 drivers
v0000000001076e70_0 .net "aluop", 1 0, L_0000000001081110;  alias, 1 drivers
v0000000001075d90_0 .net "alusrc", 0 0, L_0000000001080350;  alias, 1 drivers
v00000000010768d0_0 .net "branch", 0 0, L_0000000001080c10;  alias, 1 drivers
v0000000001076d30_0 .var "controls", 8 0;
v0000000001076b50_0 .net "jump", 0 0, L_0000000001081b10;  alias, 1 drivers
v0000000001075a70_0 .net "memtoreg", 0 0, L_0000000001081250;  alias, 1 drivers
v00000000010752f0_0 .net "memwrite", 0 0, L_0000000001080cb0;  alias, 1 drivers
v00000000010757f0_0 .net "op", 5 0, L_0000000001080e90;  alias, 1 drivers
v0000000001076c90_0 .net "regdst", 0 0, L_0000000001081a70;  alias, 1 drivers
v0000000001076bf0_0 .net "regwrite", 0 0, L_0000000001081390;  alias, 1 drivers
E_0000000001016920 .event edge, v00000000010757f0_0;
L_0000000001081390 .part v0000000001076d30_0, 8, 1;
L_0000000001081a70 .part v0000000001076d30_0, 7, 1;
L_0000000001080350 .part v0000000001076d30_0, 6, 1;
L_0000000001080c10 .part v0000000001076d30_0, 5, 1;
L_0000000001080cb0 .part v0000000001076d30_0, 4, 1;
L_0000000001081250 .part v0000000001076d30_0, 3, 1;
L_0000000001081b10 .part v0000000001076d30_0, 2, 1;
L_0000000001081110 .part v0000000001076d30_0, 0, 2;
S_0000000000ff4ce0 .scope module, "dp" "datapath" 7 18, 11 1 0, S_0000000000feca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 4 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v000000000107b150_0 .net *"_s3", 3 0, L_0000000001080ad0;  1 drivers
v000000000107bbf0_0 .net *"_s5", 25 0, L_00000000010800d0;  1 drivers
L_0000000001082128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000107ca50_0 .net/2u *"_s6", 1 0, L_0000000001082128;  1 drivers
v000000000107ceb0_0 .net "alucontrol", 3 0, v000000000100ebe0_0;  alias, 1 drivers
v000000000107cc30_0 .net "aluout", 31 0, v0000000001075bb0_0;  alias, 1 drivers
v000000000107c690_0 .net "alusrc", 0 0, L_0000000001080350;  alias, 1 drivers
v000000000107cf50_0 .net "clk", 0 0, v0000000001080850_0;  alias, 1 drivers
v000000000107b0b0_0 .net "instr", 31 0, L_0000000001009230;  alias, 1 drivers
v000000000107b8d0_0 .net "jump", 0 0, L_0000000001081b10;  alias, 1 drivers
v000000000107bc90_0 .net "memtoreg", 0 0, L_0000000001081250;  alias, 1 drivers
v000000000107b970_0 .net "pc", 31 0, v0000000001078ca0_0;  alias, 1 drivers
v000000000107b1f0_0 .net "pcbranch", 31 0, L_0000000001081bb0;  1 drivers
v000000000107bd30_0 .net "pcnext", 31 0, L_00000000010812f0;  1 drivers
v000000000107ba10_0 .net "pcnextbr", 31 0, L_0000000001081e30;  1 drivers
v000000000107bfb0_0 .net "pcplus4", 31 0, L_00000000010817f0;  1 drivers
v000000000107cd70_0 .net "pcsrc", 0 0, L_0000000001009000;  alias, 1 drivers
v000000000107caf0_0 .net "readdata", 31 0, L_0000000001009af0;  alias, 1 drivers
v000000000107bab0_0 .net "regdst", 0 0, L_0000000001081a70;  alias, 1 drivers
v000000000107b290_0 .net "regwrite", 0 0, L_0000000001081390;  alias, 1 drivers
v000000000107c050_0 .net "reset", 0 0, v00000000010819d0_0;  alias, 1 drivers
v000000000107cb90_0 .net "result", 31 0, L_0000000001081430;  1 drivers
v000000000107ccd0_0 .net "signimm", 31 0, L_00000000010814d0;  1 drivers
v000000000107c190_0 .net "signimmsh", 31 0, L_0000000001080a30;  1 drivers
v000000000107c870_0 .net "srca", 31 0, L_0000000001080210;  1 drivers
v000000000107b330_0 .net "srcb", 31 0, L_0000000001081570;  1 drivers
v000000000107c0f0_0 .net "writedata", 31 0, L_0000000001080df0;  alias, 1 drivers
v000000000107c370_0 .net "writereg", 4 0, L_0000000001080530;  1 drivers
v000000000107b3d0_0 .net "zero", 0 0, v0000000001075110_0;  alias, 1 drivers
L_0000000001080ad0 .part L_00000000010817f0, 28, 4;
L_00000000010800d0 .part L_0000000001009230, 0, 26;
L_00000000010803f0 .concat [ 2 26 4 0], L_0000000001082128, L_00000000010800d0, L_0000000001080ad0;
L_00000000010811b0 .part L_0000000001009230, 21, 5;
L_0000000001081cf0 .part L_0000000001009230, 16, 5;
L_0000000001081610 .part L_0000000001009230, 16, 5;
L_00000000010805d0 .part L_0000000001009230, 11, 5;
L_0000000001081890 .part L_0000000001009230, 0, 16;
S_0000000000fe6c50 .scope module, "alu" "alu" 11 42, 12 1 0, S_0000000000ff4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0000000001076790_0 .net "A", 31 0, L_0000000001080210;  alias, 1 drivers
v00000000010751b0_0 .net "B", 31 0, L_0000000001081570;  alias, 1 drivers
v0000000001075bb0_0 .var "Result", 31 0;
v0000000001075110_0 .var "Zero", 0 0;
v0000000001075890_0 .net "aluOp", 3 0, v000000000100ebe0_0;  alias, 1 drivers
v00000000010759d0_0 .net "result_arithmetic", 31 0, v0000000001076150_0;  1 drivers
v0000000001075b10_0 .net "result_logic", 31 0, v0000000001076470_0;  1 drivers
E_0000000001016620 .event edge, v000000000100ebe0_0, v0000000001076470_0, v0000000001076150_0, v000000000100d4c0_0;
S_0000000000fe6de0 .scope module, "AritmeticalPart" "arithmetic" 12 10, 13 1 0, S_0000000000fe6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
v0000000001075c50_0 .net "A", 31 0, L_0000000001080210;  alias, 1 drivers
v0000000001076650_0 .net "B", 31 0, L_0000000001081570;  alias, 1 drivers
v0000000001076150_0 .var "Result", 31 0;
v0000000001075930_0 .net "aluOp", 3 0, v000000000100ebe0_0;  alias, 1 drivers
E_00000000010173a0 .event edge, v000000000100ebe0_0, v0000000001075c50_0, v0000000001076650_0;
S_0000000000fe4f70 .scope module, "LogicalPart" "logical" 12 11, 14 1 0, S_0000000000fe6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
v0000000001075070_0 .net "A", 31 0, L_0000000001080210;  alias, 1 drivers
v00000000010766f0_0 .net "B", 31 0, L_0000000001081570;  alias, 1 drivers
v0000000001076470_0 .var "Result", 31 0;
v00000000010756b0_0 .net "aluOp", 3 0, v000000000100ebe0_0;  alias, 1 drivers
S_0000000000fe5100 .scope module, "immsh" "sl2" 11 21, 15 2 0, S_0000000000ff4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000000001075cf0_0 .net *"_s1", 29 0, L_0000000001081f70;  1 drivers
L_00000000010820e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001076830_0 .net/2u *"_s2", 1 0, L_00000000010820e0;  1 drivers
v0000000001075ed0_0 .net "a", 31 0, L_00000000010814d0;  alias, 1 drivers
v0000000001075f70_0 .net "y", 31 0, L_0000000001080a30;  alias, 1 drivers
L_0000000001081f70 .part L_00000000010814d0, 0, 30;
L_0000000001080a30 .concat [ 2 30 0 0], L_00000000010820e0, L_0000000001081f70;
S_0000000000fc84b0 .scope module, "pcadd1" "adder" 11 20, 16 2 0, S_0000000000ff4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000000001076510_0 .net "a", 31 0, v0000000001078ca0_0;  alias, 1 drivers
L_0000000001082098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000010760b0_0 .net "b", 31 0, L_0000000001082098;  1 drivers
v00000000010761f0_0 .net "y", 31 0, L_00000000010817f0;  alias, 1 drivers
L_00000000010817f0 .arith/sum 32, v0000000001078ca0_0, L_0000000001082098;
S_0000000000fc8640 .scope module, "pcadd2" "adder" 11 22, 16 2 0, S_0000000000ff4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000000001076330_0 .net "a", 31 0, L_00000000010817f0;  alias, 1 drivers
v00000000010763d0_0 .net "b", 31 0, L_0000000001080a30;  alias, 1 drivers
v00000000010765b0_0 .net "y", 31 0, L_0000000001081bb0;  alias, 1 drivers
L_0000000001081bb0 .arith/sum 32, L_00000000010817f0, L_0000000001080a30;
S_0000000000fe1f90 .scope module, "pcbrmux" "mux2" 11 23, 17 2 0, S_0000000000ff4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000001016660 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0000000001077ee0_0 .net "d0", 31 0, L_00000000010817f0;  alias, 1 drivers
v00000000010779e0_0 .net "d1", 31 0, L_0000000001081bb0;  alias, 1 drivers
v00000000010785c0_0 .net "s", 0 0, L_0000000001009000;  alias, 1 drivers
v0000000001077300_0 .net "y", 31 0, L_0000000001081e30;  alias, 1 drivers
L_0000000001081e30 .functor MUXZ 32, L_00000000010817f0, L_0000000001081bb0, L_0000000001009000, C4<>;
S_00000000010793b0 .scope module, "pcmux" "mux2" 11 25, 17 2 0, S_0000000000ff4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000001016860 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000000010776c0_0 .net "d0", 31 0, L_0000000001081e30;  alias, 1 drivers
v00000000010787a0_0 .net "d1", 31 0, L_00000000010803f0;  1 drivers
v0000000001077760_0 .net "s", 0 0, L_0000000001081b10;  alias, 1 drivers
v0000000001077f80_0 .net "y", 31 0, L_00000000010812f0;  alias, 1 drivers
L_00000000010812f0 .functor MUXZ 32, L_0000000001081e30, L_00000000010803f0, L_0000000001081b10, C4<>;
S_0000000001079540 .scope module, "pcreg" "flopr" 11 19, 18 2 0, S_0000000000ff4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000000001016aa0 .param/l "WIDTH" 0 18 2, +C4<00000000000000000000000000100000>;
v0000000001078020_0 .net "clk", 0 0, v0000000001080850_0;  alias, 1 drivers
v0000000001077800_0 .net "d", 31 0, L_00000000010812f0;  alias, 1 drivers
v0000000001078ca0_0 .var "q", 31 0;
v00000000010773a0_0 .net "reset", 0 0, v00000000010819d0_0;  alias, 1 drivers
E_0000000001016ae0 .event posedge, v00000000010773a0_0, v000000000100eaa0_0;
S_0000000001079090 .scope module, "resmux" "mux2" 11 35, 17 2 0, S_0000000000ff4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000001017ca0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0000000001078660_0 .net "d0", 31 0, v0000000001075bb0_0;  alias, 1 drivers
v00000000010778a0_0 .net "d1", 31 0, L_0000000001009af0;  alias, 1 drivers
v0000000001077da0_0 .net "s", 0 0, L_0000000001081250;  alias, 1 drivers
v00000000010780c0_0 .net "y", 31 0, L_0000000001081430;  alias, 1 drivers
L_0000000001081430 .functor MUXZ 32, v0000000001075bb0_0, L_0000000001009af0, L_0000000001081250, C4<>;
S_0000000001079ea0 .scope module, "rf" "regfile" 11 30, 19 2 0, S_0000000000ff4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000000010788e0_0 .net *"_s0", 31 0, L_0000000001081ed0;  1 drivers
v00000000010774e0_0 .net *"_s10", 6 0, L_0000000001080170;  1 drivers
L_0000000001082200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001077bc0_0 .net *"_s13", 1 0, L_0000000001082200;  1 drivers
L_0000000001082248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001077620_0 .net/2u *"_s14", 31 0, L_0000000001082248;  1 drivers
v0000000001078160_0 .net *"_s18", 31 0, L_0000000001080490;  1 drivers
L_0000000001082290 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001078520_0 .net *"_s21", 26 0, L_0000000001082290;  1 drivers
L_00000000010822d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001077940_0 .net/2u *"_s22", 31 0, L_00000000010822d8;  1 drivers
v0000000001077120_0 .net *"_s24", 0 0, L_0000000001080f30;  1 drivers
v0000000001078c00_0 .net *"_s26", 31 0, L_0000000001080670;  1 drivers
v0000000001077e40_0 .net *"_s28", 6 0, L_0000000001080fd0;  1 drivers
L_0000000001082170 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001078980_0 .net *"_s3", 26 0, L_0000000001082170;  1 drivers
L_0000000001082320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001078200_0 .net *"_s31", 1 0, L_0000000001082320;  1 drivers
L_0000000001082368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010782a0_0 .net/2u *"_s32", 31 0, L_0000000001082368;  1 drivers
L_00000000010821b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001078340_0 .net/2u *"_s4", 31 0, L_00000000010821b8;  1 drivers
v0000000001078de0_0 .net *"_s6", 0 0, L_0000000001081c50;  1 drivers
v0000000001078d40_0 .net *"_s8", 31 0, L_0000000001080d50;  1 drivers
v0000000001077080_0 .net "clk", 0 0, v0000000001080850_0;  alias, 1 drivers
v0000000001077a80_0 .net "ra1", 4 0, L_00000000010811b0;  1 drivers
v00000000010783e0_0 .net "ra2", 4 0, L_0000000001081cf0;  1 drivers
v0000000001078480_0 .net "rd1", 31 0, L_0000000001080210;  alias, 1 drivers
v0000000001078700_0 .net "rd2", 31 0, L_0000000001080df0;  alias, 1 drivers
v0000000001077d00 .array "rf", 0 31, 31 0;
v0000000001078840_0 .net "wa3", 4 0, L_0000000001080530;  alias, 1 drivers
v0000000001077c60_0 .net "wd3", 31 0, L_0000000001081430;  alias, 1 drivers
v0000000001078a20_0 .net "we3", 0 0, L_0000000001081390;  alias, 1 drivers
L_0000000001081ed0 .concat [ 5 27 0 0], L_00000000010811b0, L_0000000001082170;
L_0000000001081c50 .cmp/ne 32, L_0000000001081ed0, L_00000000010821b8;
L_0000000001080d50 .array/port v0000000001077d00, L_0000000001080170;
L_0000000001080170 .concat [ 5 2 0 0], L_00000000010811b0, L_0000000001082200;
L_0000000001080210 .functor MUXZ 32, L_0000000001082248, L_0000000001080d50, L_0000000001081c50, C4<>;
L_0000000001080490 .concat [ 5 27 0 0], L_0000000001081cf0, L_0000000001082290;
L_0000000001080f30 .cmp/ne 32, L_0000000001080490, L_00000000010822d8;
L_0000000001080670 .array/port v0000000001077d00, L_0000000001080fd0;
L_0000000001080fd0 .concat [ 5 2 0 0], L_0000000001081cf0, L_0000000001082320;
L_0000000001080df0 .functor MUXZ 32, L_0000000001082368, L_0000000001080670, L_0000000001080f30, C4<>;
S_0000000001079220 .scope module, "se" "signext" 11 37, 20 2 0, S_0000000000ff4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000000001078ac0_0 .net *"_s1", 0 0, L_0000000001080710;  1 drivers
v0000000001078b60_0 .net *"_s2", 15 0, L_00000000010807b0;  1 drivers
v0000000001078e80_0 .net "a", 15 0, L_0000000001081890;  1 drivers
v00000000010771c0_0 .net "y", 31 0, L_00000000010814d0;  alias, 1 drivers
L_0000000001080710 .part L_0000000001081890, 15, 1;
LS_00000000010807b0_0_0 .concat [ 1 1 1 1], L_0000000001080710, L_0000000001080710, L_0000000001080710, L_0000000001080710;
LS_00000000010807b0_0_4 .concat [ 1 1 1 1], L_0000000001080710, L_0000000001080710, L_0000000001080710, L_0000000001080710;
LS_00000000010807b0_0_8 .concat [ 1 1 1 1], L_0000000001080710, L_0000000001080710, L_0000000001080710, L_0000000001080710;
LS_00000000010807b0_0_12 .concat [ 1 1 1 1], L_0000000001080710, L_0000000001080710, L_0000000001080710, L_0000000001080710;
L_00000000010807b0 .concat [ 4 4 4 4], LS_00000000010807b0_0_0, LS_00000000010807b0_0_4, LS_00000000010807b0_0_8, LS_00000000010807b0_0_12;
L_00000000010814d0 .concat [ 16 16 0 0], L_0000000001081890, L_00000000010807b0;
S_00000000010796d0 .scope module, "srcbmux" "mux2" 11 40, 17 2 0, S_0000000000ff4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000001017860 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0000000001078f20_0 .net "d0", 31 0, L_0000000001080df0;  alias, 1 drivers
v0000000001077260_0 .net "d1", 31 0, L_00000000010814d0;  alias, 1 drivers
v0000000001077580_0 .net "s", 0 0, L_0000000001080350;  alias, 1 drivers
v0000000001077440_0 .net "y", 31 0, L_0000000001081570;  alias, 1 drivers
L_0000000001081570 .functor MUXZ 32, L_0000000001080df0, L_00000000010814d0, L_0000000001080350, C4<>;
S_0000000001079b80 .scope module, "wrmux" "mux2" 11 33, 17 2 0, S_0000000000ff4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0000000001017fa0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
v0000000001077b20_0 .net "d0", 4 0, L_0000000001081610;  1 drivers
v000000000107c230_0 .net "d1", 4 0, L_00000000010805d0;  1 drivers
v000000000107bb50_0 .net "s", 0 0, L_0000000001081a70;  alias, 1 drivers
v000000000107c2d0_0 .net "y", 4 0, L_0000000001080530;  alias, 1 drivers
L_0000000001080530 .functor MUXZ 5, L_0000000001081610, L_00000000010805d0, L_0000000001081a70, C4<>;
    .scope S_000000000101e610;
T_0 ;
    %wait E_0000000001017120;
    %load/vec4 v000000000100ea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000100dba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000100e320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000000000100f220_0;
    %assign/vec4 v000000000100dba0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000ff4b50;
T_1 ;
    %wait E_0000000001016920;
    %load/vec4 v00000000010757f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0000000001076d30_0, 0;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0000000001076d30_0, 0;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0000000001076d30_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0000000001076d30_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0000000001076d30_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0000000001076d30_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0000000001076d30_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000ff51a0;
T_2 ;
    %wait E_0000000001017360;
    %load/vec4 v000000000100db00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v000000000100dc40_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000000000100ebe0_0, 0;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000100ebe0_0, 0;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000100ebe0_0, 0;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000000000100ebe0_0, 0;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000100ebe0_0, 0;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000100ebe0_0, 0;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000100ebe0_0, 0;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000000000100ebe0_0, 0;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000100ebe0_0, 0;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000100ebe0_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000001079540;
T_3 ;
    %wait E_0000000001016ae0;
    %load/vec4 v00000000010773a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001078ca0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000001077800_0;
    %assign/vec4 v0000000001078ca0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001079ea0;
T_4 ;
    %wait E_0000000001017320;
    %load/vec4 v0000000001078a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000001077c60_0;
    %load/vec4 v0000000001078840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001077d00, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000fe6de0;
T_5 ;
    %wait E_00000000010173a0;
    %load/vec4 v0000000001075930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %load/vec4 v0000000001075c50_0;
    %load/vec4 v0000000001076650_0;
    %add;
    %store/vec4 v0000000001076150_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0000000001075c50_0;
    %load/vec4 v0000000001076650_0;
    %add;
    %store/vec4 v0000000001076150_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0000000001075c50_0;
    %load/vec4 v0000000001076650_0;
    %sub;
    %store/vec4 v0000000001076150_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000000001075c50_0;
    %load/vec4 v0000000001076650_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %store/vec4 v0000000001076150_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000fe4f70;
T_6 ;
    %wait E_00000000010173a0;
    %load/vec4 v00000000010756b0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000000001075070_0;
    %load/vec4 v00000000010766f0_0;
    %and;
    %store/vec4 v0000000001076470_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0000000001075070_0;
    %load/vec4 v00000000010766f0_0;
    %or;
    %store/vec4 v0000000001076470_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000000001075070_0;
    %load/vec4 v00000000010766f0_0;
    %xor;
    %store/vec4 v0000000001076470_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0000000001075070_0;
    %load/vec4 v00000000010766f0_0;
    %or;
    %inv;
    %store/vec4 v0000000001076470_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000fe6c50;
T_7 ;
    %wait E_0000000001016620;
    %load/vec4 v0000000001075890_0;
    %parti/s 1, 2, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0000000001075b10_0;
    %store/vec4 v0000000001075bb0_0, 0, 32;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v00000000010759d0_0;
    %store/vec4 v0000000001075bb0_0, 0, 32;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %load/vec4 v0000000001075bb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001075110_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001075110_0, 0, 1;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000fec8d0;
T_8 ;
    %vpi_call 6 9 "$readmemh", "memfile.dat", v000000000100eb40 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000000fee080;
T_9 ;
    %wait E_0000000001017320;
    %load/vec4 v000000000100d7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000000000100d560_0;
    %load/vec4 v000000000100d4c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000100e500, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000101ed60;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010819d0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010819d0_0, 0;
    %end;
    .thread T_10;
    .scope S_000000000101ed60;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001080850_0, 0;
    %delay 5, 0;
    %load/vec4 v0000000001080850_0;
    %inv;
    %store/vec4 v0000000001080850_0, 0, 1;
    %vpi_call 3 22 "$monitor", "Clk: %h, reset: %h, pc: %h, instr: %h, writedata: %h, memwrite: %h, readdata: %h", v0000000001080850_0, v00000000010819d0_0, v0000000001080990_0, v000000000107c9b0_0, v00000000010802b0_0, v0000000001081d90_0, v0000000001081930_0 {0 0 0};
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000101ed60;
T_12 ;
    %wait E_0000000001016b20;
    %load/vec4 v0000000001081d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000001081070_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000000010802b0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 3 30 "$display" {0 0 0};
    %vpi_call 3 31 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 32 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000000001081070_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call 3 34 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 35 "$stop" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "mipstest.v";
    "mipstop.v";
    "dataMemory.v";
    "instructionMemory.v";
    "mips.v";
    "controler.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "alu_arithmetical.v";
    "alu_logical.v";
    "sll2.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "regFile.v";
    "signext.v";
