//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Tue Apr 26 17:41:57 EDT 2016
//
//
// Ports:
// Name                         I/O  size props
// RDY_setKey                     O     1
// RDY_inputMessage               O     1 reg
// getResult                      O    48 reg
// RDY_getResult                  O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// setKey_key                     I    96
// inputMessage_text              I    48 reg
// EN_setKey                      I     1
// EN_inputMessage                I     1
// EN_getResult                   I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkSynthesizedEncrypt(CLK,
			    RST_N,

			    setKey_key,
			    EN_setKey,
			    RDY_setKey,

			    inputMessage_text,
			    EN_inputMessage,
			    RDY_inputMessage,

			    EN_getResult,
			    getResult,
			    RDY_getResult);
  input  CLK;
  input  RST_N;

  // action method setKey
  input  [95 : 0] setKey_key;
  input  EN_setKey;
  output RDY_setKey;

  // action method inputMessage
  input  [47 : 0] inputMessage_text;
  input  EN_inputMessage;
  output RDY_inputMessage;

  // actionvalue method getResult
  input  EN_getResult;
  output [47 : 0] getResult;
  output RDY_getResult;

  // signals for module outputs
  wire [47 : 0] getResult;
  wire RDY_getResult, RDY_inputMessage, RDY_setKey;

  // register enc_alpha
  reg [4 : 0] enc_alpha;
  wire [4 : 0] enc_alpha$D_IN;
  wire enc_alpha$EN;

  // register enc_beta
  reg [4 : 0] enc_beta;
  wire [4 : 0] enc_beta$D_IN;
  wire enc_beta$EN;

  // register enc_k0
  reg [23 : 0] enc_k0;
  wire [23 : 0] enc_k0$D_IN;
  wire enc_k0$EN;

  // register enc_l_0
  reg [23 : 0] enc_l_0;
  wire [23 : 0] enc_l_0$D_IN;
  wire enc_l_0$EN;

  // register enc_l_1
  reg [23 : 0] enc_l_1;
  wire [23 : 0] enc_l_1$D_IN;
  wire enc_l_1$EN;

  // register enc_l_10
  reg [23 : 0] enc_l_10;
  wire [23 : 0] enc_l_10$D_IN;
  wire enc_l_10$EN;

  // register enc_l_11
  reg [23 : 0] enc_l_11;
  wire [23 : 0] enc_l_11$D_IN;
  wire enc_l_11$EN;

  // register enc_l_12
  reg [23 : 0] enc_l_12;
  wire [23 : 0] enc_l_12$D_IN;
  wire enc_l_12$EN;

  // register enc_l_13
  reg [23 : 0] enc_l_13;
  wire [23 : 0] enc_l_13$D_IN;
  wire enc_l_13$EN;

  // register enc_l_14
  reg [23 : 0] enc_l_14;
  wire [23 : 0] enc_l_14$D_IN;
  wire enc_l_14$EN;

  // register enc_l_15
  reg [23 : 0] enc_l_15;
  wire [23 : 0] enc_l_15$D_IN;
  wire enc_l_15$EN;

  // register enc_l_16
  reg [23 : 0] enc_l_16;
  wire [23 : 0] enc_l_16$D_IN;
  wire enc_l_16$EN;

  // register enc_l_17
  reg [23 : 0] enc_l_17;
  wire [23 : 0] enc_l_17$D_IN;
  wire enc_l_17$EN;

  // register enc_l_18
  reg [23 : 0] enc_l_18;
  wire [23 : 0] enc_l_18$D_IN;
  wire enc_l_18$EN;

  // register enc_l_19
  reg [23 : 0] enc_l_19;
  wire [23 : 0] enc_l_19$D_IN;
  wire enc_l_19$EN;

  // register enc_l_2
  reg [23 : 0] enc_l_2;
  wire [23 : 0] enc_l_2$D_IN;
  wire enc_l_2$EN;

  // register enc_l_20
  reg [23 : 0] enc_l_20;
  wire [23 : 0] enc_l_20$D_IN;
  wire enc_l_20$EN;

  // register enc_l_21
  reg [23 : 0] enc_l_21;
  wire [23 : 0] enc_l_21$D_IN;
  wire enc_l_21$EN;

  // register enc_l_22
  reg [23 : 0] enc_l_22;
  wire [23 : 0] enc_l_22$D_IN;
  wire enc_l_22$EN;

  // register enc_l_23
  reg [23 : 0] enc_l_23;
  wire [23 : 0] enc_l_23$D_IN;
  wire enc_l_23$EN;

  // register enc_l_24
  reg [23 : 0] enc_l_24;
  wire [23 : 0] enc_l_24$D_IN;
  wire enc_l_24$EN;

  // register enc_l_25
  reg [23 : 0] enc_l_25;
  wire [23 : 0] enc_l_25$D_IN;
  wire enc_l_25$EN;

  // register enc_l_3
  reg [23 : 0] enc_l_3;
  wire [23 : 0] enc_l_3$D_IN;
  wire enc_l_3$EN;

  // register enc_l_4
  reg [23 : 0] enc_l_4;
  wire [23 : 0] enc_l_4$D_IN;
  wire enc_l_4$EN;

  // register enc_l_5
  reg [23 : 0] enc_l_5;
  wire [23 : 0] enc_l_5$D_IN;
  wire enc_l_5$EN;

  // register enc_l_6
  reg [23 : 0] enc_l_6;
  wire [23 : 0] enc_l_6$D_IN;
  wire enc_l_6$EN;

  // register enc_l_7
  reg [23 : 0] enc_l_7;
  wire [23 : 0] enc_l_7$D_IN;
  wire enc_l_7$EN;

  // register enc_l_8
  reg [23 : 0] enc_l_8;
  wire [23 : 0] enc_l_8$D_IN;
  wire enc_l_8$EN;

  // register enc_l_9
  reg [23 : 0] enc_l_9;
  wire [23 : 0] enc_l_9$D_IN;
  wire enc_l_9$EN;

  // register enc_round_0
  reg [23 : 0] enc_round_0;
  wire [23 : 0] enc_round_0$D_IN;
  wire enc_round_0$EN;

  // register enc_round_1
  reg [23 : 0] enc_round_1;
  wire [23 : 0] enc_round_1$D_IN;
  wire enc_round_1$EN;

  // register enc_round_2
  reg [23 : 0] enc_round_2;
  reg [23 : 0] enc_round_2$D_IN;
  wire enc_round_2$EN;

  // register enc_roundkey_0
  reg [23 : 0] enc_roundkey_0;
  wire [23 : 0] enc_roundkey_0$D_IN;
  wire enc_roundkey_0$EN;

  // register enc_roundkey_1
  reg [23 : 0] enc_roundkey_1;
  wire [23 : 0] enc_roundkey_1$D_IN;
  wire enc_roundkey_1$EN;

  // register enc_roundkey_2
  reg [23 : 0] enc_roundkey_2;
  wire [23 : 0] enc_roundkey_2$D_IN;
  wire enc_roundkey_2$EN;

  // register enc_xyReg_0
  reg [47 : 0] enc_xyReg_0;
  wire [47 : 0] enc_xyReg_0$D_IN;
  wire enc_xyReg_0$EN;

  // register enc_xyReg_1
  reg [47 : 0] enc_xyReg_1;
  wire [47 : 0] enc_xyReg_1$D_IN;
  wire enc_xyReg_1$EN;

  // register enc_xyReg_2
  reg [47 : 0] enc_xyReg_2;
  wire [47 : 0] enc_xyReg_2$D_IN;
  wire enc_xyReg_2$EN;

  // ports of submodule enc_ciphertextFIFO
  wire [47 : 0] enc_ciphertextFIFO$D_IN, enc_ciphertextFIFO$D_OUT;
  wire enc_ciphertextFIFO$CLR,
       enc_ciphertextFIFO$DEQ,
       enc_ciphertextFIFO$EMPTY_N,
       enc_ciphertextFIFO$ENQ,
       enc_ciphertextFIFO$FULL_N;

  // ports of submodule enc_plaintextFIFO
  wire [47 : 0] enc_plaintextFIFO$D_IN, enc_plaintextFIFO$D_OUT;
  wire enc_plaintextFIFO$CLR,
       enc_plaintextFIFO$DEQ,
       enc_plaintextFIFO$EMPTY_N,
       enc_plaintextFIFO$ENQ,
       enc_plaintextFIFO$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_enc_pipeline,
       CAN_FIRE_getResult,
       CAN_FIRE_inputMessage,
       CAN_FIRE_setKey,
       WILL_FIRE_RL_enc_pipeline,
       WILL_FIRE_getResult,
       WILL_FIRE_inputMessage,
       WILL_FIRE_setKey;

  // inputs to muxes for submodule ports
  wire [23 : 0] MUX_enc_l_0$write_1__VAL_1,
		MUX_enc_l_1$write_1__VAL_1,
		MUX_enc_l_2$write_1__VAL_1;
  wire MUX_enc_l_0$write_1__SEL_1,
       MUX_enc_l_1$write_1__SEL_1,
       MUX_enc_l_2$write_1__SEL_1;

  // remaining internal signals
  reg [23 : 0] SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538,
	       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76,
	       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989;
  wire [23 : 0] IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d1017,
		IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d104,
		IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d1261,
		IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d357,
		IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d566,
		IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d716,
		IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d1049,
		IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d1081,
		IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d1293,
		IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d1325,
		IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d136,
		IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d168,
		IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d389,
		IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d421,
		IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d598,
		IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d630,
		IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d748,
		IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d780,
		IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086,
		IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1330,
		IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174,
		IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d427,
		IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635,
		IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d785,
		IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d1164,
		IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d1358,
		IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d258,
		IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d455,
		IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d813,
		IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d909,
		IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d1196,
		IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d1228,
		IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d1390,
		IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d1422,
		IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d290,
		IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d322,
		IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d487,
		IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d519,
		IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d845,
		IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d877,
		IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d941,
		IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d973,
		IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172,
		IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329,
		IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425,
		IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633,
		IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688,
		IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783,
		IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084,
		IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233,
		IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328,
		_dfoo10,
		_dfoo12,
		_dfoo14,
		_dfoo16,
		_dfoo18,
		_dfoo2,
		_dfoo20,
		_dfoo22,
		_dfoo24,
		_dfoo26,
		_dfoo28,
		_dfoo30,
		_dfoo32,
		_dfoo34,
		_dfoo36,
		_dfoo38,
		_dfoo4,
		_dfoo40,
		_dfoo42,
		_dfoo44,
		_dfoo46,
		_dfoo48,
		_dfoo50,
		_dfoo52,
		_dfoo6,
		_dfoo8,
		b__h105208,
		b__h116057,
		b__h126833,
		b__h16196,
		b__h27146,
		b__h37931,
		b__h49763,
		b__h5142,
		b__h60759,
		b__h71535,
		b__h82343,
		b__h94283,
		x__h4070,
		x__h49461,
		x__h93981;
  wire [4 : 0] _24_MINUS_enc_alpha_2___d43;
  wire [1 : 0] IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534,
	       IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985,
	       _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37;
  wire _dfoo1,
       _dfoo101,
       _dfoo103,
       _dfoo11,
       _dfoo13,
       _dfoo15,
       _dfoo17,
       _dfoo19,
       _dfoo21,
       _dfoo23,
       _dfoo25,
       _dfoo27,
       _dfoo29,
       _dfoo3,
       _dfoo31,
       _dfoo33,
       _dfoo35,
       _dfoo37,
       _dfoo39,
       _dfoo41,
       _dfoo43,
       _dfoo45,
       _dfoo47,
       _dfoo49,
       _dfoo5,
       _dfoo51,
       _dfoo7,
       _dfoo9,
       _dfoo99,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_0_0_AND_NOT__ETC___d41,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_10_93_AND_NO_ETC___d194,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_11_95_AND_NO_ETC___d196,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_12_97_AND_NO_ETC___d198,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_13_99_AND_NO_ETC___d200,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_14_01_AND_NO_ETC___d202,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_15_03_AND_NO_ETC___d204,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_16_05_AND_NO_ETC___d206,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_17_07_AND_NO_ETC___d208,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_18_09_AND_NO_ETC___d210,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_19_11_AND_NO_ETC___d212,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_1_75_AND_NOT_ETC___d176,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_20_13_AND_NO_ETC___d214,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_21_15_AND_NO_ETC___d216,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_22_17_AND_NO_ETC___d218,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_23_19_AND_NO_ETC___d220,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_24_21_AND_NO_ETC___d222,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_25_23_AND_NO_ETC___d224,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_2_77_AND_NOT_ETC___d178,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_3_79_AND_NOT_ETC___d180,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_4_81_AND_NOT_ETC___d182,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_5_83_AND_NOT_ETC___d184,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_6_85_AND_NOT_ETC___d186,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_7_87_AND_NOT_ETC___d188,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_8_89_AND_NOT_ETC___d190,
       enc_round_0_PLUS_4_8_MINUS_1_9_EQ_9_91_AND_NOT_ETC___d192;

  // action method setKey
  assign RDY_setKey =
	     !enc_plaintextFIFO$EMPTY_N && enc_round_0 == 24'd0 &&
	     enc_round_1 == 24'd0 &&
	     enc_round_2 == 24'd0 ;
  assign CAN_FIRE_setKey =
	     !enc_plaintextFIFO$EMPTY_N && enc_round_0 == 24'd0 &&
	     enc_round_1 == 24'd0 &&
	     enc_round_2 == 24'd0 ;
  assign WILL_FIRE_setKey = EN_setKey ;

  // action method inputMessage
  assign RDY_inputMessage = enc_plaintextFIFO$FULL_N ;
  assign CAN_FIRE_inputMessage = enc_plaintextFIFO$FULL_N ;
  assign WILL_FIRE_inputMessage = EN_inputMessage ;

  // actionvalue method getResult
  assign getResult = enc_ciphertextFIFO$D_OUT ;
  assign RDY_getResult = enc_ciphertextFIFO$EMPTY_N ;
  assign CAN_FIRE_getResult = enc_ciphertextFIFO$EMPTY_N ;
  assign WILL_FIRE_getResult = EN_getResult ;

  // submodule enc_ciphertextFIFO
  FIFO2 #(.width(32'd48), .guarded(32'd1)) enc_ciphertextFIFO(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(enc_ciphertextFIFO$D_IN),
							      .ENQ(enc_ciphertextFIFO$ENQ),
							      .DEQ(enc_ciphertextFIFO$DEQ),
							      .CLR(enc_ciphertextFIFO$CLR),
							      .D_OUT(enc_ciphertextFIFO$D_OUT),
							      .FULL_N(enc_ciphertextFIFO$FULL_N),
							      .EMPTY_N(enc_ciphertextFIFO$EMPTY_N));

  // submodule enc_plaintextFIFO
  FIFO2 #(.width(32'd48), .guarded(32'd1)) enc_plaintextFIFO(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(enc_plaintextFIFO$D_IN),
							     .ENQ(enc_plaintextFIFO$ENQ),
							     .DEQ(enc_plaintextFIFO$DEQ),
							     .CLR(enc_plaintextFIFO$CLR),
							     .D_OUT(enc_plaintextFIFO$D_OUT),
							     .FULL_N(enc_plaintextFIFO$FULL_N),
							     .EMPTY_N(enc_plaintextFIFO$EMPTY_N));

  // rule RL_enc_pipeline
  assign CAN_FIRE_RL_enc_pipeline =
	     (enc_round_1 != 24'd22 || enc_ciphertextFIFO$FULL_N) &&
	     (enc_plaintextFIFO$EMPTY_N || enc_round_0 != 24'd0 ||
	      enc_round_1 != 24'd0 ||
	      enc_round_2 != 24'd0) ;
  assign WILL_FIRE_RL_enc_pipeline = CAN_FIRE_RL_enc_pipeline ;

  // inputs to muxes for submodule ports
  assign MUX_enc_l_0$write_1__SEL_1 = WILL_FIRE_RL_enc_pipeline && _dfoo103 ;
  assign MUX_enc_l_1$write_1__SEL_1 = WILL_FIRE_RL_enc_pipeline && _dfoo101 ;
  assign MUX_enc_l_2$write_1__SEL_1 = WILL_FIRE_RL_enc_pipeline && _dfoo99 ;
  assign MUX_enc_l_0$write_1__VAL_1 =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_0_0_AND_NOT__ETC___d41 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo52 ;
  assign MUX_enc_l_1$write_1__VAL_1 =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_1_75_AND_NOT_ETC___d176 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo50 ;
  assign MUX_enc_l_2$write_1__VAL_1 =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_2_77_AND_NOT_ETC___d178 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo48 ;

  // register enc_alpha
  assign enc_alpha$D_IN = 5'h0 ;
  assign enc_alpha$EN = 1'b0 ;

  // register enc_beta
  assign enc_beta$D_IN = 5'h0 ;
  assign enc_beta$EN = 1'b0 ;

  // register enc_k0
  assign enc_k0$D_IN = setKey_key[23:0] ;
  assign enc_k0$EN = EN_setKey ;

  // register enc_l_0
  assign enc_l_0$D_IN =
	     MUX_enc_l_0$write_1__SEL_1 ?
	       MUX_enc_l_0$write_1__VAL_1 :
	       setKey_key[47:24] ;
  assign enc_l_0$EN = WILL_FIRE_RL_enc_pipeline && _dfoo103 || EN_setKey ;

  // register enc_l_1
  assign enc_l_1$D_IN =
	     MUX_enc_l_1$write_1__SEL_1 ?
	       MUX_enc_l_1$write_1__VAL_1 :
	       setKey_key[71:48] ;
  assign enc_l_1$EN = WILL_FIRE_RL_enc_pipeline && _dfoo101 || EN_setKey ;

  // register enc_l_10
  assign enc_l_10$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_10_93_AND_NO_ETC___d194 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo32 ;
  assign enc_l_10$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_10_93_AND_NO_ETC___d194 ||
	      _dfoo31) ;

  // register enc_l_11
  assign enc_l_11$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_11_95_AND_NO_ETC___d196 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo30 ;
  assign enc_l_11$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_11_95_AND_NO_ETC___d196 ||
	      _dfoo29) ;

  // register enc_l_12
  assign enc_l_12$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_12_97_AND_NO_ETC___d198 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo28 ;
  assign enc_l_12$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_12_97_AND_NO_ETC___d198 ||
	      _dfoo27) ;

  // register enc_l_13
  assign enc_l_13$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_13_99_AND_NO_ETC___d200 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo26 ;
  assign enc_l_13$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_13_99_AND_NO_ETC___d200 ||
	      _dfoo25) ;

  // register enc_l_14
  assign enc_l_14$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_14_01_AND_NO_ETC___d202 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo24 ;
  assign enc_l_14$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_14_01_AND_NO_ETC___d202 ||
	      _dfoo23) ;

  // register enc_l_15
  assign enc_l_15$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_15_03_AND_NO_ETC___d204 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo22 ;
  assign enc_l_15$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_15_03_AND_NO_ETC___d204 ||
	      _dfoo21) ;

  // register enc_l_16
  assign enc_l_16$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_16_05_AND_NO_ETC___d206 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo20 ;
  assign enc_l_16$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_16_05_AND_NO_ETC___d206 ||
	      _dfoo19) ;

  // register enc_l_17
  assign enc_l_17$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_17_07_AND_NO_ETC___d208 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo18 ;
  assign enc_l_17$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_17_07_AND_NO_ETC___d208 ||
	      _dfoo17) ;

  // register enc_l_18
  assign enc_l_18$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_18_09_AND_NO_ETC___d210 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo16 ;
  assign enc_l_18$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_18_09_AND_NO_ETC___d210 ||
	      _dfoo15) ;

  // register enc_l_19
  assign enc_l_19$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_19_11_AND_NO_ETC___d212 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo14 ;
  assign enc_l_19$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_19_11_AND_NO_ETC___d212 ||
	      _dfoo13) ;

  // register enc_l_2
  assign enc_l_2$D_IN =
	     MUX_enc_l_2$write_1__SEL_1 ?
	       MUX_enc_l_2$write_1__VAL_1 :
	       setKey_key[95:72] ;
  assign enc_l_2$EN = WILL_FIRE_RL_enc_pipeline && _dfoo99 || EN_setKey ;

  // register enc_l_20
  assign enc_l_20$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_20_13_AND_NO_ETC___d214 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo12 ;
  assign enc_l_20$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_20_13_AND_NO_ETC___d214 ||
	      _dfoo11) ;

  // register enc_l_21
  assign enc_l_21$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_21_15_AND_NO_ETC___d216 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo10 ;
  assign enc_l_21$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_21_15_AND_NO_ETC___d216 ||
	      _dfoo9) ;

  // register enc_l_22
  assign enc_l_22$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_22_17_AND_NO_ETC___d218 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo8 ;
  assign enc_l_22$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_22_17_AND_NO_ETC___d218 ||
	      _dfoo7) ;

  // register enc_l_23
  assign enc_l_23$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_23_19_AND_NO_ETC___d220 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo6 ;
  assign enc_l_23$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_23_19_AND_NO_ETC___d220 ||
	      _dfoo5) ;

  // register enc_l_24
  assign enc_l_24$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_24_21_AND_NO_ETC___d222 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo4 ;
  assign enc_l_24$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_24_21_AND_NO_ETC___d222 ||
	      _dfoo3) ;

  // register enc_l_25
  assign enc_l_25$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_25_23_AND_NO_ETC___d224 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo2 ;
  assign enc_l_25$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_25_23_AND_NO_ETC___d224 ||
	      _dfoo1) ;

  // register enc_l_3
  assign enc_l_3$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_3_79_AND_NOT_ETC___d180 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo46 ;
  assign enc_l_3$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_3_79_AND_NOT_ETC___d180 ||
	      _dfoo45) ;

  // register enc_l_4
  assign enc_l_4$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_4_81_AND_NOT_ETC___d182 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo44 ;
  assign enc_l_4$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_4_81_AND_NOT_ETC___d182 ||
	      _dfoo43) ;

  // register enc_l_5
  assign enc_l_5$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_5_83_AND_NOT_ETC___d184 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo42 ;
  assign enc_l_5$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_5_83_AND_NOT_ETC___d184 ||
	      _dfoo41) ;

  // register enc_l_6
  assign enc_l_6$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_6_85_AND_NOT_ETC___d186 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo40 ;
  assign enc_l_6$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_6_85_AND_NOT_ETC___d186 ||
	      _dfoo39) ;

  // register enc_l_7
  assign enc_l_7$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_7_87_AND_NOT_ETC___d188 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo38 ;
  assign enc_l_7$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_7_87_AND_NOT_ETC___d188 ||
	      _dfoo37) ;

  // register enc_l_8
  assign enc_l_8$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_8_89_AND_NOT_ETC___d190 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo36 ;
  assign enc_l_8$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_8_89_AND_NOT_ETC___d190 ||
	      _dfoo35) ;

  // register enc_l_9
  assign enc_l_9$D_IN =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_9_91_AND_NOT_ETC___d192 ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 :
	       _dfoo34 ;
  assign enc_l_9$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_8_MINUS_1_9_EQ_9_91_AND_NOT_ETC___d192 ||
	      _dfoo33) ;

  // register enc_round_0
  assign enc_round_0$D_IN =
	     (enc_round_2 == 24'd0) ? enc_round_2 : enc_round_2 + 24'd1 ;
  assign enc_round_0$EN = CAN_FIRE_RL_enc_pipeline ;

  // register enc_round_1
  assign enc_round_1$D_IN =
	     (enc_round_0 == 24'd0 && !enc_plaintextFIFO$EMPTY_N) ?
	       24'd0 :
	       enc_round_0 + 24'd1 ;
  assign enc_round_1$EN = CAN_FIRE_RL_enc_pipeline ;

  // register enc_round_2
  always@(enc_round_1)
  begin
    case (enc_round_1)
      24'd0, 24'd22: enc_round_2$D_IN = 24'd0;
      default: enc_round_2$D_IN = enc_round_1 + 24'd1;
    endcase
  end
  assign enc_round_2$EN = CAN_FIRE_RL_enc_pipeline ;

  // register enc_roundkey_0
  assign enc_roundkey_0$D_IN =
	     b__h105208 ^
	     IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign enc_roundkey_0$EN =
	     WILL_FIRE_RL_enc_pipeline && enc_round_2 != 24'd0 ;

  // register enc_roundkey_1
  assign enc_roundkey_1$D_IN =
	     b__h16196 ^
	     IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 ;
  assign enc_roundkey_1$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) ;

  // register enc_roundkey_2
  assign enc_roundkey_2$D_IN =
	     b__h82343 ^
	     IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 ;
  assign enc_roundkey_2$EN =
	     WILL_FIRE_RL_enc_pipeline && enc_round_1 != 24'd0 &&
	     enc_round_1 != 24'd22 ;

  // register enc_xyReg_0
  assign enc_xyReg_0$D_IN =
	     { IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1330,
	       b__h126833 ^
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1330 } ;
  assign enc_xyReg_0$EN = WILL_FIRE_RL_enc_pipeline && enc_round_2 != 24'd0 ;

  // register enc_xyReg_1
  assign enc_xyReg_1$D_IN =
	     { IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d427,
	       b__h37931 ^
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d427 } ;
  assign enc_xyReg_1$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) ;

  // register enc_xyReg_2
  assign enc_xyReg_2$D_IN =
	     { IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d785,
	       b__h71535 ^
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d785 } ;
  assign enc_xyReg_2$EN =
	     WILL_FIRE_RL_enc_pipeline && enc_round_1 != 24'd0 &&
	     enc_round_1 != 24'd22 ;

  // submodule enc_ciphertextFIFO
  assign enc_ciphertextFIFO$D_IN =
	     { IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d785,
	       b__h71535 ^
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d785 } ;
  assign enc_ciphertextFIFO$ENQ =
	     WILL_FIRE_RL_enc_pipeline && enc_round_1 == 24'd22 ;
  assign enc_ciphertextFIFO$DEQ = EN_getResult ;
  assign enc_ciphertextFIFO$CLR = 1'b0 ;

  // submodule enc_plaintextFIFO
  assign enc_plaintextFIFO$D_IN = inputMessage_text ;
  assign enc_plaintextFIFO$ENQ = EN_inputMessage ;
  assign enc_plaintextFIFO$DEQ =
	     WILL_FIRE_RL_enc_pipeline && enc_plaintextFIFO$EMPTY_N &&
	     enc_round_0 == 24'd0 ;
  assign enc_plaintextFIFO$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d1017 =
	     _24_MINUS_enc_alpha_2___d43[2] ?
	       (_24_MINUS_enc_alpha_2___d43[1] ?
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[16:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:17] } :
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[17:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:18] }) :
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[18:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:19] } :
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[19:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:20] })) :
	       (_24_MINUS_enc_alpha_2___d43[1] ?
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[20:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:21] } :
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[21:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:22] }) :
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[22:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23] } :
		     SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989)) ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d104 =
	     _24_MINUS_enc_alpha_2___d43[2] ?
	       (_24_MINUS_enc_alpha_2___d43[1] ?
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[16:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:17] } :
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[17:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:18] }) :
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[18:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:19] } :
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[19:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:20] })) :
	       (_24_MINUS_enc_alpha_2___d43[1] ?
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[20:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:21] } :
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[21:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:22] }) :
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[22:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23] } :
		     SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76)) ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d1261 =
	     _24_MINUS_enc_alpha_2___d43[2] ?
	       (_24_MINUS_enc_alpha_2___d43[1] ?
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[16:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:17] } :
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[17:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:18] }) :
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[18:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:19] } :
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[19:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:20] })) :
	       (_24_MINUS_enc_alpha_2___d43[1] ?
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[20:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:21] } :
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[21:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:22] }) :
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[22:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23] } :
		     IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233)) ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d357 =
	     _24_MINUS_enc_alpha_2___d43[2] ?
	       (_24_MINUS_enc_alpha_2___d43[1] ?
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[16:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:17] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[17:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:18] }) :
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[18:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:19] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[19:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:20] })) :
	       (_24_MINUS_enc_alpha_2___d43[1] ?
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[20:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:21] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[21:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:22] }) :
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[22:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23] } :
		     IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329)) ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d566 =
	     _24_MINUS_enc_alpha_2___d43[2] ?
	       (_24_MINUS_enc_alpha_2___d43[1] ?
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[16:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:17] } :
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[17:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:18] }) :
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[18:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:19] } :
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[19:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:20] })) :
	       (_24_MINUS_enc_alpha_2___d43[1] ?
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[20:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:21] } :
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[21:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:22] }) :
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[22:0],
		       SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23] } :
		     SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538)) ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d716 =
	     _24_MINUS_enc_alpha_2___d43[2] ?
	       (_24_MINUS_enc_alpha_2___d43[1] ?
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[16:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:17] } :
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[17:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:18] }) :
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[18:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:19] } :
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[19:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:20] })) :
	       (_24_MINUS_enc_alpha_2___d43[1] ?
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[20:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:21] } :
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[21:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:22] }) :
		  (_24_MINUS_enc_alpha_2___d43[0] ?
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[22:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23] } :
		     IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688)) ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d1049 =
	     _24_MINUS_enc_alpha_2___d43[3] ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d1017 :
	       (_24_MINUS_enc_alpha_2___d43[2] ?
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:1] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[1:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:2] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[2:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:3] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[3:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:4] })) :
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[4:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:5] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[5:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:6] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[6:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:7] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[7:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d1081 =
	     _24_MINUS_enc_alpha_2___d43[3] ?
	       (_24_MINUS_enc_alpha_2___d43[2] ?
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[8:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:9] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[9:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:10] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[10:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:11] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[11:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:12] })) :
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[12:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:13] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[13:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:14] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[14:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:15] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[15:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989[23:16] }))) :
	       IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d1017 ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d1293 =
	     _24_MINUS_enc_alpha_2___d43[3] ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d1261 :
	       (_24_MINUS_enc_alpha_2___d43[2] ?
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:1] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[1:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:2] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[2:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:3] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[3:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:4] })) :
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[4:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:5] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[5:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:6] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[6:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:7] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[7:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d1325 =
	     _24_MINUS_enc_alpha_2___d43[3] ?
	       (_24_MINUS_enc_alpha_2___d43[2] ?
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[8:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:9] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[9:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:10] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[10:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:11] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[11:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:12] })) :
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[12:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:13] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[13:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:14] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[14:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:15] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[15:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233[23:16] }))) :
	       IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d1261 ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d136 =
	     _24_MINUS_enc_alpha_2___d43[3] ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d104 :
	       (_24_MINUS_enc_alpha_2___d43[2] ?
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:1] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[1:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:2] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[2:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:3] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[3:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:4] })) :
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[4:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:5] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[5:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:6] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[6:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:7] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[7:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d168 =
	     _24_MINUS_enc_alpha_2___d43[3] ?
	       (_24_MINUS_enc_alpha_2___d43[2] ?
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[8:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:9] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[9:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:10] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[10:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:11] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[11:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:12] })) :
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[12:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:13] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[13:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:14] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[14:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:15] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[15:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76[23:16] }))) :
	       IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d104 ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d389 =
	     _24_MINUS_enc_alpha_2___d43[3] ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d357 :
	       (_24_MINUS_enc_alpha_2___d43[2] ?
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:1] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[1:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:2] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[2:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:3] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[3:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:4] })) :
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[4:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:5] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[5:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:6] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[6:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:7] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[7:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d421 =
	     _24_MINUS_enc_alpha_2___d43[3] ?
	       (_24_MINUS_enc_alpha_2___d43[2] ?
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[8:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:9] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[9:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:10] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[10:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:11] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[11:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:12] })) :
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[12:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:13] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[13:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:14] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[14:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:15] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[15:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329[23:16] }))) :
	       IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d357 ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d598 =
	     _24_MINUS_enc_alpha_2___d43[3] ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d566 :
	       (_24_MINUS_enc_alpha_2___d43[2] ?
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:1] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[1:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:2] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[2:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:3] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[3:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:4] })) :
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[4:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:5] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[5:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:6] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[6:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:7] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[7:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d630 =
	     _24_MINUS_enc_alpha_2___d43[3] ?
	       (_24_MINUS_enc_alpha_2___d43[2] ?
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[8:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:9] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[9:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:10] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[10:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:11] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[11:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:12] })) :
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[12:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:13] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[13:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:14] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[14:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:15] } :
			{ SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[15:0],
			  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538[23:16] }))) :
	       IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d566 ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d748 =
	     _24_MINUS_enc_alpha_2___d43[3] ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d716 :
	       (_24_MINUS_enc_alpha_2___d43[2] ?
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:1] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[1:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:2] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[2:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:3] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[3:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:4] })) :
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[4:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:5] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[5:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:6] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[6:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:7] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[7:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d780 =
	     _24_MINUS_enc_alpha_2___d43[3] ?
	       (_24_MINUS_enc_alpha_2___d43[2] ?
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[8:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:9] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[9:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:10] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[10:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:11] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[11:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:12] })) :
		  (_24_MINUS_enc_alpha_2___d43[1] ?
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[12:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:13] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[13:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:14] }) :
		     (_24_MINUS_enc_alpha_2___d43[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[14:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:15] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[15:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688[23:16] }))) :
	       IF_24_MINUS_enc_alpha_2_3_BIT_2_6_THEN_IF_24_M_ETC___d716 ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 =
	     b__h94283 +
	     IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084 ^
	     enc_round_2 ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1330 =
	     b__h116057 +
	     IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328 ^
	     IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084 ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d174 =
	     b__h5142 +
	     IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172 ^
	     enc_round_0 ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d427 =
	     b__h27146 +
	     IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425 ^
	     IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172 ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 =
	     b__h49763 +
	     IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633 ^
	     enc_round_1 ;
  assign IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d785 =
	     b__h60759 +
	     IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783 ^
	     IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633 ;
  assign IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d1164 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[16:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:17] } :
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[17:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[18:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:19] } :
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[19:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[20:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:21] } :
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[21:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[22:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23] } :
		     IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084)) ;
  assign IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d1358 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[16:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:17] } :
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[17:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[18:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:19] } :
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[19:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[20:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:21] } :
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[21:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[22:0],
		       IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23] } :
		     IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328)) ;
  assign IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d258 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[16:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:17] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[17:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[18:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:19] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[19:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[20:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:21] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[21:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[22:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23] } :
		     IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172)) ;
  assign IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d455 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[16:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:17] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[17:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[18:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:19] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[19:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[20:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:21] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[21:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[22:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23] } :
		     IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425)) ;
  assign IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d813 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[16:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:17] } :
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[17:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[18:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:19] } :
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[19:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[20:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:21] } :
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[21:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[22:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23] } :
		     IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783)) ;
  assign IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d909 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[16:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:17] } :
		     { IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[17:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[18:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:19] } :
		     { IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[19:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[20:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:21] } :
		     { IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[21:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[22:0],
		       IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23] } :
		     IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633)) ;
  assign IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d1196 =
	     enc_beta[3] ?
	       IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d1164 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:1] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[1:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[2:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:3] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[3:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[4:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:5] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[5:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[6:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:7] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[7:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:8] }))) ;
  assign IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d1228 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[8:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:9] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[9:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[10:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:11] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[11:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[12:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:13] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[13:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[14:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:15] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[15:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084[23:16] }))) :
	       IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d1164 ;
  assign IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d1390 =
	     enc_beta[3] ?
	       IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d1358 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:1] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[1:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[2:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:3] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[3:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[4:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:5] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[5:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[6:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:7] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[7:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:8] }))) ;
  assign IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d1422 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[8:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:9] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[9:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[10:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:11] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[11:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[12:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:13] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[13:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[14:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:15] } :
			{ IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[15:0],
			  IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328[23:16] }))) :
	       IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d1358 ;
  assign IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d290 =
	     enc_beta[3] ?
	       IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d258 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:1] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[1:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[2:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:3] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[3:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[4:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:5] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[5:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[6:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:7] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[7:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:8] }))) ;
  assign IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d322 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[8:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:9] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[9:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[10:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:11] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[11:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[12:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:13] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[13:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[14:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:15] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[15:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172[23:16] }))) :
	       IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d258 ;
  assign IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d487 =
	     enc_beta[3] ?
	       IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d455 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:1] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[1:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[2:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:3] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[3:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[4:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:5] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[5:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[6:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:7] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[7:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:8] }))) ;
  assign IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d519 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[8:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:9] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[9:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[10:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:11] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[11:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[12:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:13] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[13:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[14:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:15] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[15:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425[23:16] }))) :
	       IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d455 ;
  assign IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d845 =
	     enc_beta[3] ?
	       IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d813 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:1] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[1:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[2:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:3] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[3:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[4:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:5] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[5:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[6:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:7] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[7:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:8] }))) ;
  assign IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d877 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[8:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:9] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[9:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[10:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:11] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[11:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[12:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:13] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[13:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[14:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:15] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[15:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783[23:16] }))) :
	       IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d813 ;
  assign IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d941 =
	     enc_beta[3] ?
	       IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d909 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:1] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[1:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[2:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:3] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[3:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[4:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:5] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[5:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[6:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:7] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[7:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:8] }))) ;
  assign IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d973 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[8:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:9] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[9:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[10:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:11] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[11:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[12:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:13] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[13:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[14:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:15] } :
			{ IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[15:0],
			  IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633[23:16] }))) :
	       IF_enc_beta_25_BIT_2_28_THEN_IF_enc_beta_25_BI_ETC___d909 ;
  assign IF_enc_round_0_EQ_0_THEN_enc_k0_70_ELSE_enc_ro_ETC___d172 =
	     (enc_round_0 == 24'd0) ? enc_k0 : enc_roundkey_0 ;
  assign IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d329 =
	     (enc_round_0 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[47:24] :
	       enc_xyReg_0[47:24] ;
  assign IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d425 =
	     (enc_round_0 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[23:0] :
	       enc_xyReg_0[23:0] ;
  assign IF_enc_round_1_EQ_0_5_THEN_enc_k0_70_ELSE_enc__ETC___d633 =
	     (enc_round_1 == 24'd0) ? enc_k0 : enc_roundkey_1 ;
  assign IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d688 =
	     (enc_round_1 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[47:24] :
	       enc_xyReg_1[47:24] ;
  assign IF_enc_round_1_EQ_0_5_THEN_enc_plaintextFIFO_f_ETC___d783 =
	     (enc_round_1 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[23:0] :
	       enc_xyReg_1[23:0] ;
  assign IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 =
	     ((enc_round_1 == enc_round_0) ? 2'd1 : 2'd0) + 2'd1 +
	     ((enc_round_1 == enc_round_2) ? 2'd1 : 2'd0) ;
  assign IF_enc_round_2_7_EQ_0_8_THEN_enc_k0_70_ELSE_en_ETC___d1084 =
	     (enc_round_2 == 24'd0) ? enc_k0 : enc_roundkey_2 ;
  assign IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1233 =
	     (enc_round_2 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[47:24] :
	       enc_xyReg_2[47:24] ;
  assign IF_enc_round_2_7_EQ_0_8_THEN_enc_plaintextFIFO_ETC___d1328 =
	     (enc_round_2 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[23:0] :
	       enc_xyReg_2[23:0] ;
  assign IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 =
	     ((enc_round_2 == enc_round_0) ? 2'd1 : 2'd0) +
	     ((enc_round_2 == enc_round_1) ? 2'd1 : 2'd0) ;
  assign _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 =
	     2'd1 + ((enc_round_0 == enc_round_1) ? 2'd1 : 2'd0) +
	     ((enc_round_0 == enc_round_2) ? 2'd1 : 2'd0) ;
  assign _24_MINUS_enc_alpha_2___d43 = 5'd24 - enc_alpha ;
  assign _dfoo1 =
	     x__h49461 == 24'd25 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd25 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo10 =
	     (x__h49461 == 24'd21 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo101 =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_1_75_AND_NOT_ETC___d176 ||
	     _dfoo49 ;
  assign _dfoo103 =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_0_0_AND_NOT__ETC___d41 ||
	     _dfoo51 ;
  assign _dfoo11 =
	     x__h49461 == 24'd20 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd20 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo12 =
	     (x__h49461 == 24'd20 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo13 =
	     x__h49461 == 24'd19 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd19 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo14 =
	     (x__h49461 == 24'd19 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo15 =
	     x__h49461 == 24'd18 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd18 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo16 =
	     (x__h49461 == 24'd18 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo17 =
	     x__h49461 == 24'd17 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd17 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo18 =
	     (x__h49461 == 24'd17 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo19 =
	     x__h49461 == 24'd16 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd16 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo2 =
	     (x__h49461 == 24'd25 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo20 =
	     (x__h49461 == 24'd16 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo21 =
	     x__h49461 == 24'd15 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd15 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo22 =
	     (x__h49461 == 24'd15 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo23 =
	     x__h49461 == 24'd14 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd14 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo24 =
	     (x__h49461 == 24'd14 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo25 =
	     x__h49461 == 24'd13 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd13 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo26 =
	     (x__h49461 == 24'd13 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo27 =
	     x__h49461 == 24'd12 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd12 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo28 =
	     (x__h49461 == 24'd12 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo29 =
	     x__h49461 == 24'd11 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd11 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo3 =
	     x__h49461 == 24'd24 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd24 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo30 =
	     (x__h49461 == 24'd11 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo31 =
	     x__h49461 == 24'd10 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd10 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo32 =
	     (x__h49461 == 24'd10 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo33 =
	     x__h49461 == 24'd9 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd9 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo34 =
	     (x__h49461 == 24'd9 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo35 =
	     x__h49461 == 24'd8 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd8 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo36 =
	     (x__h49461 == 24'd8 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo37 =
	     x__h49461 == 24'd7 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd7 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo38 =
	     (x__h49461 == 24'd7 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo39 =
	     x__h49461 == 24'd6 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd6 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo4 =
	     (x__h49461 == 24'd24 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo40 =
	     (x__h49461 == 24'd6 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo41 =
	     x__h49461 == 24'd5 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd5 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo42 =
	     (x__h49461 == 24'd5 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo43 =
	     x__h49461 == 24'd4 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd4 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo44 =
	     (x__h49461 == 24'd4 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo45 =
	     x__h49461 == 24'd3 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd3 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo46 =
	     (x__h49461 == 24'd3 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo47 =
	     x__h49461 == 24'd2 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd2 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo48 =
	     (x__h49461 == 24'd2 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo49 =
	     x__h49461 == 24'd1 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd1 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo5 =
	     x__h49461 == 24'd23 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd23 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo50 =
	     (x__h49461 == 24'd1 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo51 =
	     x__h49461 == 24'd0 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd0 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo52 =
	     (x__h49461 == 24'd0 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo6 =
	     (x__h49461 == 24'd23 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo7 =
	     x__h49461 == 24'd22 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd22 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo8 =
	     (x__h49461 == 24'd22 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	      2'd1) ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d635 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_4_4_THEN_IF_24_M_ETC___d1086 ;
  assign _dfoo9 =
	     x__h49461 == 24'd21 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_EQ_enc_round_0_29_THEN_1_ELSE_0_ETC___d534 ==
	     2'd1 ||
	     x__h93981 == 24'd21 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_7_EQ_enc_round_0_81_THEN_1_ELSE_ETC___d985 ==
	     2'd0 ;
  assign _dfoo99 =
	     enc_round_0_PLUS_4_8_MINUS_1_9_EQ_2_77_AND_NOT_ETC___d178 ||
	     _dfoo47 ;
  assign b__h105208 =
	     enc_beta[4] ?
	       IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d1196 :
	       IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d1228 ;
  assign b__h116057 =
	     _24_MINUS_enc_alpha_2___d43[4] ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d1293 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d1325 ;
  assign b__h126833 =
	     enc_beta[4] ?
	       IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d1390 :
	       IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d1422 ;
  assign b__h16196 =
	     enc_beta[4] ?
	       IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d290 :
	       IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d322 ;
  assign b__h27146 =
	     _24_MINUS_enc_alpha_2___d43[4] ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d389 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d421 ;
  assign b__h37931 =
	     enc_beta[4] ?
	       IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d487 :
	       IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d519 ;
  assign b__h49763 =
	     _24_MINUS_enc_alpha_2___d43[4] ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d598 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d630 ;
  assign b__h5142 =
	     _24_MINUS_enc_alpha_2___d43[4] ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d136 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d168 ;
  assign b__h60759 =
	     _24_MINUS_enc_alpha_2___d43[4] ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d748 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d780 ;
  assign b__h71535 =
	     enc_beta[4] ?
	       IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d845 :
	       IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d877 ;
  assign b__h82343 =
	     enc_beta[4] ?
	       IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d941 :
	       IF_enc_beta_25_BIT_3_27_THEN_IF_enc_beta_25_BI_ETC___d973 ;
  assign b__h94283 =
	     _24_MINUS_enc_alpha_2___d43[4] ?
	       IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d1049 :
	       IF_24_MINUS_enc_alpha_2_3_BIT_3_5_THEN_IF_24_M_ETC___d1081 ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_0_0_AND_NOT__ETC___d41 =
	     x__h4070 == 24'd0 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_10_93_AND_NO_ETC___d194 =
	     x__h4070 == 24'd10 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_11_95_AND_NO_ETC___d196 =
	     x__h4070 == 24'd11 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_12_97_AND_NO_ETC___d198 =
	     x__h4070 == 24'd12 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_13_99_AND_NO_ETC___d200 =
	     x__h4070 == 24'd13 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_14_01_AND_NO_ETC___d202 =
	     x__h4070 == 24'd14 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_15_03_AND_NO_ETC___d204 =
	     x__h4070 == 24'd15 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_16_05_AND_NO_ETC___d206 =
	     x__h4070 == 24'd16 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_17_07_AND_NO_ETC___d208 =
	     x__h4070 == 24'd17 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_18_09_AND_NO_ETC___d210 =
	     x__h4070 == 24'd18 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_19_11_AND_NO_ETC___d212 =
	     x__h4070 == 24'd19 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_1_75_AND_NOT_ETC___d176 =
	     x__h4070 == 24'd1 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_20_13_AND_NO_ETC___d214 =
	     x__h4070 == 24'd20 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_21_15_AND_NO_ETC___d216 =
	     x__h4070 == 24'd21 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_22_17_AND_NO_ETC___d218 =
	     x__h4070 == 24'd22 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_23_19_AND_NO_ETC___d220 =
	     x__h4070 == 24'd23 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_24_21_AND_NO_ETC___d222 =
	     x__h4070 == 24'd24 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_25_23_AND_NO_ETC___d224 =
	     x__h4070 == 24'd25 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_2_77_AND_NOT_ETC___d178 =
	     x__h4070 == 24'd2 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_3_79_AND_NOT_ETC___d180 =
	     x__h4070 == 24'd3 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_4_81_AND_NOT_ETC___d182 =
	     x__h4070 == 24'd4 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_5_83_AND_NOT_ETC___d184 =
	     x__h4070 == 24'd5 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_6_85_AND_NOT_ETC___d186 =
	     x__h4070 == 24'd6 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_7_87_AND_NOT_ETC___d188 =
	     x__h4070 == 24'd7 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_8_89_AND_NOT_ETC___d190 =
	     x__h4070 == 24'd8 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign enc_round_0_PLUS_4_8_MINUS_1_9_EQ_9_91_AND_NOT_ETC___d192 =
	     x__h4070 == 24'd9 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_2_THEN_1__ETC___d37 ==
	      2'd1) ;
  assign x__h4070 = enc_round_0 + 24'd4 - 24'd1 ;
  assign x__h49461 = enc_round_1 + 24'd4 - 24'd1 ;
  assign x__h93981 = enc_round_2 + 24'd4 - 24'd1 ;
  always@(enc_round_0 or
	  enc_l_0 or
	  enc_l_1 or
	  enc_l_2 or
	  enc_l_3 or
	  enc_l_4 or
	  enc_l_5 or
	  enc_l_6 or
	  enc_l_7 or
	  enc_l_8 or
	  enc_l_9 or
	  enc_l_10 or
	  enc_l_11 or
	  enc_l_12 or
	  enc_l_13 or
	  enc_l_14 or
	  enc_l_15 or
	  enc_l_16 or
	  enc_l_17 or
	  enc_l_18 or
	  enc_l_19 or
	  enc_l_20 or
	  enc_l_21 or enc_l_22 or enc_l_23 or enc_l_24 or enc_l_25)
  begin
    case (enc_round_0)
      24'd0:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_0;
      24'd1:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_1;
      24'd2:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_2;
      24'd3:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_3;
      24'd4:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_4;
      24'd5:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_5;
      24'd6:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_6;
      24'd7:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_7;
      24'd8:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_8;
      24'd9:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_9;
      24'd10:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_10;
      24'd11:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_11;
      24'd12:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_12;
      24'd13:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_13;
      24'd14:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_14;
      24'd15:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_15;
      24'd16:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_16;
      24'd17:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_17;
      24'd18:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_18;
      24'd19:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_19;
      24'd20:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_20;
      24'd21:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_21;
      24'd22:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_22;
      24'd23:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_23;
      24'd24:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_24;
      24'd25:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 = enc_l_25;
      default: SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d76 =
		   24'b101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  always@(enc_round_1 or
	  enc_l_0 or
	  enc_l_1 or
	  enc_l_2 or
	  enc_l_3 or
	  enc_l_4 or
	  enc_l_5 or
	  enc_l_6 or
	  enc_l_7 or
	  enc_l_8 or
	  enc_l_9 or
	  enc_l_10 or
	  enc_l_11 or
	  enc_l_12 or
	  enc_l_13 or
	  enc_l_14 or
	  enc_l_15 or
	  enc_l_16 or
	  enc_l_17 or
	  enc_l_18 or
	  enc_l_19 or
	  enc_l_20 or
	  enc_l_21 or enc_l_22 or enc_l_23 or enc_l_24 or enc_l_25)
  begin
    case (enc_round_1)
      24'd0:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 = enc_l_0;
      24'd1:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 = enc_l_1;
      24'd2:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 = enc_l_2;
      24'd3:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 = enc_l_3;
      24'd4:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 = enc_l_4;
      24'd5:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 = enc_l_5;
      24'd6:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 = enc_l_6;
      24'd7:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 = enc_l_7;
      24'd8:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 = enc_l_8;
      24'd9:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 = enc_l_9;
      24'd10:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_10;
      24'd11:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_11;
      24'd12:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_12;
      24'd13:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_13;
      24'd14:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_14;
      24'd15:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_15;
      24'd16:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_16;
      24'd17:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_17;
      24'd18:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_18;
      24'd19:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_19;
      24'd20:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_20;
      24'd21:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_21;
      24'd22:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_22;
      24'd23:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_23;
      24'd24:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_24;
      24'd25:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
	      enc_l_25;
      default: SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d538 =
		   24'b101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  always@(enc_round_2 or
	  enc_l_0 or
	  enc_l_1 or
	  enc_l_2 or
	  enc_l_3 or
	  enc_l_4 or
	  enc_l_5 or
	  enc_l_6 or
	  enc_l_7 or
	  enc_l_8 or
	  enc_l_9 or
	  enc_l_10 or
	  enc_l_11 or
	  enc_l_12 or
	  enc_l_13 or
	  enc_l_14 or
	  enc_l_15 or
	  enc_l_16 or
	  enc_l_17 or
	  enc_l_18 or
	  enc_l_19 or
	  enc_l_20 or
	  enc_l_21 or enc_l_22 or enc_l_23 or enc_l_24 or enc_l_25)
  begin
    case (enc_round_2)
      24'd0:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 = enc_l_0;
      24'd1:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 = enc_l_1;
      24'd2:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 = enc_l_2;
      24'd3:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 = enc_l_3;
      24'd4:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 = enc_l_4;
      24'd5:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 = enc_l_5;
      24'd6:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 = enc_l_6;
      24'd7:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 = enc_l_7;
      24'd8:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 = enc_l_8;
      24'd9:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 = enc_l_9;
      24'd10:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_10;
      24'd11:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_11;
      24'd12:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_12;
      24'd13:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_13;
      24'd14:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_14;
      24'd15:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_15;
      24'd16:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_16;
      24'd17:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_17;
      24'd18:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_18;
      24'd19:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_19;
      24'd20:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_20;
      24'd21:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_21;
      24'd22:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_22;
      24'd23:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_23;
      24'd24:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_24;
      24'd25:
	  SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
	      enc_l_25;
      default: SEL_ARR_enc_l_0_9_enc_l_1_0_enc_l_2_1_enc_l_3__ETC___d989 =
		   24'b101010101010101010101010 /* unspecified value */ ;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        enc_alpha <= `BSV_ASSIGNMENT_DELAY 5'd8;
	enc_beta <= `BSV_ASSIGNMENT_DELAY 5'd3;
	enc_k0 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_0 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_1 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_10 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_11 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_12 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_13 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_14 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_15 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_16 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_17 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_18 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_19 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_2 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_20 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_21 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_22 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_23 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_24 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_25 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_3 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_4 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_5 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_6 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_7 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_8 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_9 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_round_0 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_round_1 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_round_2 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_roundkey_0 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_roundkey_1 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_roundkey_2 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_xyReg_0 <= `BSV_ASSIGNMENT_DELAY 48'd0;
	enc_xyReg_1 <= `BSV_ASSIGNMENT_DELAY 48'd0;
	enc_xyReg_2 <= `BSV_ASSIGNMENT_DELAY 48'd0;
      end
    else
      begin
        if (enc_alpha$EN) enc_alpha <= `BSV_ASSIGNMENT_DELAY enc_alpha$D_IN;
	if (enc_beta$EN) enc_beta <= `BSV_ASSIGNMENT_DELAY enc_beta$D_IN;
	if (enc_k0$EN) enc_k0 <= `BSV_ASSIGNMENT_DELAY enc_k0$D_IN;
	if (enc_l_0$EN) enc_l_0 <= `BSV_ASSIGNMENT_DELAY enc_l_0$D_IN;
	if (enc_l_1$EN) enc_l_1 <= `BSV_ASSIGNMENT_DELAY enc_l_1$D_IN;
	if (enc_l_10$EN) enc_l_10 <= `BSV_ASSIGNMENT_DELAY enc_l_10$D_IN;
	if (enc_l_11$EN) enc_l_11 <= `BSV_ASSIGNMENT_DELAY enc_l_11$D_IN;
	if (enc_l_12$EN) enc_l_12 <= `BSV_ASSIGNMENT_DELAY enc_l_12$D_IN;
	if (enc_l_13$EN) enc_l_13 <= `BSV_ASSIGNMENT_DELAY enc_l_13$D_IN;
	if (enc_l_14$EN) enc_l_14 <= `BSV_ASSIGNMENT_DELAY enc_l_14$D_IN;
	if (enc_l_15$EN) enc_l_15 <= `BSV_ASSIGNMENT_DELAY enc_l_15$D_IN;
	if (enc_l_16$EN) enc_l_16 <= `BSV_ASSIGNMENT_DELAY enc_l_16$D_IN;
	if (enc_l_17$EN) enc_l_17 <= `BSV_ASSIGNMENT_DELAY enc_l_17$D_IN;
	if (enc_l_18$EN) enc_l_18 <= `BSV_ASSIGNMENT_DELAY enc_l_18$D_IN;
	if (enc_l_19$EN) enc_l_19 <= `BSV_ASSIGNMENT_DELAY enc_l_19$D_IN;
	if (enc_l_2$EN) enc_l_2 <= `BSV_ASSIGNMENT_DELAY enc_l_2$D_IN;
	if (enc_l_20$EN) enc_l_20 <= `BSV_ASSIGNMENT_DELAY enc_l_20$D_IN;
	if (enc_l_21$EN) enc_l_21 <= `BSV_ASSIGNMENT_DELAY enc_l_21$D_IN;
	if (enc_l_22$EN) enc_l_22 <= `BSV_ASSIGNMENT_DELAY enc_l_22$D_IN;
	if (enc_l_23$EN) enc_l_23 <= `BSV_ASSIGNMENT_DELAY enc_l_23$D_IN;
	if (enc_l_24$EN) enc_l_24 <= `BSV_ASSIGNMENT_DELAY enc_l_24$D_IN;
	if (enc_l_25$EN) enc_l_25 <= `BSV_ASSIGNMENT_DELAY enc_l_25$D_IN;
	if (enc_l_3$EN) enc_l_3 <= `BSV_ASSIGNMENT_DELAY enc_l_3$D_IN;
	if (enc_l_4$EN) enc_l_4 <= `BSV_ASSIGNMENT_DELAY enc_l_4$D_IN;
	if (enc_l_5$EN) enc_l_5 <= `BSV_ASSIGNMENT_DELAY enc_l_5$D_IN;
	if (enc_l_6$EN) enc_l_6 <= `BSV_ASSIGNMENT_DELAY enc_l_6$D_IN;
	if (enc_l_7$EN) enc_l_7 <= `BSV_ASSIGNMENT_DELAY enc_l_7$D_IN;
	if (enc_l_8$EN) enc_l_8 <= `BSV_ASSIGNMENT_DELAY enc_l_8$D_IN;
	if (enc_l_9$EN) enc_l_9 <= `BSV_ASSIGNMENT_DELAY enc_l_9$D_IN;
	if (enc_round_0$EN)
	  enc_round_0 <= `BSV_ASSIGNMENT_DELAY enc_round_0$D_IN;
	if (enc_round_1$EN)
	  enc_round_1 <= `BSV_ASSIGNMENT_DELAY enc_round_1$D_IN;
	if (enc_round_2$EN)
	  enc_round_2 <= `BSV_ASSIGNMENT_DELAY enc_round_2$D_IN;
	if (enc_roundkey_0$EN)
	  enc_roundkey_0 <= `BSV_ASSIGNMENT_DELAY enc_roundkey_0$D_IN;
	if (enc_roundkey_1$EN)
	  enc_roundkey_1 <= `BSV_ASSIGNMENT_DELAY enc_roundkey_1$D_IN;
	if (enc_roundkey_2$EN)
	  enc_roundkey_2 <= `BSV_ASSIGNMENT_DELAY enc_roundkey_2$D_IN;
	if (enc_xyReg_0$EN)
	  enc_xyReg_0 <= `BSV_ASSIGNMENT_DELAY enc_xyReg_0$D_IN;
	if (enc_xyReg_1$EN)
	  enc_xyReg_1 <= `BSV_ASSIGNMENT_DELAY enc_xyReg_1$D_IN;
	if (enc_xyReg_2$EN)
	  enc_xyReg_2 <= `BSV_ASSIGNMENT_DELAY enc_xyReg_2$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    enc_alpha = 5'h0A;
    enc_beta = 5'h0A;
    enc_k0 = 24'hAAAAAA;
    enc_l_0 = 24'hAAAAAA;
    enc_l_1 = 24'hAAAAAA;
    enc_l_10 = 24'hAAAAAA;
    enc_l_11 = 24'hAAAAAA;
    enc_l_12 = 24'hAAAAAA;
    enc_l_13 = 24'hAAAAAA;
    enc_l_14 = 24'hAAAAAA;
    enc_l_15 = 24'hAAAAAA;
    enc_l_16 = 24'hAAAAAA;
    enc_l_17 = 24'hAAAAAA;
    enc_l_18 = 24'hAAAAAA;
    enc_l_19 = 24'hAAAAAA;
    enc_l_2 = 24'hAAAAAA;
    enc_l_20 = 24'hAAAAAA;
    enc_l_21 = 24'hAAAAAA;
    enc_l_22 = 24'hAAAAAA;
    enc_l_23 = 24'hAAAAAA;
    enc_l_24 = 24'hAAAAAA;
    enc_l_25 = 24'hAAAAAA;
    enc_l_3 = 24'hAAAAAA;
    enc_l_4 = 24'hAAAAAA;
    enc_l_5 = 24'hAAAAAA;
    enc_l_6 = 24'hAAAAAA;
    enc_l_7 = 24'hAAAAAA;
    enc_l_8 = 24'hAAAAAA;
    enc_l_9 = 24'hAAAAAA;
    enc_round_0 = 24'hAAAAAA;
    enc_round_1 = 24'hAAAAAA;
    enc_round_2 = 24'hAAAAAA;
    enc_roundkey_0 = 24'hAAAAAA;
    enc_roundkey_1 = 24'hAAAAAA;
    enc_roundkey_2 = 24'hAAAAAA;
    enc_xyReg_0 = 48'hAAAAAAAAAAAA;
    enc_xyReg_1 = 48'hAAAAAAAAAAAA;
    enc_xyReg_2 = 48'hAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkSynthesizedEncrypt

