#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5cbcc9cee870 .scope module, "cpu_testbench" "cpu_testbench" 2 3;
 .timescale -9 -12;
L_0x5cbcc9d3ab30 .functor BUFZ 4, v0x5cbcc9d368c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5cbcc9d39600_0 .var "clk", 0 0;
v0x5cbcc9d396a0_0 .net "pc", 3 0, L_0x5cbcc9d3ab30;  1 drivers
v0x5cbcc9d39780_0 .var "reset", 0 0;
S_0x5cbcc9ce85d0 .scope module, "cpu" "simple_cpu" 2 12, 3 3 0, S_0x5cbcc9cee870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "pc";
L_0x732197f82138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5cbcc9d38650_0 .net/2u *"_ivl_0", 2 0, L_0x732197f82138;  1 drivers
v0x5cbcc9d38730_0 .net *"_ivl_2", 0 0, L_0x5cbcc9d3a870;  1 drivers
L_0x732197f82180 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5cbcc9d387f0_0 .net/2u *"_ivl_4", 2 0, L_0x732197f82180;  1 drivers
v0x5cbcc9d388e0_0 .net "alu_result", 7 0, v0x5cbcc9d35950_0;  1 drivers
v0x5cbcc9d389d0_0 .net "clk", 0 0, v0x5cbcc9d39600_0;  1 drivers
v0x5cbcc9d38b10_0 .net "dest", 2 0, L_0x5cbcc9d39cf0;  1 drivers
v0x5cbcc9d38bb0_0 .net "instruction", 7 0, L_0x5cbcc9d39ab0;  1 drivers
v0x5cbcc9d38ca0_0 .var "jump", 0 0;
v0x5cbcc9d38d40_0 .var "jump_addr", 3 0;
v0x5cbcc9d38de0_0 .net "opcode", 2 0, L_0x5cbcc9d39b90;  1 drivers
v0x5cbcc9d38e80_0 .net "pc", 3 0, v0x5cbcc9d368c0_0;  1 drivers
v0x5cbcc9d38f90_0 .net "reg_data1", 7 0, L_0x5cbcc9d3a430;  1 drivers
v0x5cbcc9d390a0_0 .net "reg_data2", 7 0, L_0x5cbcc9d3a760;  1 drivers
v0x5cbcc9d391b0_0 .net "reset", 0 0, v0x5cbcc9d39780_0;  1 drivers
v0x5cbcc9d39250_0 .net "src", 2 0, L_0x5cbcc9d39e30;  1 drivers
v0x5cbcc9d39340_0 .var "write_addr", 2 0;
v0x5cbcc9d39400_0 .var "write_data", 7 0;
v0x5cbcc9d394a0_0 .var "write_en", 0 0;
v0x5cbcc9d39540_0 .net "zero_flag", 0 0, v0x5cbcc9d35a30_0;  1 drivers
E_0x5cbcc9cf4b60/0 .event anyedge, v0x5cbcc9d36190_0, v0x5cbcc9d0b960_0, v0x5cbcc9d35950_0, v0x5cbcc9cf7770_0;
E_0x5cbcc9cf4b60/1 .event anyedge, v0x5cbcc9d35890_0, v0x5cbcc9d37d10_0, v0x5cbcc9d368c0_0, v0x5cbcc9d36010_0;
E_0x5cbcc9cf4b60/2 .event anyedge, v0x5cbcc9d362a0_0, v0x5cbcc9d37c30_0, v0x5cbcc9d35a30_0;
E_0x5cbcc9cf4b60 .event/or E_0x5cbcc9cf4b60/0, E_0x5cbcc9cf4b60/1, E_0x5cbcc9cf4b60/2;
L_0x5cbcc9d3a870 .cmp/eq 3, L_0x5cbcc9d39b90, L_0x732197f82138;
L_0x5cbcc9d3a9a0 .functor MUXZ 3, L_0x5cbcc9d39cf0, L_0x732197f82180, L_0x5cbcc9d3a870, C4<>;
S_0x5cbcc9cf70d0 .scope module, "ALU" "alu" 3 60, 4 3 0, S_0x5cbcc9ce85d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 8 "operand1";
    .port_info 2 /INPUT 8 "operand2";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v0x5cbcc9d0b960_0 .net "opcode", 2 0, L_0x5cbcc9d39b90;  alias, 1 drivers
v0x5cbcc9cf7770_0 .net "operand1", 7 0, L_0x5cbcc9d3a430;  alias, 1 drivers
v0x5cbcc9d35890_0 .net "operand2", 7 0, L_0x5cbcc9d3a760;  alias, 1 drivers
v0x5cbcc9d35950_0 .var "result", 7 0;
v0x5cbcc9d35a30_0 .var "zero_flag", 0 0;
E_0x5cbcc9cdf310 .event anyedge, v0x5cbcc9d0b960_0, v0x5cbcc9cf7770_0, v0x5cbcc9d35890_0, v0x5cbcc9d35950_0;
S_0x5cbcc9d35be0 .scope module, "DEC" "instruction_decoder" 3 40, 5 3 0, S_0x5cbcc9ce85d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "instruction";
    .port_info 1 /OUTPUT 3 "opcode";
    .port_info 2 /OUTPUT 3 "reg1";
    .port_info 3 /OUTPUT 3 "reg2_or_imm";
L_0x732197f82060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cbcc9d35e50_0 .net/2u *"_ivl_2", 0 0, L_0x732197f82060;  1 drivers
v0x5cbcc9d35f30_0 .net *"_ivl_5", 1 0, L_0x5cbcc9d39c50;  1 drivers
v0x5cbcc9d36010_0 .net "instruction", 7 0, L_0x5cbcc9d39ab0;  alias, 1 drivers
v0x5cbcc9d360d0_0 .net "opcode", 2 0, L_0x5cbcc9d39b90;  alias, 1 drivers
v0x5cbcc9d36190_0 .net "reg1", 2 0, L_0x5cbcc9d39cf0;  alias, 1 drivers
v0x5cbcc9d362a0_0 .net "reg2_or_imm", 2 0, L_0x5cbcc9d39e30;  alias, 1 drivers
L_0x5cbcc9d39b90 .part L_0x5cbcc9d39ab0, 5, 3;
L_0x5cbcc9d39c50 .part L_0x5cbcc9d39ab0, 3, 2;
L_0x5cbcc9d39cf0 .concat [ 2 1 0 0], L_0x5cbcc9d39c50, L_0x732197f82060;
L_0x5cbcc9d39e30 .part L_0x5cbcc9d39ab0, 0, 3;
S_0x5cbcc9d36400 .scope module, "PC" "program_counter" 3 25, 6 3 0, S_0x5cbcc9ce85d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 4 "jump_addr";
    .port_info 4 /OUTPUT 4 "pc_out";
v0x5cbcc9d36630_0 .net "clk", 0 0, v0x5cbcc9d39600_0;  alias, 1 drivers
v0x5cbcc9d36710_0 .net "jump", 0 0, v0x5cbcc9d38ca0_0;  1 drivers
v0x5cbcc9d367d0_0 .net "jump_addr", 3 0, v0x5cbcc9d38d40_0;  1 drivers
v0x5cbcc9d368c0_0 .var "pc_out", 3 0;
v0x5cbcc9d369a0_0 .net "reset", 0 0, v0x5cbcc9d39780_0;  alias, 1 drivers
E_0x5cbcc9d18a40 .event posedge, v0x5cbcc9d369a0_0, v0x5cbcc9d36630_0;
S_0x5cbcc9d36b50 .scope module, "REGFILE" "register_file" 3 48, 7 3 0, S_0x5cbcc9ce85d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 3 "write_addr";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 3 "read_addr1";
    .port_info 5 /INPUT 3 "read_addr2";
    .port_info 6 /OUTPUT 8 "read_data1";
    .port_info 7 /OUTPUT 8 "read_data2";
L_0x5cbcc9d3a430 .functor BUFZ 8, L_0x5cbcc9d3a1c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5cbcc9d3a760 .functor BUFZ 8, L_0x5cbcc9d3a4f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x732197f820a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cbcc9d36e90_0 .net *"_ivl_11", 1 0, L_0x732197f820a8;  1 drivers
v0x5cbcc9d36f90_0 .net *"_ivl_14", 7 0, L_0x5cbcc9d3a4f0;  1 drivers
v0x5cbcc9d37070_0 .net *"_ivl_16", 3 0, L_0x5cbcc9d3a5d0;  1 drivers
L_0x732197f820f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cbcc9d37130_0 .net *"_ivl_19", 1 0, L_0x732197f820f0;  1 drivers
v0x5cbcc9d37210_0 .net *"_ivl_6", 7 0, L_0x5cbcc9d3a1c0;  1 drivers
v0x5cbcc9d37340_0 .net *"_ivl_8", 3 0, L_0x5cbcc9d3a2f0;  1 drivers
v0x5cbcc9d37420_0 .net "actual_read_addr1", 1 0, L_0x5cbcc9d39ff0;  1 drivers
v0x5cbcc9d37500_0 .net "actual_read_addr2", 1 0, L_0x5cbcc9d3a090;  1 drivers
v0x5cbcc9d375e0_0 .net "actual_write_addr", 1 0, L_0x5cbcc9d39f00;  1 drivers
v0x5cbcc9d376c0_0 .net "clk", 0 0, v0x5cbcc9d39600_0;  alias, 1 drivers
v0x5cbcc9d37760_0 .net "read_addr1", 2 0, L_0x5cbcc9d3a9a0;  1 drivers
v0x5cbcc9d37820_0 .net "read_addr2", 2 0, L_0x5cbcc9d39e30;  alias, 1 drivers
v0x5cbcc9d37910_0 .net "read_data1", 7 0, L_0x5cbcc9d3a430;  alias, 1 drivers
v0x5cbcc9d379e0_0 .net "read_data2", 7 0, L_0x5cbcc9d3a760;  alias, 1 drivers
v0x5cbcc9d37ab0 .array "registers", 0 3, 7 0;
v0x5cbcc9d37b50_0 .net "write_addr", 2 0, v0x5cbcc9d39340_0;  1 drivers
v0x5cbcc9d37c30_0 .net "write_data", 7 0, v0x5cbcc9d39400_0;  1 drivers
v0x5cbcc9d37d10_0 .net "write_en", 0 0, v0x5cbcc9d394a0_0;  1 drivers
E_0x5cbcc9d18230 .event posedge, v0x5cbcc9d36630_0;
L_0x5cbcc9d39f00 .part v0x5cbcc9d39340_0, 0, 2;
L_0x5cbcc9d39ff0 .part L_0x5cbcc9d3a9a0, 0, 2;
L_0x5cbcc9d3a090 .part L_0x5cbcc9d39e30, 0, 2;
L_0x5cbcc9d3a1c0 .array/port v0x5cbcc9d37ab0, L_0x5cbcc9d3a2f0;
L_0x5cbcc9d3a2f0 .concat [ 2 2 0 0], L_0x5cbcc9d39ff0, L_0x732197f820a8;
L_0x5cbcc9d3a4f0 .array/port v0x5cbcc9d37ab0, L_0x5cbcc9d3a5d0;
L_0x5cbcc9d3a5d0 .concat [ 2 2 0 0], L_0x5cbcc9d3a090, L_0x732197f820f0;
S_0x5cbcc9d37ed0 .scope module, "ROM" "instruction_memory" 3 34, 8 3 0, S_0x5cbcc9ce85d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 8 "data";
L_0x5cbcc9d39ab0 .functor BUFZ 8, L_0x5cbcc9d398a0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5cbcc9d380d0_0 .net *"_ivl_0", 7 0, L_0x5cbcc9d398a0;  1 drivers
v0x5cbcc9d381d0_0 .net *"_ivl_2", 5 0, L_0x5cbcc9d39970;  1 drivers
L_0x732197f82018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cbcc9d382b0_0 .net *"_ivl_5", 1 0, L_0x732197f82018;  1 drivers
v0x5cbcc9d38370_0 .net "addr", 3 0, v0x5cbcc9d368c0_0;  alias, 1 drivers
v0x5cbcc9d38460_0 .net "data", 7 0, L_0x5cbcc9d39ab0;  alias, 1 drivers
v0x5cbcc9d38550 .array "memory", 15 0, 7 0;
L_0x5cbcc9d398a0 .array/port v0x5cbcc9d38550, L_0x5cbcc9d39970;
L_0x5cbcc9d39970 .concat [ 4 2 0 0], v0x5cbcc9d368c0_0, L_0x732197f82018;
    .scope S_0x5cbcc9d36400;
T_0 ;
    %wait E_0x5cbcc9d18a40;
    %load/vec4 v0x5cbcc9d369a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cbcc9d368c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5cbcc9d36710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5cbcc9d367d0_0;
    %assign/vec4 v0x5cbcc9d368c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5cbcc9d368c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5cbcc9d368c0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5cbcc9d37ed0;
T_1 ;
    %pushi/vec4 173, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cbcc9d38550, 4, 0;
    %pushi/vec4 182, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cbcc9d38550, 4, 0;
    %pushi/vec4 26, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cbcc9d38550, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x5cbcc9d36b50;
T_2 ;
    %wait E_0x5cbcc9d18230;
    %load/vec4 v0x5cbcc9d37d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5cbcc9d37c30_0;
    %load/vec4 v0x5cbcc9d375e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cbcc9d37ab0, 0, 4;
    %vpi_call 7 30 "$display", "REG WRITE: R[%0d] = %h", v0x5cbcc9d37b50_0, v0x5cbcc9d37c30_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5cbcc9cf70d0;
T_3 ;
    %wait E_0x5cbcc9cdf310;
    %load/vec4 v0x5cbcc9d0b960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5cbcc9d35950_0, 0, 8;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x5cbcc9cf7770_0;
    %load/vec4 v0x5cbcc9d35890_0;
    %add;
    %store/vec4 v0x5cbcc9d35950_0, 0, 8;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x5cbcc9cf7770_0;
    %load/vec4 v0x5cbcc9d35890_0;
    %mul;
    %store/vec4 v0x5cbcc9d35950_0, 0, 8;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x5cbcc9cf7770_0;
    %load/vec4 v0x5cbcc9d35890_0;
    %and;
    %store/vec4 v0x5cbcc9d35950_0, 0, 8;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x5cbcc9cf7770_0;
    %load/vec4 v0x5cbcc9d35890_0;
    %or;
    %store/vec4 v0x5cbcc9d35950_0, 0, 8;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x5cbcc9cf7770_0;
    %load/vec4 v0x5cbcc9d35890_0;
    %xor;
    %store/vec4 v0x5cbcc9d35950_0, 0, 8;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x5cbcc9d35890_0;
    %store/vec4 v0x5cbcc9d35950_0, 0, 8;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x5cbcc9cf7770_0;
    %load/vec4 v0x5cbcc9d35890_0;
    %sub;
    %store/vec4 v0x5cbcc9d35950_0, 0, 8;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x5cbcc9cf7770_0;
    %inv;
    %store/vec4 v0x5cbcc9d35950_0, 0, 8;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5cbcc9d35950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %store/vec4 v0x5cbcc9d35a30_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5cbcc9ce85d0;
T_4 ;
    %wait E_0x5cbcc9cf4b60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cbcc9d394a0_0, 0, 1;
    %load/vec4 v0x5cbcc9d38b10_0;
    %store/vec4 v0x5cbcc9d39340_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5cbcc9d39400_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cbcc9d38ca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5cbcc9d38d40_0, 0, 4;
    %load/vec4 v0x5cbcc9d38de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cbcc9d394a0_0, 0, 1;
    %load/vec4 v0x5cbcc9d388e0_0;
    %store/vec4 v0x5cbcc9d39400_0, 0, 8;
    %vpi_call 3 81 "$display", "ADD Executed: R1=%h, R2=%h, RESULT=%h, write_en=%b", v0x5cbcc9d38f90_0, v0x5cbcc9d390a0_0, v0x5cbcc9d388e0_0, v0x5cbcc9d394a0_0 {0 0 0};
    %vpi_call 3 82 "$display", "CPU Cycle - PC=%d, Instruction=%h, Opcode=%b, Dest=%b, Src=%b", v0x5cbcc9d38e80_0, v0x5cbcc9d38bb0_0, v0x5cbcc9d38de0_0, v0x5cbcc9d38b10_0, v0x5cbcc9d39250_0 {0 0 0};
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cbcc9d394a0_0, 0, 1;
    %load/vec4 v0x5cbcc9d388e0_0;
    %store/vec4 v0x5cbcc9d39400_0, 0, 8;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cbcc9d394a0_0, 0, 1;
    %load/vec4 v0x5cbcc9d388e0_0;
    %store/vec4 v0x5cbcc9d39400_0, 0, 8;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cbcc9d394a0_0, 0, 1;
    %load/vec4 v0x5cbcc9d388e0_0;
    %store/vec4 v0x5cbcc9d39400_0, 0, 8;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cbcc9d394a0_0, 0, 1;
    %load/vec4 v0x5cbcc9d388e0_0;
    %store/vec4 v0x5cbcc9d39400_0, 0, 8;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x5cbcc9d39250_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.9, 4;
    %load/vec4 v0x5cbcc9d38b10_0;
    %store/vec4 v0x5cbcc9d39340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cbcc9d394a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5cbcc9d39250_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %store/vec4 v0x5cbcc9d39400_0, 0, 8;
    %vpi_call 3 111 "$display", "MOV IMM: R%d = #%h", v0x5cbcc9d38b10_0, v0x5cbcc9d39400_0 {0 0 0};
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cbcc9d394a0_0, 0, 1;
    %load/vec4 v0x5cbcc9d390a0_0;
    %store/vec4 v0x5cbcc9d39400_0, 0, 8;
    %vpi_call 3 116 "$display", "MOV REG: R%d = R%d = %h", v0x5cbcc9d38b10_0, v0x5cbcc9d39250_0, v0x5cbcc9d390a0_0 {0 0 0};
T_4.10 ;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cbcc9d394a0_0, 0, 1;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cbcc9d394a0_0, 0, 1;
    %load/vec4 v0x5cbcc9d388e0_0;
    %store/vec4 v0x5cbcc9d39400_0, 0, 8;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5cbcc9d38de0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.13, 4;
    %load/vec4 v0x5cbcc9d38b10_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cbcc9d38ca0_0, 0, 1;
    %load/vec4 v0x5cbcc9d39250_0;
    %pad/u 4;
    %store/vec4 v0x5cbcc9d38d40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cbcc9d394a0_0, 0, 1;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x5cbcc9d38de0_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.16, 4;
    %load/vec4 v0x5cbcc9d38b10_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x5cbcc9d39540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cbcc9d38ca0_0, 0, 1;
    %load/vec4 v0x5cbcc9d39250_0;
    %pad/u 4;
    %store/vec4 v0x5cbcc9d38d40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cbcc9d394a0_0, 0, 1;
T_4.17 ;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x5cbcc9d38de0_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.21, 4;
    %load/vec4 v0x5cbcc9d38b10_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %load/vec4 v0x5cbcc9d39540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cbcc9d38ca0_0, 0, 1;
    %load/vec4 v0x5cbcc9d39250_0;
    %pad/u 4;
    %store/vec4 v0x5cbcc9d38d40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cbcc9d394a0_0, 0, 1;
T_4.22 ;
T_4.19 ;
T_4.15 ;
T_4.12 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5cbcc9cee870;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cbcc9d39600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cbcc9d39780_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5cbcc9cee870;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x5cbcc9d39600_0;
    %inv;
    %store/vec4 v0x5cbcc9d39600_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5cbcc9cee870;
T_7 ;
    %vpi_call 2 25 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5cbcc9cee870 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cbcc9d39780_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 35 "$display", "Final PC = %h", v0x5cbcc9d396a0_0 {0 0 0};
    %vpi_call 2 36 "$display", "R1 = %h", &A<v0x5cbcc9d37ab0, 1> {0 0 0};
    %vpi_call 2 37 "$display", "R2 = %h", &A<v0x5cbcc9d37ab0, 2> {0 0 0};
    %vpi_call 2 38 "$display", "R3 = %h", &A<v0x5cbcc9d37ab0, 3> {0 0 0};
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_testbench.v";
    "cpu.v";
    "alu.v";
    "instruction_decoder.v";
    "program_counter.v";
    "register_file.v";
    "instruction_memory.v";
