SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/write_buffer_merge.sv
TOPLEVEL        = write_buffer_merge
MODULE          = test_write_buffer_merge
PYTHONPATH      = /src
HASH            = 1-create-the-write-buffer-with-merge-logic-rtl
