WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500198 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000343 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250528 cumulative IPC: 4 (Simulation time: 00 hr 00 min 50 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250528 cumulative IPC: 4 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 9587002 heartbeat IPC: 2.18 cumulative IPC: 1.499 (Simulation time: 00 hr 01 min 07 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_29.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 13491979 heartbeat IPC: 2.561 cumulative IPC: 2.071 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 17125269 heartbeat IPC: 2.752 cumulative IPC: 2.299 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 21119795 heartbeat IPC: 2.503 cumulative IPC: 2.354 (Simulation time: 00 hr 02 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_29.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 25120874 heartbeat IPC: 2.499 cumulative IPC: 2.385 (Simulation time: 00 hr 02 min 56 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 28730733 heartbeat IPC: 2.77 cumulative IPC: 2.447 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 32440570 heartbeat IPC: 2.696 cumulative IPC: 2.482 (Simulation time: 00 hr 03 min 49 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_29.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 36669383 heartbeat IPC: 2.365 cumulative IPC: 2.466 (Simulation time: 00 hr 04 min 17 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 40276969 heartbeat IPC: 2.772 cumulative IPC: 2.498 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 43719771 heartbeat IPC: 2.905 cumulative IPC: 2.535 (Simulation time: 00 hr 05 min 10 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_29.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 40146896 cumulative IPC: 2.491 (Simulation time: 00 hr 05 min 26 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 40146896 cumulative IPC: 2.491 (Simulation time: 00 hr 05 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_29.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.491 instructions: 100000001 cycles: 40146896
CPU 0 Branch Prediction Accuracy: 95.6% MPKI: 6.932 Average ROB Occupancy at Mispredict: 44.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00761
BRANCH_INDIRECT: 3.5
BRANCH_CONDITIONAL: 3.24
BRANCH_DIRECT_CALL: 0.00679
BRANCH_INDIRECT_CALL: 0.171
BRANCH_RETURN: 0.00317

L1D TOTAL        ACCESS:   32905877 HIT:   32710010 MISS:     195867
L1D LOAD         ACCESS:   15892490 HIT:   15721645 MISS:     170845
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   17003917 HIT:   16987871 MISS:      16046
L1D TRANSLATION  ACCESS:       9470 HIT:        494 MISS:       8976
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 21.11 cycles
L1I TOTAL        ACCESS:    2012120 HIT:    1816860 MISS:     195260
L1I LOAD         ACCESS:    2012120 HIT:    1816860 MISS:     195260
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 10.9 cycles
L2C TOTAL        ACCESS:     302602 HIT:     211903 MISS:      90699
L2C LOAD         ACCESS:     265529 HIT:     185198 MISS:      80331
L2C RFO          ACCESS:       7143 HIT:       4720 MISS:       2423
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      20964 HIT:      18601 MISS:       2363
L2C TRANSLATION  ACCESS:       8966 HIT:       3384 MISS:       5582
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 41.04 cycles
LLC TOTAL        ACCESS:      95144 HIT:      81406 MISS:      13738
LLC LOAD         ACCESS:      80331 HIT:      68481 MISS:      11850
LLC RFO          ACCESS:       2423 HIT:       1978 MISS:        445
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6808 HIT:       6601 MISS:        207
LLC TRANSLATION  ACCESS:       5582 HIT:       4346 MISS:       1236
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 141.4 cycles
cpu0_DTLB TOTAL        ACCESS:   23223527 HIT:   23059248 MISS:     164279
cpu0_DTLB LOAD         ACCESS:   23223527 HIT:   23059248 MISS:     164279
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.451 cycles
cpu0_ITLB TOTAL        ACCESS:    1849801 HIT:    1830156 MISS:      19645
cpu0_ITLB LOAD         ACCESS:    1849801 HIT:    1830156 MISS:      19645
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.496 cycles
cpu0_STLB TOTAL        ACCESS:     125115 HIT:     116737 MISS:       8378
cpu0_STLB LOAD         ACCESS:     125115 HIT:     116737 MISS:       8378
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 81.51 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3930
  ROW_BUFFER_MISS:       9601
 AVG DBUS CONGESTED CYCLE: 3.753
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         11
  FULL:         64
