$date
	Sat Jul 12 22:06:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor_gate_3bit_tb $end
$var wire 3 ! y [2:0] $end
$var reg 3 " a [2:0] $end
$var reg 3 # b [2:0] $end
$var reg 3 $ c [2:0] $end
$scope module dut $end
$var wire 3 % a [2:0] $end
$var wire 3 & b [2:0] $end
$var wire 3 ' c [2:0] $end
$var wire 3 ( y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b111 !
b111 (
b100 $
b100 '
b10 #
b10 &
b1 "
b1 %
#20
b111 !
b111 (
b0 $
b0 '
b0 #
b0 &
b111 "
b111 %
#30
b0 !
b0 (
b111 $
b111 '
b10 #
b10 &
b101 "
b101 %
#40
b1 !
b1 (
b1 $
b1 '
b1 #
b1 &
b1 "
b1 %
#50
b0 !
b0 (
b11 #
b11 &
b10 "
b10 %
#60
