{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715504360015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715504360016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 02:59:19 2024 " "Processing started: Sun May 12 02:59:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715504360016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715504360016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_slave -c SPI_slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_slave -c SPI_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715504360016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715504360211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715504360211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave " "Found entity 1: SPI_slave" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715504365441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715504365441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sietesegmentos.sv 1 1 " "Found 1 design units, including 1 entities, in source file sietesegmentos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sieteSegmentos " "Found entity 1: sieteSegmentos" {  } { { "sieteSegmentos.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/sieteSegmentos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715504365442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715504365442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_tb " "Found entity 1: pwm_tb" {  } { { "pwm_tb.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/pwm_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715504365442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715504365442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715504365443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715504365443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_sd.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_sd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_SD " "Found entity 1: flipflop_SD" {  } { { "flipflop_SD.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/flipflop_SD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715504365443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715504365443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave_tb " "Found entity 1: SPI_slave_tb" {  } { { "SPI_slave_tb.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715504365444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715504365444 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bits SPI_slave.sv(64) " "Verilog HDL Implicit Net warning at SPI_slave.sv(64): created implicit net for \"Bits\"" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715504365444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_slave " "Elaborating entity \"SPI_slave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715504365461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPI_slave.sv(19) " "Verilog HDL assignment warning at SPI_slave.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715504365461 "|SPI_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_SD flipflop_SD:ff_num1bit0 " "Elaborating entity \"flipflop_SD\" for hierarchy \"flipflop_SD:ff_num1bit0\"" {  } { { "SPI_slave.sv" "ff_num1bit0" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715504365471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flipflop_SD.sv(8) " "Verilog HDL assignment warning at flipflop_SD.sv(8): truncated value with size 32 to match size of target (1)" {  } { { "flipflop_SD.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/flipflop_SD.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715504365472 "|SPI_slave|flipflop_SD:ff_led0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteSegmentos sieteSegmentos:op1 " "Elaborating entity \"sieteSegmentos\" for hierarchy \"sieteSegmentos:op1\"" {  } { { "SPI_slave.sv" "op1" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715504365472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:motor " "Elaborating entity \"pwm\" for hierarchy \"pwm:motor\"" {  } { { "SPI_slave.sv" "motor" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715504365473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pwm.sv(21) " "Verilog HDL assignment warning at pwm.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "pwm.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/pwm.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715504365473 "|SPI_slave|pwm:motor"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715504365741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "suma\[5\] GND " "Pin \"suma\[5\]\" is stuck at GND" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715504365756 "|SPI_slave|suma[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "suma\[6\] GND " "Pin \"suma\[6\]\" is stuck at GND" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715504365756 "|SPI_slave|suma[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "suma\[7\] GND " "Pin \"suma\[7\]\" is stuck at GND" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715504365756 "|SPI_slave|suma[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[1\] GND " "Pin \"display2\[1\]\" is stuck at GND" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715504365756 "|SPI_slave|display2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[2\] GND " "Pin \"display2\[2\]\" is stuck at GND" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715504365756 "|SPI_slave|display2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[6\] VCC " "Pin \"display2\[6\]\" is stuck at VCC" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715504365756 "|SPI_slave|display2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[1\] GND " "Pin \"display4\[1\]\" is stuck at GND" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715504365756 "|SPI_slave|display4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[2\] GND " "Pin \"display4\[2\]\" is stuck at GND" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715504365756 "|SPI_slave|display4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[6\] VCC " "Pin \"display4\[6\]\" is stuck at VCC" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715504365756 "|SPI_slave|display4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715504365756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715504365805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715504365997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715504365997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715504366017 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715504366017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715504366017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715504366017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715504366029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 02:59:26 2024 " "Processing ended: Sun May 12 02:59:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715504366029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715504366029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715504366029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715504366029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715504366920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715504366920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 02:59:26 2024 " "Processing started: Sun May 12 02:59:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715504366920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715504366920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPI_slave -c SPI_slave " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SPI_slave -c SPI_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715504366920 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715504366957 ""}
{ "Info" "0" "" "Project  = SPI_slave" {  } {  } 0 0 "Project  = SPI_slave" 0 0 "Fitter" 0 0 1715504366958 ""}
{ "Info" "0" "" "Revision = SPI_slave" {  } {  } 0 0 "Revision = SPI_slave" 0 0 "Fitter" 0 0 1715504366958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715504367039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715504367039 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPI_slave 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"SPI_slave\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715504367043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715504367083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715504367083 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715504367350 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715504367360 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715504367401 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 51 " "No exact pin location assignment(s) for 22 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1715504367563 ""}
