Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/FPGA-RE/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TESTBED_behav xil_defaultlib.TESTBED xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'out' [C:/Users/kevin/2023_IC_practice/3-30-testing/TESTBED.v:16]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'done' [C:/Users/kevin/2023_IC_practice/3-30-testing/TESTBED.v:17]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'out' [C:/Users/kevin/2023_IC_practice/3-30-testing/TESTBED.v:27]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'done' [C:/Users/kevin/2023_IC_practice/3-30-testing/TESTBED.v:28]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/kevin/2023_IC_practice/3-30-testing/FIR/FIR.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/kevin/2023_IC_practice/3-30-testing/FIR/FIR.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIR
Compiling module xil_defaultlib.PATTERN
Compiling module xil_defaultlib.TESTBED
Compiling module xil_defaultlib.glbl
Built simulation snapshot TESTBED_behav
