<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::MachineSchedStrategy Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1MachineSchedStrategy-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MachineSchedStrategy Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI. ">MachineSchedStrategy</a> - Interface to the scheduling algorithm used by <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a>.  
 <a href="classllvm_1_1MachineSchedStrategy.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::MachineSchedStrategy:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1MachineSchedStrategy__inherit__graph.svg" width="954" height="246"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a3d07f24fe972db3fc65bd905a95a5bdb"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3d07f24fe972db3fc65bd905a95a5bdb">~MachineSchedStrategy</a> ()=default</td></tr>
<tr class="separator:a3d07f24fe972db3fc65bd905a95a5bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ec4fd225f0e252e6dfabc03d0903bf"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">initPolicy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> NumRegionInstrs)</td></tr>
<tr class="memdesc:ae3ec4fd225f0e252e6dfabc03d0903bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optionally override the per-region scheduling policy.  <a href="#ae3ec4fd225f0e252e6dfabc03d0903bf">More...</a><br /></td></tr>
<tr class="separator:ae3ec4fd225f0e252e6dfabc03d0903bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9671665fa833900c1b7d4dafe8f7c93e"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9671665fa833900c1b7d4dafe8f7c93e">dumpPolicy</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9671665fa833900c1b7d4dafe8f7c93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ee5c4dca10fa653801aa73cf1723f84"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">shouldTrackPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0ee5c4dca10fa653801aa73cf1723f84"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if pressure tracking is needed before building the DAG and initializing this strategy.  <a href="#a0ee5c4dca10fa653801aa73cf1723f84">More...</a><br /></td></tr>
<tr class="separator:a0ee5c4dca10fa653801aa73cf1723f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f5d487c749cd8b3fe868e48b80a84d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">shouldTrackLaneMasks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af1f5d487c749cd8b3fe868e48b80a84d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if lanemasks should be tracked.  <a href="#af1f5d487c749cd8b3fe868e48b80a84d">More...</a><br /></td></tr>
<tr class="separator:af1f5d487c749cd8b3fe868e48b80a84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b216890fb3108d84248b54044fe2670"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9b216890fb3108d84248b54044fe2670">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9b216890fb3108d84248b54044fe2670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42eed718d961aaef1f3715e91e3ccaf7"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG)=0</td></tr>
<tr class="memdesc:a42eed718d961aaef1f3715e91e3ccaf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <a href="#a42eed718d961aaef1f3715e91e3ccaf7">More...</a><br /></td></tr>
<tr class="separator:a42eed718d961aaef1f3715e91e3ccaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ecebd8a29fabb301a5799dc4d034667"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">enterMBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB)</td></tr>
<tr class="memdesc:a2ecebd8a29fabb301a5799dc4d034667"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that MBB is about to be processed.  <a href="#a2ecebd8a29fabb301a5799dc4d034667">More...</a><br /></td></tr>
<tr class="separator:a2ecebd8a29fabb301a5799dc4d034667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1767939c59515562b576fc23075ef7df"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">leaveMBB</a> ()</td></tr>
<tr class="memdesc:a1767939c59515562b576fc23075ef7df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that current MBB is done.  <a href="#a1767939c59515562b576fc23075ef7df">More...</a><br /></td></tr>
<tr class="separator:a1767939c59515562b576fc23075ef7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b2f5ad8048d175fc88cbd6684ac720"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">registerRoots</a> ()</td></tr>
<tr class="memdesc:af9b2f5ad8048d175fc88cbd6684ac720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU).  <a href="#af9b2f5ad8048d175fc88cbd6684ac720">More...</a><br /></td></tr>
<tr class="separator:af9b2f5ad8048d175fc88cbd6684ac720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab4a16da4cdec2f4f4a3175834ccd4c1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode)=0</td></tr>
<tr class="memdesc:aab4a16da4cdec2f4f4a3175834ccd4c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the next node to schedule, or return NULL.  <a href="#aab4a16da4cdec2f4f4a3175834ccd4c1">More...</a><br /></td></tr>
<tr class="separator:aab4a16da4cdec2f4f4a3175834ccd4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8386beb0371134711bb85e91c5e616"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a> (<a class="el" href="classunsigned.html">unsigned</a> SubtreeID)</td></tr>
<tr class="memdesc:a3a8386beb0371134711bb85e91c5e616"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduler callback to notify that a new subtree is scheduled.  <a href="#a3a8386beb0371134711bb85e91c5e616">More...</a><br /></td></tr>
<tr class="separator:a3a8386beb0371134711bb85e91c5e616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be6a6d3b879d048d8df6ae13c7b9698"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode)=0</td></tr>
<tr class="memdesc:a3be6a6d3b879d048d8df6ae13c7b9698"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI. ">MachineSchedStrategy</a> that <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes.  <a href="#a3be6a6d3b879d048d8df6ae13c7b9698">More...</a><br /></td></tr>
<tr class="separator:a3be6a6d3b879d048d8df6ae13c7b9698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a870625307391612fc91db410cf9820b0"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)=0</td></tr>
<tr class="memdesc:a870625307391612fc91db410cf9820b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all predecessor dependencies have been resolved, free this node for top-down scheduling.  <a href="#a870625307391612fc91db410cf9820b0">More...</a><br /></td></tr>
<tr class="separator:a870625307391612fc91db410cf9820b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee56664b72ea174c22ef095dc828a0b5"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)=0</td></tr>
<tr class="memdesc:aee56664b72ea174c22ef095dc828a0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all successor dependencies have been resolved, free this node for bottom-up scheduling.  <a href="#aee56664b72ea174c22ef095dc828a0b5">More...</a><br /></td></tr>
<tr class="separator:aee56664b72ea174c22ef095dc828a0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI. ">MachineSchedStrategy</a> - Interface to the scheduling algorithm used by <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a>. </p>
<p>Initialization sequence: initPolicy -&gt; shouldTrackPressure -&gt; initialize(DAG) -&gt; registerRoots </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00197">197</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a3d07f24fe972db3fc65bd905a95a5bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d07f24fe972db3fc65bd905a95a5bdb">&#9670;&nbsp;</a></span>~MachineSchedStrategy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual llvm::MachineSchedStrategy::~MachineSchedStrategy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a9b216890fb3108d84248b54044fe2670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b216890fb3108d84248b54044fe2670">&#9670;&nbsp;</a></span>doMBBSchedRegionsTopDown()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::MachineSchedStrategy::doMBBSchedRegionsTopDown </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1SystemZPostRASchedStrategy.html#ae70b4df15c9db45746e75427d9a73975">llvm::SystemZPostRASchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00222">222</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00069">initialize()</a>.</p>

</div>
</div>
<a id="a9671665fa833900c1b7d4dafe8f7c93e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9671665fa833900c1b7d4dafe8f7c93e">&#9670;&nbsp;</a></span>dumpPolicy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::dumpPolicy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1GenericScheduler.html#a8329c2fe0a6267d1e0f94dc4aecc5892">llvm::GenericScheduler</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00208">208</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a id="a2ecebd8a29fabb301a5799dc4d034667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ecebd8a29fabb301a5799dc4d034667">&#9670;&nbsp;</a></span>enterMBB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::enterMBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tell the strategy that MBB is about to be processed. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1SystemZPostRASchedStrategy.html#abb12e569451bee60098c4608b8ca8fa5">llvm::SystemZPostRASchedStrategy</a>, and <a class="el" href="classllvm_1_1PPCPostRASchedStrategy.html#a7ec1332d9323fdd938250ab78617b9e0">llvm::PPCPostRASchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00228">228</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCMachineScheduler_8cpp_source.html#l00064">llvm::PPCPostRASchedStrategy::enterMBB()</a>, and <a class="el" href="PPCMachineScheduler_8h_source.html#l00037">llvm::PPCPostRASchedStrategy::PPCPostRASchedStrategy()</a>.</p>

</div>
</div>
<a id="a42eed718d961aaef1f3715e91e3ccaf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42eed718d961aaef1f3715e91e3ccaf7">&#9670;&nbsp;</a></span>initialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">llvm::PostGenericScheduler</a>, <a class="el" href="classllvm_1_1GenericScheduler.html#aa8cddd2ea015f8177a8395035f87e332">llvm::GenericScheduler</a>, <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aef655ef720977fd68fbd4bf24b5ab3d8">llvm::ConvergingVLIWScheduler</a>, <a class="el" href="classllvm_1_1SystemZPostRASchedStrategy.html#aa527afd01941aa018dbb3edbad50e770">llvm::SystemZPostRASchedStrategy</a>, <a class="el" href="classllvm_1_1R600SchedStrategy.html#a2c1760a96cdc9e6f584b99740060fcee">llvm::R600SchedStrategy</a>, <a class="el" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html#ab4705169ee49b9402c3dcf983eaf124f">llvm::GCNMaxOccupancySchedStrategy</a>, and <a class="el" href="classllvm_1_1PPCPostRASchedStrategy.html#af00cbef0e1f01812d6b3ba8a3a05cddd">llvm::PPCPostRASchedStrategy</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l03455">llvm::createGenericSchedPostRA()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l03569">createILPMinScheduler()</a>.</p>

</div>
</div>
<a id="ae3ec4fd225f0e252e6dfabc03d0903bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ec4fd225f0e252e6dfabc03d0903bf">&#9670;&nbsp;</a></span>initPolicy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::initPolicy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>Begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumRegionInstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optionally override the per-region scheduling policy. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf">llvm::PostGenericScheduler</a>, <a class="el" href="classllvm_1_1GenericScheduler.html#ac8e2225e71c3b7d40575a2ab9bfffc78">llvm::GenericScheduler</a>, and <a class="el" href="classllvm_1_1SystemZPostRASchedStrategy.html#a7a6e91fbf92378734b0dd9f1523bff19">llvm::SystemZPostRASchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00204">204</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a id="a1767939c59515562b576fc23075ef7df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1767939c59515562b576fc23075ef7df">&#9670;&nbsp;</a></span>leaveMBB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::leaveMBB </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tell the strategy that current MBB is done. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1SystemZPostRASchedStrategy.html#a183188c809d901aa875645e4398eb1f9">llvm::SystemZPostRASchedStrategy</a>, and <a class="el" href="classllvm_1_1PPCPostRASchedStrategy.html#ac49589043856dffa0c7870bc64b458ec">llvm::PPCPostRASchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00231">231</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCMachineScheduler_8cpp_source.html#l00069">llvm::PPCPostRASchedStrategy::leaveMBB()</a>, and <a class="el" href="PPCMachineScheduler_8h_source.html#l00037">llvm::PPCPostRASchedStrategy::PPCPostRASchedStrategy()</a>.</p>

</div>
</div>
<a id="aab4a16da4cdec2f4f4a3175834ccd4c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab4a16da4cdec2f4f4a3175834ccd4c1">&#9670;&nbsp;</a></span>pickNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* llvm::MachineSchedStrategy::pickNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the next node to schedule, or return NULL. </p>
<p>Set IsTopNode to true to schedule the node at the top of the unscheduled region. Otherwise it will be scheduled at the bottom. </p>

<p>Implemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">llvm::PostGenericScheduler</a>, <a class="el" href="classllvm_1_1GenericScheduler.html#ad4cc558b6cbcc4e9cea5df915c197e14">llvm::GenericScheduler</a>, <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e">llvm::ConvergingVLIWScheduler</a>, <a class="el" href="classllvm_1_1SystemZPostRASchedStrategy.html#a0e0a14434477222a57a6e5e09b1f0f2f">llvm::SystemZPostRASchedStrategy</a>, <a class="el" href="classllvm_1_1R600SchedStrategy.html#a3351536ef89bb6fe156f754d2ee7c24c">llvm::R600SchedStrategy</a>, <a class="el" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html#a69e5636191029ffa84bae3ca25569181">llvm::GCNMaxOccupancySchedStrategy</a>, and <a class="el" href="classllvm_1_1PPCPostRASchedStrategy.html#a380e7f12bac02fcc58704de354b838dd">llvm::PPCPostRASchedStrategy</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l03455">llvm::createGenericSchedPostRA()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l03569">createILPMinScheduler()</a>.</p>

</div>
</div>
<a id="af9b2f5ad8048d175fc88cbd6684ac720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9b2f5ad8048d175fc88cbd6684ac720">&#9670;&nbsp;</a></span>registerRoots()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::registerRoots </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU). </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#aee5ca47cbb46d1237ce496179411b03e">llvm::PostGenericScheduler</a>, and <a class="el" href="classllvm_1_1GenericScheduler.html#ac047246e76df6b86564a6b62c2403aef">llvm::GenericScheduler</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00235">235</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l03455">llvm::createGenericSchedPostRA()</a>.</p>

</div>
</div>
<a id="aee56664b72ea174c22ef095dc828a0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee56664b72ea174c22ef095dc828a0b5">&#9670;&nbsp;</a></span>releaseBottomNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::releaseBottomNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6">llvm::PostGenericScheduler</a>, <a class="el" href="classllvm_1_1GenericScheduler.html#a779430fb54fa19f8bf9d94d1618bf7f5">llvm::GenericScheduler</a>, <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a241c866b4c0500ad383acfd1d87d3983">llvm::ConvergingVLIWScheduler</a>, <a class="el" href="classllvm_1_1SystemZPostRASchedStrategy.html#a199a79c029d6fc9c4b1f338083539bd1">llvm::SystemZPostRASchedStrategy</a>, and <a class="el" href="classllvm_1_1R600SchedStrategy.html#a4ae49efe3ba813f5cb7a746245b9b0e1">llvm::R600SchedStrategy</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l03455">llvm::createGenericSchedPostRA()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l03569">createILPMinScheduler()</a>.</p>

</div>
</div>
<a id="a870625307391612fc91db410cf9820b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a870625307391612fc91db410cf9820b0">&#9670;&nbsp;</a></span>releaseTopNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::releaseTopNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2">llvm::PostGenericScheduler</a>, <a class="el" href="classllvm_1_1GenericScheduler.html#acc4369e500d02fac8e313e69947b2611">llvm::GenericScheduler</a>, <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ad8c1e5b05c8d75032ef68b1282aef2b2">llvm::ConvergingVLIWScheduler</a>, <a class="el" href="classllvm_1_1SystemZPostRASchedStrategy.html#afe13e1e8b6cdaa6f0cd3a91d16a302f8">llvm::SystemZPostRASchedStrategy</a>, and <a class="el" href="classllvm_1_1R600SchedStrategy.html#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60">llvm::R600SchedStrategy</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l03455">llvm::createGenericSchedPostRA()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l03569">createILPMinScheduler()</a>.</p>

</div>
</div>
<a id="a3be6a6d3b879d048d8df6ae13c7b9698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be6a6d3b879d048d8df6ae13c7b9698">&#9670;&nbsp;</a></span>schedNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::schedNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Notify <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI. ">MachineSchedStrategy</a> that <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes. </p>

<p>Implemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#a19c13266ab002ad2ce608573c4d2c98e">llvm::PostGenericScheduler</a>, <a class="el" href="classllvm_1_1GenericScheduler.html#adf574ab3455d7292bed998d8ba50bfeb">llvm::GenericScheduler</a>, <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ab76f5e165cdf261f940b854e739a789b">llvm::ConvergingVLIWScheduler</a>, <a class="el" href="classllvm_1_1SystemZPostRASchedStrategy.html#a9ee4cac33c533fe9bc0b5b0147475c38">llvm::SystemZPostRASchedStrategy</a>, and <a class="el" href="classllvm_1_1R600SchedStrategy.html#abe1c22281512c39286cbb9bca97ae7b8">llvm::R600SchedStrategy</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l03455">llvm::createGenericSchedPostRA()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l03569">createILPMinScheduler()</a>.</p>

</div>
</div>
<a id="a3a8386beb0371134711bb85e91c5e616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8386beb0371134711bb85e91c5e616">&#9670;&nbsp;</a></span>scheduleTree()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::scheduleTree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubtreeID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Scheduler callback to notify that a new subtree is scheduled. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55">llvm::PostGenericScheduler</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00243">243</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l03455">llvm::createGenericSchedPostRA()</a>.</p>

</div>
</div>
<a id="af1f5d487c749cd8b3fe868e48b80a84d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1f5d487c749cd8b3fe868e48b80a84d">&#9670;&nbsp;</a></span>shouldTrackLaneMasks()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::MachineSchedStrategy::shouldTrackLaneMasks </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if lanemasks should be tracked. </p>
<p>LaneMask tracking is necessary to reorder independent subregister defs for the same vreg. This has to be enabled in combination with <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84" title="Check if pressure tracking is needed before building the DAG and initializing this strategy...">shouldTrackPressure()</a>. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1GenericScheduler.html#ada10b0f311c10e4c89f7449fdd38b965">llvm::GenericScheduler</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00217">217</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a id="a0ee5c4dca10fa653801aa73cf1723f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ee5c4dca10fa653801aa73cf1723f84">&#9670;&nbsp;</a></span>shouldTrackPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::MachineSchedStrategy::shouldTrackPressure </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if pressure tracking is needed before building the DAG and initializing this strategy. </p>
<p>Called after initPolicy. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013">llvm::PostGenericScheduler</a>, <a class="el" href="classllvm_1_1GenericScheduler.html#ab1ad1eb71432f2b381687717ced8b052">llvm::GenericScheduler</a>, and <a class="el" href="classllvm_1_1SystemZPostRASchedStrategy.html#a00ffe74116346e7953817c0dcc730cad">llvm::SystemZPostRASchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00212">212</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a></li>
<li>lib/CodeGen/<a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:21:04 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
