
2023H_v5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066d8  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00015598  080068b0  080068b0  000078b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801be48  0801be48  00022980  2**0
                  CONTENTS
  4 .ARM          00000008  0801be48  0801be48  0001ce48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801be50  0801be50  00022980  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801be50  0801be50  0001ce50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801be54  0801be54  0001ce54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00005980  20000000  0801be58  0001d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001328  20005980  080217d8  00022980  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20006ca8  080217d8  00022ca8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00022980  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e04e  00000000  00000000  000229b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000050eb  00000000  00000000  000509fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00010263  00000000  00000000  00055ae9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014b0  00000000  00000000  00065d4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001d9b  00000000  00000000  000671fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000207cd  00000000  00000000  00068f97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00008b74  00000000  00000000  00089764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  000922d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f30  00000000  00000000  00092394  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000020cb  00000000  00000000  000962c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000060  00000000  00000000  0009838f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20005980 	.word	0x20005980
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08006898 	.word	0x08006898

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20005984 	.word	0x20005984
 8000214:	08006898 	.word	0x08006898

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2iz>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000af8:	d215      	bcs.n	8000b26 <__aeabi_d2iz+0x36>
 8000afa:	d511      	bpl.n	8000b20 <__aeabi_d2iz+0x30>
 8000afc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d912      	bls.n	8000b2c <__aeabi_d2iz+0x3c>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b16:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1a:	bf18      	it	ne
 8000b1c:	4240      	negne	r0, r0
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d105      	bne.n	8000b38 <__aeabi_d2iz+0x48>
 8000b2c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	bf08      	it	eq
 8000b32:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_d2uiz>:
 8000b40:	004a      	lsls	r2, r1, #1
 8000b42:	d211      	bcs.n	8000b68 <__aeabi_d2uiz+0x28>
 8000b44:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b48:	d211      	bcs.n	8000b6e <__aeabi_d2uiz+0x2e>
 8000b4a:	d50d      	bpl.n	8000b68 <__aeabi_d2uiz+0x28>
 8000b4c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b50:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b54:	d40e      	bmi.n	8000b74 <__aeabi_d2uiz+0x34>
 8000b56:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b5e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	4770      	bx	lr
 8000b68:	f04f 0000 	mov.w	r0, #0
 8000b6c:	4770      	bx	lr
 8000b6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_d2uiz+0x3a>
 8000b74:	f04f 30ff 	mov.w	r0, #4294967295
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0000 	mov.w	r0, #0
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2f>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b88:	bf24      	itt	cs
 8000b8a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b8e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b92:	d90d      	bls.n	8000bb0 <__aeabi_d2f+0x30>
 8000b94:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b98:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b9c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ba0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ba4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba8:	bf08      	it	eq
 8000baa:	f020 0001 	biceq.w	r0, r0, #1
 8000bae:	4770      	bx	lr
 8000bb0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bb4:	d121      	bne.n	8000bfa <__aeabi_d2f+0x7a>
 8000bb6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bba:	bfbc      	itt	lt
 8000bbc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bc0:	4770      	bxlt	lr
 8000bc2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bc6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bca:	f1c2 0218 	rsb	r2, r2, #24
 8000bce:	f1c2 0c20 	rsb	ip, r2, #32
 8000bd2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bda:	bf18      	it	ne
 8000bdc:	f040 0001 	orrne.w	r0, r0, #1
 8000be0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bec:	ea40 000c 	orr.w	r0, r0, ip
 8000bf0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf8:	e7cc      	b.n	8000b94 <__aeabi_d2f+0x14>
 8000bfa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfe:	d107      	bne.n	8000c10 <__aeabi_d2f+0x90>
 8000c00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c04:	bf1e      	ittt	ne
 8000c06:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c0a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c0e:	4770      	bxne	lr
 8000c10:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c14:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c18:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop

08000c20 <__aeabi_uldivmod>:
 8000c20:	b953      	cbnz	r3, 8000c38 <__aeabi_uldivmod+0x18>
 8000c22:	b94a      	cbnz	r2, 8000c38 <__aeabi_uldivmod+0x18>
 8000c24:	2900      	cmp	r1, #0
 8000c26:	bf08      	it	eq
 8000c28:	2800      	cmpeq	r0, #0
 8000c2a:	bf1c      	itt	ne
 8000c2c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c30:	f04f 30ff 	movne.w	r0, #4294967295
 8000c34:	f000 b96a 	b.w	8000f0c <__aeabi_idiv0>
 8000c38:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c3c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c40:	f000 f806 	bl	8000c50 <__udivmoddi4>
 8000c44:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c4c:	b004      	add	sp, #16
 8000c4e:	4770      	bx	lr

08000c50 <__udivmoddi4>:
 8000c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c54:	9d08      	ldr	r5, [sp, #32]
 8000c56:	460c      	mov	r4, r1
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d14e      	bne.n	8000cfa <__udivmoddi4+0xaa>
 8000c5c:	4694      	mov	ip, r2
 8000c5e:	458c      	cmp	ip, r1
 8000c60:	4686      	mov	lr, r0
 8000c62:	fab2 f282 	clz	r2, r2
 8000c66:	d962      	bls.n	8000d2e <__udivmoddi4+0xde>
 8000c68:	b14a      	cbz	r2, 8000c7e <__udivmoddi4+0x2e>
 8000c6a:	f1c2 0320 	rsb	r3, r2, #32
 8000c6e:	4091      	lsls	r1, r2
 8000c70:	fa20 f303 	lsr.w	r3, r0, r3
 8000c74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c78:	4319      	orrs	r1, r3
 8000c7a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c82:	fa1f f68c 	uxth.w	r6, ip
 8000c86:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c8a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c8e:	fb07 1114 	mls	r1, r7, r4, r1
 8000c92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c96:	fb04 f106 	mul.w	r1, r4, r6
 8000c9a:	4299      	cmp	r1, r3
 8000c9c:	d90a      	bls.n	8000cb4 <__udivmoddi4+0x64>
 8000c9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000ca2:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ca6:	f080 8112 	bcs.w	8000ece <__udivmoddi4+0x27e>
 8000caa:	4299      	cmp	r1, r3
 8000cac:	f240 810f 	bls.w	8000ece <__udivmoddi4+0x27e>
 8000cb0:	3c02      	subs	r4, #2
 8000cb2:	4463      	add	r3, ip
 8000cb4:	1a59      	subs	r1, r3, r1
 8000cb6:	fa1f f38e 	uxth.w	r3, lr
 8000cba:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cbe:	fb07 1110 	mls	r1, r7, r0, r1
 8000cc2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cc6:	fb00 f606 	mul.w	r6, r0, r6
 8000cca:	429e      	cmp	r6, r3
 8000ccc:	d90a      	bls.n	8000ce4 <__udivmoddi4+0x94>
 8000cce:	eb1c 0303 	adds.w	r3, ip, r3
 8000cd2:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cd6:	f080 80fc 	bcs.w	8000ed2 <__udivmoddi4+0x282>
 8000cda:	429e      	cmp	r6, r3
 8000cdc:	f240 80f9 	bls.w	8000ed2 <__udivmoddi4+0x282>
 8000ce0:	4463      	add	r3, ip
 8000ce2:	3802      	subs	r0, #2
 8000ce4:	1b9b      	subs	r3, r3, r6
 8000ce6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cea:	2100      	movs	r1, #0
 8000cec:	b11d      	cbz	r5, 8000cf6 <__udivmoddi4+0xa6>
 8000cee:	40d3      	lsrs	r3, r2
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfa:	428b      	cmp	r3, r1
 8000cfc:	d905      	bls.n	8000d0a <__udivmoddi4+0xba>
 8000cfe:	b10d      	cbz	r5, 8000d04 <__udivmoddi4+0xb4>
 8000d00:	e9c5 0100 	strd	r0, r1, [r5]
 8000d04:	2100      	movs	r1, #0
 8000d06:	4608      	mov	r0, r1
 8000d08:	e7f5      	b.n	8000cf6 <__udivmoddi4+0xa6>
 8000d0a:	fab3 f183 	clz	r1, r3
 8000d0e:	2900      	cmp	r1, #0
 8000d10:	d146      	bne.n	8000da0 <__udivmoddi4+0x150>
 8000d12:	42a3      	cmp	r3, r4
 8000d14:	d302      	bcc.n	8000d1c <__udivmoddi4+0xcc>
 8000d16:	4290      	cmp	r0, r2
 8000d18:	f0c0 80f0 	bcc.w	8000efc <__udivmoddi4+0x2ac>
 8000d1c:	1a86      	subs	r6, r0, r2
 8000d1e:	eb64 0303 	sbc.w	r3, r4, r3
 8000d22:	2001      	movs	r0, #1
 8000d24:	2d00      	cmp	r5, #0
 8000d26:	d0e6      	beq.n	8000cf6 <__udivmoddi4+0xa6>
 8000d28:	e9c5 6300 	strd	r6, r3, [r5]
 8000d2c:	e7e3      	b.n	8000cf6 <__udivmoddi4+0xa6>
 8000d2e:	2a00      	cmp	r2, #0
 8000d30:	f040 8090 	bne.w	8000e54 <__udivmoddi4+0x204>
 8000d34:	eba1 040c 	sub.w	r4, r1, ip
 8000d38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d3c:	fa1f f78c 	uxth.w	r7, ip
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d46:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d4a:	fb08 4416 	mls	r4, r8, r6, r4
 8000d4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d52:	fb07 f006 	mul.w	r0, r7, r6
 8000d56:	4298      	cmp	r0, r3
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x11c>
 8000d5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x11a>
 8000d64:	4298      	cmp	r0, r3
 8000d66:	f200 80cd 	bhi.w	8000f04 <__udivmoddi4+0x2b4>
 8000d6a:	4626      	mov	r6, r4
 8000d6c:	1a1c      	subs	r4, r3, r0
 8000d6e:	fa1f f38e 	uxth.w	r3, lr
 8000d72:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d76:	fb08 4410 	mls	r4, r8, r0, r4
 8000d7a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7e:	fb00 f707 	mul.w	r7, r0, r7
 8000d82:	429f      	cmp	r7, r3
 8000d84:	d908      	bls.n	8000d98 <__udivmoddi4+0x148>
 8000d86:	eb1c 0303 	adds.w	r3, ip, r3
 8000d8a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d8e:	d202      	bcs.n	8000d96 <__udivmoddi4+0x146>
 8000d90:	429f      	cmp	r7, r3
 8000d92:	f200 80b0 	bhi.w	8000ef6 <__udivmoddi4+0x2a6>
 8000d96:	4620      	mov	r0, r4
 8000d98:	1bdb      	subs	r3, r3, r7
 8000d9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d9e:	e7a5      	b.n	8000cec <__udivmoddi4+0x9c>
 8000da0:	f1c1 0620 	rsb	r6, r1, #32
 8000da4:	408b      	lsls	r3, r1
 8000da6:	fa22 f706 	lsr.w	r7, r2, r6
 8000daa:	431f      	orrs	r7, r3
 8000dac:	fa20 fc06 	lsr.w	ip, r0, r6
 8000db0:	fa04 f301 	lsl.w	r3, r4, r1
 8000db4:	ea43 030c 	orr.w	r3, r3, ip
 8000db8:	40f4      	lsrs	r4, r6
 8000dba:	fa00 f801 	lsl.w	r8, r0, r1
 8000dbe:	0c38      	lsrs	r0, r7, #16
 8000dc0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dc4:	fbb4 fef0 	udiv	lr, r4, r0
 8000dc8:	fa1f fc87 	uxth.w	ip, r7
 8000dcc:	fb00 441e 	mls	r4, r0, lr, r4
 8000dd0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd4:	fb0e f90c 	mul.w	r9, lr, ip
 8000dd8:	45a1      	cmp	r9, r4
 8000dda:	fa02 f201 	lsl.w	r2, r2, r1
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x1a6>
 8000de0:	193c      	adds	r4, r7, r4
 8000de2:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000de6:	f080 8084 	bcs.w	8000ef2 <__udivmoddi4+0x2a2>
 8000dea:	45a1      	cmp	r9, r4
 8000dec:	f240 8081 	bls.w	8000ef2 <__udivmoddi4+0x2a2>
 8000df0:	f1ae 0e02 	sub.w	lr, lr, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	eba4 0409 	sub.w	r4, r4, r9
 8000dfa:	fa1f f983 	uxth.w	r9, r3
 8000dfe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e02:	fb00 4413 	mls	r4, r0, r3, r4
 8000e06:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x1d2>
 8000e12:	193c      	adds	r4, r7, r4
 8000e14:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e18:	d267      	bcs.n	8000eea <__udivmoddi4+0x29a>
 8000e1a:	45a4      	cmp	ip, r4
 8000e1c:	d965      	bls.n	8000eea <__udivmoddi4+0x29a>
 8000e1e:	3b02      	subs	r3, #2
 8000e20:	443c      	add	r4, r7
 8000e22:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e26:	fba0 9302 	umull	r9, r3, r0, r2
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	429c      	cmp	r4, r3
 8000e30:	46ce      	mov	lr, r9
 8000e32:	469c      	mov	ip, r3
 8000e34:	d351      	bcc.n	8000eda <__udivmoddi4+0x28a>
 8000e36:	d04e      	beq.n	8000ed6 <__udivmoddi4+0x286>
 8000e38:	b155      	cbz	r5, 8000e50 <__udivmoddi4+0x200>
 8000e3a:	ebb8 030e 	subs.w	r3, r8, lr
 8000e3e:	eb64 040c 	sbc.w	r4, r4, ip
 8000e42:	fa04 f606 	lsl.w	r6, r4, r6
 8000e46:	40cb      	lsrs	r3, r1
 8000e48:	431e      	orrs	r6, r3
 8000e4a:	40cc      	lsrs	r4, r1
 8000e4c:	e9c5 6400 	strd	r6, r4, [r5]
 8000e50:	2100      	movs	r1, #0
 8000e52:	e750      	b.n	8000cf6 <__udivmoddi4+0xa6>
 8000e54:	f1c2 0320 	rsb	r3, r2, #32
 8000e58:	fa20 f103 	lsr.w	r1, r0, r3
 8000e5c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e60:	fa24 f303 	lsr.w	r3, r4, r3
 8000e64:	4094      	lsls	r4, r2
 8000e66:	430c      	orrs	r4, r1
 8000e68:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e6c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e70:	fa1f f78c 	uxth.w	r7, ip
 8000e74:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e78:	fb08 3110 	mls	r1, r8, r0, r3
 8000e7c:	0c23      	lsrs	r3, r4, #16
 8000e7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e82:	fb00 f107 	mul.w	r1, r0, r7
 8000e86:	4299      	cmp	r1, r3
 8000e88:	d908      	bls.n	8000e9c <__udivmoddi4+0x24c>
 8000e8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e8e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e92:	d22c      	bcs.n	8000eee <__udivmoddi4+0x29e>
 8000e94:	4299      	cmp	r1, r3
 8000e96:	d92a      	bls.n	8000eee <__udivmoddi4+0x29e>
 8000e98:	3802      	subs	r0, #2
 8000e9a:	4463      	add	r3, ip
 8000e9c:	1a5b      	subs	r3, r3, r1
 8000e9e:	b2a4      	uxth	r4, r4
 8000ea0:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ea4:	fb08 3311 	mls	r3, r8, r1, r3
 8000ea8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000eac:	fb01 f307 	mul.w	r3, r1, r7
 8000eb0:	42a3      	cmp	r3, r4
 8000eb2:	d908      	bls.n	8000ec6 <__udivmoddi4+0x276>
 8000eb4:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb8:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ebc:	d213      	bcs.n	8000ee6 <__udivmoddi4+0x296>
 8000ebe:	42a3      	cmp	r3, r4
 8000ec0:	d911      	bls.n	8000ee6 <__udivmoddi4+0x296>
 8000ec2:	3902      	subs	r1, #2
 8000ec4:	4464      	add	r4, ip
 8000ec6:	1ae4      	subs	r4, r4, r3
 8000ec8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ecc:	e739      	b.n	8000d42 <__udivmoddi4+0xf2>
 8000ece:	4604      	mov	r4, r0
 8000ed0:	e6f0      	b.n	8000cb4 <__udivmoddi4+0x64>
 8000ed2:	4608      	mov	r0, r1
 8000ed4:	e706      	b.n	8000ce4 <__udivmoddi4+0x94>
 8000ed6:	45c8      	cmp	r8, r9
 8000ed8:	d2ae      	bcs.n	8000e38 <__udivmoddi4+0x1e8>
 8000eda:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ede:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ee2:	3801      	subs	r0, #1
 8000ee4:	e7a8      	b.n	8000e38 <__udivmoddi4+0x1e8>
 8000ee6:	4631      	mov	r1, r6
 8000ee8:	e7ed      	b.n	8000ec6 <__udivmoddi4+0x276>
 8000eea:	4603      	mov	r3, r0
 8000eec:	e799      	b.n	8000e22 <__udivmoddi4+0x1d2>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e7d4      	b.n	8000e9c <__udivmoddi4+0x24c>
 8000ef2:	46d6      	mov	lr, sl
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1a6>
 8000ef6:	4463      	add	r3, ip
 8000ef8:	3802      	subs	r0, #2
 8000efa:	e74d      	b.n	8000d98 <__udivmoddi4+0x148>
 8000efc:	4606      	mov	r6, r0
 8000efe:	4623      	mov	r3, r4
 8000f00:	4608      	mov	r0, r1
 8000f02:	e70f      	b.n	8000d24 <__udivmoddi4+0xd4>
 8000f04:	3e02      	subs	r6, #2
 8000f06:	4463      	add	r3, ip
 8000f08:	e730      	b.n	8000d6c <__udivmoddi4+0x11c>
 8000f0a:	bf00      	nop

08000f0c <__aeabi_idiv0>:
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop

08000f10 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f10:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f12:	2400      	movs	r4, #0
{
 8000f14:	b08c      	sub	sp, #48	@ 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f16:	2220      	movs	r2, #32
 8000f18:	4621      	mov	r1, r4
 8000f1a:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8000f1c:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8000f20:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f22:	f005 f907 	bl	8006134 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f26:	4821      	ldr	r0, [pc, #132]	@ (8000fac <MX_ADC1_Init+0x9c>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f28:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f2c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8000f30:	e9c0 2300 	strd	r2, r3, [r0]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.GainCompensation = 0;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f34:	2204      	movs	r2, #4
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
 8000f36:	2301      	movs	r3, #1
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f38:	6182      	str	r2, [r0, #24]
  hadc1.Init.NbrOfConversion = 1;
 8000f3a:	6203      	str	r3, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000f3c:	f44f 6290 	mov.w	r2, #1152	@ 0x480
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f44:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f48:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f4c:	e9c0 230b 	strd	r2, r3, [r0, #44]	@ 0x2c
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f50:	8384      	strh	r4, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f52:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f56:	f880 4038 	strb.w	r4, [r0, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f5a:	63c4      	str	r4, [r0, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000f5c:	f880 4040 	strb.w	r4, [r0, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f60:	f001 fa22 	bl	80023a8 <HAL_ADC_Init>
 8000f64:	b9c0      	cbnz	r0, 8000f98 <MX_ADC1_Init+0x88>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f66:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f68:	4810      	ldr	r0, [pc, #64]	@ (8000fac <MX_ADC1_Init+0x9c>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f6a:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f6c:	a901      	add	r1, sp, #4
 8000f6e:	f001 fef9 	bl	8002d64 <HAL_ADCEx_MultiModeConfigChannel>
 8000f72:	b9c0      	cbnz	r0, 8000fa6 <MX_ADC1_Init+0x96>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f74:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb0 <MX_ADC1_Init+0xa0>)
 8000f76:	9204      	str	r2, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f78:	227f      	movs	r2, #127	@ 0x7f
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f7a:	2300      	movs	r3, #0
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f7c:	2406      	movs	r4, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f7e:	9207      	str	r2, [sp, #28]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f80:	480a      	ldr	r0, [pc, #40]	@ (8000fac <MX_ADC1_Init+0x9c>)
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f82:	2204      	movs	r2, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f84:	a904      	add	r1, sp, #16
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f86:	e9cd 4305 	strd	r4, r3, [sp, #20]
  sConfig.Offset = 0;
 8000f8a:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f8e:	f001 fb77 	bl	8002680 <HAL_ADC_ConfigChannel>
 8000f92:	b920      	cbnz	r0, 8000f9e <MX_ADC1_Init+0x8e>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f94:	b00c      	add	sp, #48	@ 0x30
 8000f96:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000f98:	f000 ffca 	bl	8001f30 <Error_Handler>
 8000f9c:	e7e3      	b.n	8000f66 <MX_ADC1_Init+0x56>
    Error_Handler();
 8000f9e:	f000 ffc7 	bl	8001f30 <Error_Handler>
}
 8000fa2:	b00c      	add	sp, #48	@ 0x30
 8000fa4:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000fa6:	f000 ffc3 	bl	8001f30 <Error_Handler>
 8000faa:	e7e3      	b.n	8000f74 <MX_ADC1_Init+0x64>
 8000fac:	200059fc 	.word	0x200059fc
 8000fb0:	04300002 	.word	0x04300002

08000fb4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fb4:	b570      	push	{r4, r5, r6, lr}
 8000fb6:	4604      	mov	r4, r0
 8000fb8:	b09c      	sub	sp, #112	@ 0x70

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fba:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fbc:	2254      	movs	r2, #84	@ 0x54
 8000fbe:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc0:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8000fc4:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8000fc8:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fca:	f005 f8b3 	bl	8006134 <memset>
  if(adcHandle->Instance==ADC1)
 8000fce:	6823      	ldr	r3, [r4, #0]
 8000fd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fd4:	d001      	beq.n	8000fda <HAL_ADC_MspInit+0x26>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fd6:	b01c      	add	sp, #112	@ 0x70
 8000fd8:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000fda:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000fde:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fe2:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000fe4:	9207      	str	r2, [sp, #28]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000fe6:	9318      	str	r3, [sp, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fe8:	f003 f854 	bl	8004094 <HAL_RCCEx_PeriphCLKConfig>
 8000fec:	2800      	cmp	r0, #0
 8000fee:	d138      	bne.n	8001062 <HAL_ADC_MspInit+0xae>
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000ff0:	4b1f      	ldr	r3, [pc, #124]	@ (8001070 <HAL_ADC_MspInit+0xbc>)
    hdma_adc1.Instance = DMA1_Channel1;
 8000ff2:	4d20      	ldr	r5, [pc, #128]	@ (8001074 <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000ff4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ff6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000ffa:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000ffc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ffe:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001002:	9200      	str	r2, [sp, #0]
 8001004:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001006:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001008:	f042 0201 	orr.w	r2, r2, #1
 800100c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800100e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001018:	2201      	movs	r2, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800101e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001020:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001022:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001028:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800102a:	f002 faf1 	bl	8003610 <HAL_GPIO_Init>
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800102e:	4a12      	ldr	r2, [pc, #72]	@ (8001078 <HAL_ADC_MspInit+0xc4>)
 8001030:	2305      	movs	r3, #5
 8001032:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001036:	2280      	movs	r2, #128	@ 0x80
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001038:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800103c:	e9c5 2304 	strd	r2, r3, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001040:	4628      	mov	r0, r5
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001042:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001046:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800104a:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800104e:	e9c5 2606 	strd	r2, r6, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001052:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001054:	f002 f9a4 	bl	80033a0 <HAL_DMA_Init>
 8001058:	b930      	cbnz	r0, 8001068 <HAL_ADC_MspInit+0xb4>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800105a:	6565      	str	r5, [r4, #84]	@ 0x54
 800105c:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 800105e:	b01c      	add	sp, #112	@ 0x70
 8001060:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001062:	f000 ff65 	bl	8001f30 <Error_Handler>
 8001066:	e7c3      	b.n	8000ff0 <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 8001068:	f000 ff62 	bl	8001f30 <Error_Handler>
 800106c:	e7f5      	b.n	800105a <HAL_ADC_MspInit+0xa6>
 800106e:	bf00      	nop
 8001070:	40021000 	.word	0x40021000
 8001074:	2000599c 	.word	0x2000599c
 8001078:	40020008 	.word	0x40020008

0800107c <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 800107c:	b510      	push	{r4, lr}
 800107e:	b08c      	sub	sp, #48	@ 0x30

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001080:	2230      	movs	r2, #48	@ 0x30
 8001082:	2100      	movs	r1, #0
 8001084:	4668      	mov	r0, sp
 8001086:	f005 f855 	bl	8006134 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800108a:	4810      	ldr	r0, [pc, #64]	@ (80010cc <MX_DAC1_Init+0x50>)
 800108c:	4b10      	ldr	r3, [pc, #64]	@ (80010d0 <MX_DAC1_Init+0x54>)
 800108e:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001090:	f001 ffa4 	bl	8002fdc <HAL_DAC_Init>
 8001094:	b998      	cbnz	r0, 80010be <MX_DAC1_Init+0x42>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001096:	2200      	movs	r2, #0
  sConfig.DAC_SignedFormat = DISABLE;
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 8001098:	2416      	movs	r4, #22
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800109a:	2302      	movs	r3, #2
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 800109c:	e9cd 2402 	strd	r2, r4, [sp, #8]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80010a0:	480a      	ldr	r0, [pc, #40]	@ (80010cc <MX_DAC1_Init+0x50>)
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80010a2:	9300      	str	r3, [sp, #0]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80010a4:	2401      	movs	r4, #1
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80010a6:	4669      	mov	r1, sp
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80010a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80010ac:	e9cd 4206 	strd	r4, r2, [sp, #24]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80010b0:	f8ad 2004 	strh.w	r2, [sp, #4]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80010b4:	f002 f85c 	bl	8003170 <HAL_DAC_ConfigChannel>
 80010b8:	b920      	cbnz	r0, 80010c4 <MX_DAC1_Init+0x48>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80010ba:	b00c      	add	sp, #48	@ 0x30
 80010bc:	bd10      	pop	{r4, pc}
    Error_Handler();
 80010be:	f000 ff37 	bl	8001f30 <Error_Handler>
 80010c2:	e7e8      	b.n	8001096 <MX_DAC1_Init+0x1a>
    Error_Handler();
 80010c4:	f000 ff34 	bl	8001f30 <Error_Handler>
}
 80010c8:	b00c      	add	sp, #48	@ 0x30
 80010ca:	bd10      	pop	{r4, pc}
 80010cc:	20005b3c 	.word	0x20005b3c
 80010d0:	50000800 	.word	0x50000800

080010d4 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 80010d4:	b510      	push	{r4, lr}
 80010d6:	b08c      	sub	sp, #48	@ 0x30

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80010d8:	2230      	movs	r2, #48	@ 0x30
 80010da:	2100      	movs	r1, #0
 80010dc:	4668      	mov	r0, sp
 80010de:	f005 f829 	bl	8006134 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 80010e2:	4810      	ldr	r0, [pc, #64]	@ (8001124 <MX_DAC2_Init+0x50>)
 80010e4:	4b10      	ldr	r3, [pc, #64]	@ (8001128 <MX_DAC2_Init+0x54>)
 80010e6:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80010e8:	f001 ff78 	bl	8002fdc <HAL_DAC_Init>
 80010ec:	b998      	cbnz	r0, 8001116 <MX_DAC2_Init+0x42>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80010ee:	2200      	movs	r2, #0
  sConfig.DAC_SignedFormat = DISABLE;
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 80010f0:	241e      	movs	r4, #30
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80010f2:	2302      	movs	r3, #2
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 80010f4:	e9cd 2402 	strd	r2, r4, [sp, #8]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80010f8:	480a      	ldr	r0, [pc, #40]	@ (8001124 <MX_DAC2_Init+0x50>)
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80010fa:	9300      	str	r3, [sp, #0]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80010fc:	2401      	movs	r4, #1
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80010fe:	4669      	mov	r1, sp
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001100:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001104:	e9cd 4206 	strd	r4, r2, [sp, #24]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001108:	f8ad 2004 	strh.w	r2, [sp, #4]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800110c:	f002 f830 	bl	8003170 <HAL_DAC_ConfigChannel>
 8001110:	b920      	cbnz	r0, 800111c <MX_DAC2_Init+0x48>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8001112:	b00c      	add	sp, #48	@ 0x30
 8001114:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001116:	f000 ff0b 	bl	8001f30 <Error_Handler>
 800111a:	e7e8      	b.n	80010ee <MX_DAC2_Init+0x1a>
    Error_Handler();
 800111c:	f000 ff08 	bl	8001f30 <Error_Handler>
}
 8001120:	b00c      	add	sp, #48	@ 0x30
 8001122:	bd10      	pop	{r4, pc}
 8001124:	20005b28 	.word	0x20005b28
 8001128:	50000c00 	.word	0x50000c00

0800112c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800112c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(dacHandle->Instance==DAC1)
 800112e:	6803      	ldr	r3, [r0, #0]
 8001130:	4a35      	ldr	r2, [pc, #212]	@ (8001208 <HAL_DAC_MspInit+0xdc>)
{
 8001132:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	2400      	movs	r4, #0
  if(dacHandle->Instance==DAC1)
 8001136:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001138:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800113c:	e9cd 4406 	strd	r4, r4, [sp, #24]
{
 8001140:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001142:	9408      	str	r4, [sp, #32]
  if(dacHandle->Instance==DAC1)
 8001144:	d004      	beq.n	8001150 <HAL_DAC_MspInit+0x24>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
  else if(dacHandle->Instance==DAC2)
 8001146:	4a31      	ldr	r2, [pc, #196]	@ (800120c <HAL_DAC_MspInit+0xe0>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d03a      	beq.n	80011c2 <HAL_DAC_MspInit+0x96>

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 800114c:	b00a      	add	sp, #40	@ 0x28
 800114e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001150:	4b2f      	ldr	r3, [pc, #188]	@ (8001210 <HAL_DAC_MspInit+0xe4>)
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8001152:	4e30      	ldr	r6, [pc, #192]	@ (8001214 <HAL_DAC_MspInit+0xe8>)
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001154:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001156:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800115a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800115c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800115e:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8001162:	9200      	str	r2, [sp, #0]
 8001164:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001166:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001168:	f042 0201 	orr.w	r2, r2, #1
 800116c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800116e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001170:	f003 0301 	and.w	r3, r3, #1
 8001174:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001176:	2210      	movs	r2, #16
 8001178:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117a:	a904      	add	r1, sp, #16
 800117c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001180:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001184:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001186:	f002 fa43 	bl	8003610 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 800118a:	4a23      	ldr	r2, [pc, #140]	@ (8001218 <HAL_DAC_MspInit+0xec>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 800118c:	2306      	movs	r3, #6
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 800118e:	e9c6 2300 	strd	r2, r3, [r6]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001192:	2310      	movs	r3, #16
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001194:	2280      	movs	r2, #128	@ 0x80
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001196:	e9c6 3402 	strd	r3, r4, [r6, #8]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800119a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800119e:	e9c6 2304 	strd	r2, r3, [r6, #16]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 80011a6:	2220      	movs	r2, #32
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80011a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 80011ac:	e9c6 1206 	strd	r1, r2, [r6, #24]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 80011b0:	4630      	mov	r0, r6
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80011b2:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 80011b4:	f002 f8f4 	bl	80033a0 <HAL_DMA_Init>
 80011b8:	bb18      	cbnz	r0, 8001202 <HAL_DAC_MspInit+0xd6>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 80011ba:	60ae      	str	r6, [r5, #8]
 80011bc:	62b5      	str	r5, [r6, #40]	@ 0x28
}
 80011be:	b00a      	add	sp, #40	@ 0x28
 80011c0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC2_CLK_ENABLE();
 80011c2:	4b13      	ldr	r3, [pc, #76]	@ (8001210 <HAL_DAC_MspInit+0xe4>)
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 80011c4:	4e15      	ldr	r6, [pc, #84]	@ (800121c <HAL_DAC_MspInit+0xf0>)
    __HAL_RCC_DAC2_CLK_ENABLE();
 80011c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80011c8:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80011cc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80011ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80011d0:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 80011d4:	9202      	str	r2, [sp, #8]
 80011d6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80011da:	f042 0201 	orr.w	r2, r2, #1
 80011de:	64da      	str	r2, [r3, #76]	@ 0x4c
 80011e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80011e8:	2240      	movs	r2, #64	@ 0x40
 80011ea:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ec:	a904      	add	r1, sp, #16
 80011ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80011f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f6:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f8:	f002 fa0a 	bl	8003610 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 80011fc:	4a08      	ldr	r2, [pc, #32]	@ (8001220 <HAL_DAC_MspInit+0xf4>)
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 80011fe:	2329      	movs	r3, #41	@ 0x29
 8001200:	e7c5      	b.n	800118e <HAL_DAC_MspInit+0x62>
      Error_Handler();
 8001202:	f000 fe95 	bl	8001f30 <Error_Handler>
 8001206:	e7d8      	b.n	80011ba <HAL_DAC_MspInit+0x8e>
 8001208:	50000800 	.word	0x50000800
 800120c:	50000c00 	.word	0x50000c00
 8001210:	40021000 	.word	0x40021000
 8001214:	20005ac8 	.word	0x20005ac8
 8001218:	4002001c 	.word	0x4002001c
 800121c:	20005a68 	.word	0x20005a68
 8001220:	40020030 	.word	0x40020030

08001224 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <MX_DMA_Init+0x60>)
{
 8001226:	b510      	push	{r4, lr}
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001228:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800122a:	f040 0004 	orr.w	r0, r0, #4
 800122e:	6498      	str	r0, [r3, #72]	@ 0x48
 8001230:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
{
 8001232:	b082      	sub	sp, #8
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001234:	f004 0404 	and.w	r4, r4, #4
 8001238:	9400      	str	r4, [sp, #0]
 800123a:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800123c:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 800123e:	f044 0401 	orr.w	r4, r4, #1
 8001242:	649c      	str	r4, [r3, #72]	@ 0x48
 8001244:	6c9b      	ldr	r3, [r3, #72]	@ 0x48

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001246:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001248:	f003 0301 	and.w	r3, r3, #1
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800124c:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 800124e:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001250:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001252:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001254:	f001 fe4c 	bl	8002ef0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001258:	200b      	movs	r0, #11
 800125a:	f001 fe85 	bl	8002f68 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800125e:	2200      	movs	r2, #0
 8001260:	4611      	mov	r1, r2
 8001262:	200c      	movs	r0, #12
 8001264:	f001 fe44 	bl	8002ef0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001268:	200c      	movs	r0, #12
 800126a:	f001 fe7d 	bl	8002f68 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	200d      	movs	r0, #13
 8001272:	4611      	mov	r1, r2
 8001274:	f001 fe3c 	bl	8002ef0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001278:	200d      	movs	r0, #13

}
 800127a:	b002      	add	sp, #8
 800127c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001280:	f001 be72 	b.w	8002f68 <HAL_NVIC_EnableIRQ>
 8001284:	40021000 	.word	0x40021000

08001288 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> LPUART1_TX
     PA3   ------> LPUART1_RX
*/
void MX_GPIO_Init(void)
{
 8001288:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128a:	2400      	movs	r4, #0
{
 800128c:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128e:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001292:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001296:	4b2c      	ldr	r3, [pc, #176]	@ (8001348 <MX_GPIO_Init+0xc0>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001298:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800129a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800129c:	f041 0104 	orr.w	r1, r1, #4
 80012a0:	64d9      	str	r1, [r3, #76]	@ 0x4c
 80012a2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80012a4:	f001 0104 	and.w	r1, r1, #4
 80012a8:	9100      	str	r1, [sp, #0]
 80012aa:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012ac:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80012ae:	f041 0120 	orr.w	r1, r1, #32
 80012b2:	64d9      	str	r1, [r3, #76]	@ 0x4c
 80012b4:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80012b6:	f001 0120 	and.w	r1, r1, #32
 80012ba:	9101      	str	r1, [sp, #4]
 80012bc:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012be:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80012c0:	f041 0101 	orr.w	r1, r1, #1
 80012c4:	64d9      	str	r1, [r3, #76]	@ 0x4c
 80012c6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80012c8:	f001 0101 	and.w	r1, r1, #1
 80012cc:	9102      	str	r1, [sp, #8]
 80012ce:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d0:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80012d2:	f041 0102 	orr.w	r1, r1, #2
 80012d6:	64d9      	str	r1, [r3, #76]	@ 0x4c
 80012d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012da:	f003 0302 	and.w	r3, r3, #2

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012de:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e0:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012e2:	2120      	movs	r1, #32
 80012e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e8:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012ea:	f002 fa99 	bl	8003820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012ee:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = B1_Pin;
 80012f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012f4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012f8:	4814      	ldr	r0, [pc, #80]	@ (800134c <MX_GPIO_Init+0xc4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = B1_Pin;
 80012fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001300:	f002 f986 	bl	8003610 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001304:	230c      	movs	r3, #12
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001306:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001308:	2202      	movs	r2, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800130e:	e9cd 3204 	strd	r3, r2, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001312:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001314:	e9cd 4406 	strd	r4, r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001318:	f002 f97a 	bl	8003610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131c:	2301      	movs	r3, #1
  GPIO_InitStruct.Pin = LD2_Pin;
 800131e:	2220      	movs	r2, #32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001320:	a904      	add	r1, sp, #16
 8001322:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001326:	e9cd 2304 	strd	r2, r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132a:	e9cd 4406 	strd	r4, r4, [sp, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800132e:	f002 f96f 	bl	8003610 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001332:	4622      	mov	r2, r4
 8001334:	4621      	mov	r1, r4
 8001336:	2028      	movs	r0, #40	@ 0x28
 8001338:	f001 fdda 	bl	8002ef0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800133c:	2028      	movs	r0, #40	@ 0x28
 800133e:	f001 fe13 	bl	8002f68 <HAL_NVIC_EnableIRQ>

}
 8001342:	b00a      	add	sp, #40	@ 0x28
 8001344:	bd10      	pop	{r4, pc}
 8001346:	bf00      	nop
 8001348:	40021000 	.word	0x40021000
 800134c:	48000800 	.word	0x48000800

08001350 <cmp>:
void get_pos_angle(void);
void cal_2frqs(unsigned char *frq);
void fft_cal_2types(unsigned char *frq, unsigned char *wave_type);
void circular_shift(uint16_t* arr, int16_t shift);
int cmp(const void* a,const void* b)
{
 8001350:	b508      	push	{r3, lr}
	return *(double*)a > *(double*)b? -1 : 1;
 8001352:	e9d1 2300 	ldrd	r2, r3, [r1]
 8001356:	e9d0 0100 	ldrd	r0, r1, [r0]
 800135a:	f7ff fba9 	bl	8000ab0 <__aeabi_dcmpgt>
 800135e:	2800      	cmp	r0, #0
}
 8001360:	bf14      	ite	ne
 8001362:	f04f 30ff 	movne.w	r0, #4294967295
 8001366:	2001      	moveq	r0, #1
 8001368:	bd08      	pop	{r3, pc}
 800136a:	bf00      	nop

0800136c <HAL_DAC_ConvCpltCallbackCh1>:
unsigned char wave_type[2];

/* DAC */
void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
    if (hdac->Instance == DAC1) {
 800136c:	4a07      	ldr	r2, [pc, #28]	@ (800138c <HAL_DAC_ConvCpltCallbackCh1+0x20>)
 800136e:	6803      	ldr	r3, [r0, #0]
 8001370:	4293      	cmp	r3, r2
 8001372:	d007      	beq.n	8001384 <HAL_DAC_ConvCpltCallbackCh1+0x18>
        do_da_flag1 = 1;  // DAC1 
    }
    else if (hdac->Instance == DAC2) {
 8001374:	4a06      	ldr	r2, [pc, #24]	@ (8001390 <HAL_DAC_ConvCpltCallbackCh1+0x24>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d000      	beq.n	800137c <HAL_DAC_ConvCpltCallbackCh1+0x10>
        do_da_flag2 = 1;  // DAC2 
    }
}
 800137a:	4770      	bx	lr
        do_da_flag2 = 1;  // DAC2 
 800137c:	4b05      	ldr	r3, [pc, #20]	@ (8001394 <HAL_DAC_ConvCpltCallbackCh1+0x28>)
 800137e:	2201      	movs	r2, #1
 8001380:	701a      	strb	r2, [r3, #0]
}
 8001382:	4770      	bx	lr
        do_da_flag1 = 1;  // DAC1 
 8001384:	4b04      	ldr	r3, [pc, #16]	@ (8001398 <HAL_DAC_ConvCpltCallbackCh1+0x2c>)
 8001386:	2201      	movs	r2, #1
 8001388:	701a      	strb	r2, [r3, #0]
 800138a:	4770      	bx	lr
 800138c:	50000800 	.word	0x50000800
 8001390:	50000c00 	.word	0x50000c00
 8001394:	200069d4 	.word	0x200069d4
 8001398:	200069d5 	.word	0x200069d5

0800139c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800139c:	b510      	push	{r4, lr}
 800139e:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013a0:	2238      	movs	r2, #56	@ 0x38
 80013a2:	2100      	movs	r1, #0
 80013a4:	a806      	add	r0, sp, #24
 80013a6:	f004 fec5 	bl	8006134 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013aa:	2000      	movs	r0, #0
 80013ac:	e9cd 0001 	strd	r0, r0, [sp, #4]
 80013b0:	e9cd 0003 	strd	r0, r0, [sp, #12]
 80013b4:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80013b6:	f002 fa47 	bl	8003848 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013be:	2240      	movs	r2, #64	@ 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013c0:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013c2:	e9cd 1209 	strd	r1, r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
  RCC_OscInitStruct.PLL.PLLN = 21;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c6:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80013c8:	2101      	movs	r1, #1
  RCC_OscInitStruct.PLL.PLLN = 21;
 80013ca:	2215      	movs	r2, #21
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013cc:	e9cd 330d 	strd	r3, r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 21;
 80013d0:	e9cd 120f 	strd	r1, r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013d4:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013d8:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013da:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013dc:	f002 faae 	bl	800393c <HAL_RCC_OscConfig>
 80013e0:	b108      	cbz	r0, 80013e6 <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e2:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013e4:	e7fe      	b.n	80013e4 <SystemClock_Config+0x48>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013e6:	2104      	movs	r1, #4
 80013e8:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ea:	240f      	movs	r4, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ec:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013ee:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013f2:	e9cd 4201 	strd	r4, r2, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013f6:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013fa:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013fc:	f002 fd1c 	bl	8003e38 <HAL_RCC_ClockConfig>
 8001400:	b108      	cbz	r0, 8001406 <SystemClock_Config+0x6a>
 8001402:	b672      	cpsid	i
  while (1)
 8001404:	e7fe      	b.n	8001404 <SystemClock_Config+0x68>
}
 8001406:	b014      	add	sp, #80	@ 0x50
 8001408:	bd10      	pop	{r4, pc}
 800140a:	bf00      	nop

0800140c <circular_shift>:
    shift = shift % ARRAY_LEN;
 800140c:	4b16      	ldr	r3, [pc, #88]	@ (8001468 <circular_shift+0x5c>)
 800140e:	fb83 3201 	smull	r3, r2, r3, r1
 8001412:	17cb      	asrs	r3, r1, #31
 8001414:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 8001418:	22c8      	movs	r2, #200	@ 0xc8
{
 800141a:	b530      	push	{r4, r5, lr}
    shift = shift % ARRAY_LEN;
 800141c:	fb02 1213 	mls	r2, r2, r3, r1
 8001420:	b212      	sxth	r2, r2
    if (shift < 0) {
 8001422:	2a00      	cmp	r2, #0
        shift = ARRAY_LEN + shift;  // e.g., shift = -3 -> shift = 197
 8001424:	bfbc      	itt	lt
 8001426:	32c8      	addlt	r2, #200	@ 0xc8
 8001428:	b212      	sxthlt	r2, r2
        int new_index = (i + shift) % ARRAY_LEN;
 800142a:	4c0f      	ldr	r4, [pc, #60]	@ (8001468 <circular_shift+0x5c>)
{
 800142c:	b0e5      	sub	sp, #404	@ 0x194
 800142e:	1e81      	subs	r1, r0, #2
 8001430:	f102 05c8 	add.w	r5, r2, #200	@ 0xc8
        int new_index = (i + shift) % ARRAY_LEN;
 8001434:	f04f 0ec8 	mov.w	lr, #200	@ 0xc8
 8001438:	fba4 c302 	umull	ip, r3, r4, r2
 800143c:	099b      	lsrs	r3, r3, #6
 800143e:	fb0e 2313 	mls	r3, lr, r3, r2
    for (i = 0; i < ARRAY_LEN; i++) {
 8001442:	3201      	adds	r2, #1
        temp[new_index] = arr[i];
 8001444:	f831 cf02 	ldrh.w	ip, [r1, #2]!
 8001448:	f82d c013 	strh.w	ip, [sp, r3, lsl #1]
    for (i = 0; i < ARRAY_LEN; i++) {
 800144c:	42aa      	cmp	r2, r5
 800144e:	d1f3      	bne.n	8001438 <circular_shift+0x2c>
 8001450:	f1ad 0304 	sub.w	r3, sp, #4
 8001454:	a963      	add	r1, sp, #396	@ 0x18c
        arr[i] = temp[i];
 8001456:	f853 2f04 	ldr.w	r2, [r3, #4]!
 800145a:	f840 2b04 	str.w	r2, [r0], #4
    for (i = 0; i < ARRAY_LEN; i++) {
 800145e:	428b      	cmp	r3, r1
 8001460:	d1f9      	bne.n	8001456 <circular_shift+0x4a>
}
 8001462:	b065      	add	sp, #404	@ 0x194
 8001464:	bd30      	pop	{r4, r5, pc}
 8001466:	bf00      	nop
 8001468:	51eb851f 	.word	0x51eb851f

0800146c <cal_2frqs>:
{
 800146c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001470:	b0d5      	sub	sp, #340	@ 0x154
 8001472:	f10d 0cb8 	add.w	ip, sp, #184	@ 0xb8
 8001476:	f10d 0820 	add.w	r8, sp, #32
 800147a:	4e57      	ldr	r6, [pc, #348]	@ (80015d8 <cal_2frqs+0x16c>)
 800147c:	f8df 9168 	ldr.w	r9, [pc, #360]	@ 80015e8 <cal_2frqs+0x17c>
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 8001480:	f8df b168 	ldr.w	fp, [pc, #360]	@ 80015ec <cal_2frqs+0x180>
 8001484:	f8cd 8018 	str.w	r8, [sp, #24]
{
 8001488:	2400      	movs	r4, #0
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 800148a:	f04f 0ac8 	mov.w	sl, #200	@ 0xc8
 800148e:	2502      	movs	r5, #2
 8001490:	f8cd c000 	str.w	ip, [sp]
 8001494:	9007      	str	r0, [sp, #28]
    for (i = 0; i < 1000; i++)
 8001496:	4f51      	ldr	r7, [pc, #324]	@ (80015dc <cal_2frqs+0x170>)
    float res = 0;
 8001498:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 80015e0 <cal_2frqs+0x174>
{
 800149c:	4639      	mov	r1, r7
 800149e:	2200      	movs	r2, #0
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 80014a0:	b293      	uxth	r3, r2
 80014a2:	fbab c003 	umull	ip, r0, fp, r3
 80014a6:	0980      	lsrs	r0, r0, #6
 80014a8:	fb0a 3310 	mls	r3, sl, r0, r3
 80014ac:	fb13 4305 	smlabb	r3, r3, r5, r4
 80014b0:	f931 0f02 	ldrsh.w	r0, [r1, #2]!
 80014b4:	5ef3      	ldrsh	r3, [r6, r3]
 80014b6:	f5a0 6000 	sub.w	r0, r0, #2048	@ 0x800
 80014ba:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80014be:	fb00 f303 	mul.w	r3, r0, r3
 80014c2:	ee07 3a90 	vmov	s15, r3
    for (i = 0; i < 1000; i++)
 80014c6:	3201      	adds	r2, #1
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 80014c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    for (i = 0; i < 1000; i++)
 80014cc:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 80014d0:	ee37 7a27 	vadd.f32	s14, s14, s15
    for (i = 0; i < 1000; i++)
 80014d4:	d1e4      	bne.n	80014a0 <cal_2frqs+0x34>
    return res;
 80014d6:	ee17 0a10 	vmov	r0, s14
 80014da:	f7ff f801 	bl	80004e0 <__aeabi_f2d>
 80014de:	e9cd 0102 	strd	r0, r1, [sp, #8]
    float res = 0;
 80014e2:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80015e0 <cal_2frqs+0x174>
    return res;
 80014e6:	2200      	movs	r2, #0
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 80014e8:	b293      	uxth	r3, r2
 80014ea:	fbab 0103 	umull	r0, r1, fp, r3
 80014ee:	0989      	lsrs	r1, r1, #6
 80014f0:	fb0a 3311 	mls	r3, sl, r1, r3
 80014f4:	fb13 4305 	smlabb	r3, r3, r5, r4
 80014f8:	f937 1f02 	ldrsh.w	r1, [r7, #2]!
 80014fc:	f939 3003 	ldrsh.w	r3, [r9, r3]
 8001500:	f5a1 6100 	sub.w	r1, r1, #2048	@ 0x800
 8001504:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8001508:	fb01 f303 	mul.w	r3, r1, r3
 800150c:	ee07 3a90 	vmov	s15, r3
    for (i = 0; i < 1000; i++)
 8001510:	3201      	adds	r2, #1
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 8001512:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    for (i = 0; i < 1000; i++)
 8001516:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 800151a:	ee37 7a27 	vadd.f32	s14, s14, s15
    for (i = 0; i < 1000; i++)
 800151e:	d1e3      	bne.n	80014e8 <cal_2frqs+0x7c>
    return res;
 8001520:	ee17 0a10 	vmov	r0, s14
 8001524:	f7fe ffdc 	bl	80004e0 <__aeabi_f2d>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
    temp_double = sqrt(I * I + Q * Q);
 800152c:	f7ff f830 	bl	8000590 <__aeabi_dmul>
 8001530:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001534:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001538:	4610      	mov	r0, r2
 800153a:	4619      	mov	r1, r3
 800153c:	f7ff f828 	bl	8000590 <__aeabi_dmul>
 8001540:	460b      	mov	r3, r1
 8001542:	4602      	mov	r2, r0
 8001544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001548:	f7fe fe6c 	bl	8000224 <__adddf3>
 800154c:	ec41 0b10 	vmov	d0, r0, r1
 8001550:	f004 fe32 	bl	80061b8 <sqrt>
        temp_double[i] = mag[i];
 8001554:	9b00      	ldr	r3, [sp, #0]
 8001556:	eca3 0b02 	vstmia	r3!, {d0}
        mag[i] = modulus(corr_sin_double, corr_cos_double);
 800155a:	eca8 0b02 	vstmia	r8!, {d0}
        temp_double[i] = mag[i];
 800155e:	9300      	str	r3, [sp, #0]
    for (i = 0; i < 19; i++)
 8001560:	ab2e      	add	r3, sp, #184	@ 0xb8
 8001562:	4598      	cmp	r8, r3
 8001564:	f504 74c8 	add.w	r4, r4, #400	@ 0x190
 8001568:	d195      	bne.n	8001496 <cal_2frqs+0x2a>
    qsort(temp_double,sizeof(temp_double)/sizeof(temp_double[0]),sizeof(temp_double[0]),cmp);
 800156a:	4b1e      	ldr	r3, [pc, #120]	@ (80015e4 <cal_2frqs+0x178>)
 800156c:	9f07      	ldr	r7, [sp, #28]
 800156e:	a82e      	add	r0, sp, #184	@ 0xb8
 8001570:	2208      	movs	r2, #8
 8001572:	2113      	movs	r1, #19
 8001574:	f004 fc97 	bl	8005ea6 <qsort>
    	if (mag[i] == temp_double[0])
 8001578:	ed9d 7b2e 	vldr	d7, [sp, #184]	@ 0xb8
    	if (mag[i] == temp_double[1])
 800157c:	e9dd 4530 	ldrd	r4, r5, [sp, #192]	@ 0xc0
    	if (mag[i] == temp_double[0])
 8001580:	ed8d 7b00 	vstr	d7, [sp]
    	if (mag[i] == temp_double[1])
 8001584:	9e06      	ldr	r6, [sp, #24]
 8001586:	f04f 0a00 	mov.w	sl, #0
    	if (mag[i] == temp_double[0])
 800158a:	e8f6 8902 	ldrd	r8, r9, [r6], #8
 800158e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8001592:	4649      	mov	r1, r9
 8001594:	4640      	mov	r0, r8
 8001596:	f7ff fa63 	bl	8000a60 <__aeabi_dcmpeq>
 800159a:	4684      	mov	ip, r0
 800159c:	fa5f fb8a 	uxtb.w	fp, sl
    	if (mag[i] == temp_double[1])
 80015a0:	4622      	mov	r2, r4
    for (i = 0; i < 19; i++)
 80015a2:	f10a 0a01 	add.w	sl, sl, #1
    	if (mag[i] == temp_double[1])
 80015a6:	462b      	mov	r3, r5
 80015a8:	4640      	mov	r0, r8
 80015aa:	4649      	mov	r1, r9
    	if (mag[i] == temp_double[0])
 80015ac:	f1bc 0f00 	cmp.w	ip, #0
 80015b0:	d001      	beq.n	80015b6 <cal_2frqs+0x14a>
    		frq[0] = i;
 80015b2:	f887 b000 	strb.w	fp, [r7]
    	if (mag[i] == temp_double[1])
 80015b6:	f7ff fa53 	bl	8000a60 <__aeabi_dcmpeq>
 80015ba:	b108      	cbz	r0, 80015c0 <cal_2frqs+0x154>
    		frq[1] = i;
 80015bc:	f887 b001 	strb.w	fp, [r7, #1]
    for (i = 0; i < 19; i++)
 80015c0:	ab2e      	add	r3, sp, #184	@ 0xb8
 80015c2:	429e      	cmp	r6, r3
 80015c4:	d1e1      	bne.n	800158a <cal_2frqs+0x11e>
    if (frq[0] > frq[1])
 80015c6:	783b      	ldrb	r3, [r7, #0]
 80015c8:	787a      	ldrb	r2, [r7, #1]
 80015ca:	4293      	cmp	r3, r2
        frq[0] = frq[1];
 80015cc:	bf84      	itt	hi
 80015ce:	703a      	strbhi	r2, [r7, #0]
        frq[1] = temp_char;
 80015d0:	707b      	strbhi	r3, [r7, #1]
}
 80015d2:	b055      	add	sp, #340	@ 0x154
 80015d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80015d8:	20003b64 	.word	0x20003b64
 80015dc:	20005b92 	.word	0x20005b92
 80015e0:	00000000 	.word	0x00000000
 80015e4:	08001351 	.word	0x08001351
 80015e8:	20001db4 	.word	0x20001db4
 80015ec:	51eb851f 	.word	0x51eb851f

080015f0 <get_pos_angle>:
{
 80015f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015f4:	ed2d 8b02 	vpush	{d8}
 80015f8:	f8df a0f4 	ldr.w	sl, [pc, #244]	@ 80016f0 <get_pos_angle+0x100>
 80015fc:	f8df 90f4 	ldr.w	r9, [pc, #244]	@ 80016f4 <get_pos_angle+0x104>
 8001600:	f8df b0f4 	ldr.w	fp, [pc, #244]	@ 80016f8 <get_pos_angle+0x108>
 8001604:	f8df 80f4 	ldr.w	r8, [pc, #244]	@ 80016fc <get_pos_angle+0x10c>
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 8001608:	4f35      	ldr	r7, [pc, #212]	@ (80016e0 <get_pos_angle+0xf0>)
 800160a:	26c8      	movs	r6, #200	@ 0xc8
		temp_double_sin = corr1000_200(ADCConvertedValue, DAC_SIN + DAC_SIZE * fre[i]);
 800160c:	f81a 4b01 	ldrb.w	r4, [sl], #1
 8001610:	4d34      	ldr	r5, [pc, #208]	@ (80016e4 <get_pos_angle+0xf4>)
    float res = 0;
 8001612:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80016e8 <get_pos_angle+0xf8>
		temp_double_sin = corr1000_200(ADCConvertedValue, DAC_SIN + DAC_SIZE * fre[i]);
 8001616:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800161a:	fb03 f404 	mul.w	r4, r3, r4
 800161e:	2200      	movs	r2, #0
 8001620:	4629      	mov	r1, r5
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 8001622:	b293      	uxth	r3, r2
 8001624:	fba7 c003 	umull	ip, r0, r7, r3
 8001628:	0980      	lsrs	r0, r0, #6
 800162a:	fb06 3310 	mls	r3, r6, r0, r3
 800162e:	b21b      	sxth	r3, r3
 8001630:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8001634:	f931 0f02 	ldrsh.w	r0, [r1, #2]!
 8001638:	f93b 3003 	ldrsh.w	r3, [fp, r3]
 800163c:	f5a0 6000 	sub.w	r0, r0, #2048	@ 0x800
 8001640:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8001644:	fb00 f303 	mul.w	r3, r0, r3
 8001648:	ee07 3a90 	vmov	s15, r3
    for (i = 0; i < 1000; i++)
 800164c:	3201      	adds	r2, #1
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 800164e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    for (i = 0; i < 1000; i++)
 8001652:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 8001656:	ee37 7a27 	vadd.f32	s14, s14, s15
    for (i = 0; i < 1000; i++)
 800165a:	d1e2      	bne.n	8001622 <get_pos_angle+0x32>
    return res;
 800165c:	ee17 0a10 	vmov	r0, s14
 8001660:	f7fe ff3e 	bl	80004e0 <__aeabi_f2d>
    float res = 0;
 8001664:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80016e8 <get_pos_angle+0xf8>
    return res;
 8001668:	ec41 0b18 	vmov	d8, r0, r1
 800166c:	2200      	movs	r2, #0
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 800166e:	b293      	uxth	r3, r2
 8001670:	fba7 0103 	umull	r0, r1, r7, r3
 8001674:	0989      	lsrs	r1, r1, #6
 8001676:	fb06 3311 	mls	r3, r6, r1, r3
 800167a:	b21b      	sxth	r3, r3
 800167c:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8001680:	f935 1f02 	ldrsh.w	r1, [r5, #2]!
 8001684:	f938 3003 	ldrsh.w	r3, [r8, r3]
 8001688:	f5a1 6100 	sub.w	r1, r1, #2048	@ 0x800
 800168c:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8001690:	fb01 f303 	mul.w	r3, r1, r3
 8001694:	ee07 3a90 	vmov	s15, r3
    for (i = 0; i < 1000; i++)
 8001698:	3201      	adds	r2, #1
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 800169a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    for (i = 0; i < 1000; i++)
 800169e:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
        res = res + (data[i] - 2048) * (mask[i % DAC_SIZE] - 2048); // SINCOS?
 80016a2:	ee37 7a27 	vadd.f32	s14, s14, s15
    for (i = 0; i < 1000; i++)
 80016a6:	d1e2      	bne.n	800166e <get_pos_angle+0x7e>
    return res;
 80016a8:	ee17 0a10 	vmov	r0, s14
 80016ac:	f7fe ff18 	bl	80004e0 <__aeabi_f2d>
		temp_double_angle = atan2(temp_double_sin, temp_double_cos);
 80016b0:	eeb0 0a48 	vmov.f32	s0, s16
 80016b4:	eef0 0a68 	vmov.f32	s1, s17
 80016b8:	ec41 0b11 	vmov	d1, r0, r1
 80016bc:	f004 fd7a 	bl	80061b4 <atan2>
 80016c0:	ec51 0b10 	vmov	r0, r1, d0
 80016c4:	f7ff fa5c 	bl	8000b80 <__aeabi_d2f>
		    pos_angle[i] = temp_double_angle;
 80016c8:	f7fe ff0a 	bl	80004e0 <__aeabi_f2d>
	for(i = 0; i < 2; i++){
 80016cc:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <get_pos_angle+0xfc>)
 80016ce:	4553      	cmp	r3, sl
		    pos_angle[i] = temp_double_angle;
 80016d0:	e8e9 0102 	strd	r0, r1, [r9], #8
	for(i = 0; i < 2; i++){
 80016d4:	d19a      	bne.n	800160c <get_pos_angle+0x1c>
}
 80016d6:	ecbd 8b02 	vpop	{d8}
 80016da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016de:	bf00      	nop
 80016e0:	51eb851f 	.word	0x51eb851f
 80016e4:	20005b92 	.word	0x20005b92
 80016e8:	00000000 	.word	0x00000000
 80016ec:	20005b56 	.word	0x20005b56
 80016f0:	20005b54 	.word	0x20005b54
 80016f4:	20005b68 	.word	0x20005b68
 80016f8:	20003b64 	.word	0x20003b64
 80016fc:	20001db4 	.word	0x20001db4

08001700 <fft_cal_2types>:
{
 8001700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001704:	ed2d 8b08 	vpush	{d8-d11}
 8001708:	4a94      	ldr	r2, [pc, #592]	@ (800195c <fft_cal_2types+0x25c>)
    float32_t mag[512], sum = 0, average;
 800170a:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8001960 <fft_cal_2types+0x260>
{
 800170e:	f5ad 5d20 	sub.w	sp, sp, #10240	@ 0x2800
 8001712:	460e      	mov	r6, r1
 8001714:	b081      	sub	sp, #4
 8001716:	4605      	mov	r5, r0
 8001718:	f502 6100 	add.w	r1, r2, #2048	@ 0x800
 800171c:	4613      	mov	r3, r2
        sum = sum + ADCConvertedValue[i];
 800171e:	f933 0f02 	ldrsh.w	r0, [r3, #2]!
 8001722:	ee07 0a90 	vmov	s15, r0
 8001726:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    for (i = 0; i < FFT_CNT; i++)
 800172a:	428b      	cmp	r3, r1
        sum = sum + ADCConvertedValue[i];
 800172c:	ee37 7a27 	vadd.f32	s14, s14, s15
    for (i = 0; i < FFT_CNT; i++)
 8001730:	d1f5      	bne.n	800171e <fft_cal_2types+0x1e>
    average = sum / FFT_CNT;
 8001732:	eddf 7a8c 	vldr	s15, [pc, #560]	@ 8001964 <fft_cal_2types+0x264>
 8001736:	f50d 6400 	add.w	r4, sp, #2048	@ 0x800
 800173a:	ee27 7a27 	vmul.f32	s14, s14, s15
        indata[2 * i + 1] = 0;
 800173e:	2000      	movs	r0, #0
    average = sum / FFT_CNT;
 8001740:	4623      	mov	r3, r4
        indata[2 * i] = ADCConvertedValue[i] - average;
 8001742:	f932 7f02 	ldrsh.w	r7, [r2, #2]!
        indata[2 * i + 1] = 0;
 8001746:	6058      	str	r0, [r3, #4]
        indata[2 * i] = ADCConvertedValue[i] - average;
 8001748:	ee07 7a90 	vmov	s15, r7
 800174c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    for (i = 0; i < FFT_CNT; i++)
 8001750:	3308      	adds	r3, #8
        indata[2 * i] = ADCConvertedValue[i] - average;
 8001752:	ee77 7ac7 	vsub.f32	s15, s15, s14
    for (i = 0; i < FFT_CNT; i++)
 8001756:	428a      	cmp	r2, r1
        indata[2 * i] = ADCConvertedValue[i] - average;
 8001758:	ed43 7a02 	vstr	s15, [r3, #-8]
    for (i = 0; i < FFT_CNT; i++)
 800175c:	d1f1      	bne.n	8001742 <fft_cal_2types+0x42>
    arm_cfft_init_f32(&cfft_instance, FFT_CNT);
 800175e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001762:	4881      	ldr	r0, [pc, #516]	@ (8001968 <fft_cal_2types+0x268>)
 8001764:	f003 fc88 	bl	8005078 <arm_cfft_init_f32>
    arm_cfft_f32(&cfft_instance, (float32_t*)indata, 0, 1);
 8001768:	2301      	movs	r3, #1
 800176a:	2200      	movs	r2, #0
 800176c:	487e      	ldr	r0, [pc, #504]	@ (8001968 <fft_cal_2types+0x268>)
 800176e:	f50d 6100 	add.w	r1, sp, #2048	@ 0x800
 8001772:	f003 fffb 	bl	800576c <arm_cfft_f32>
    for (i = 0; i < 512; i++)
 8001776:	466b      	mov	r3, sp
 8001778:	f50d 52c0 	add.w	r2, sp, #6144	@ 0x1800
        mag[i] = indata[2 * i] * indata[2 * i] + indata[2 * i + 1] * indata[2 * i + 1];
 800177c:	edd4 7a01 	vldr	s15, [r4, #4]
 8001780:	ed94 7a00 	vldr	s14, [r4]
 8001784:	ee67 7aa7 	vmul.f32	s15, s15, s15
    for (i = 0; i < 512; i++)
 8001788:	3408      	adds	r4, #8
        mag[i] = indata[2 * i] * indata[2 * i] + indata[2 * i + 1] * indata[2 * i + 1];
 800178a:	eee7 7a07 	vfma.f32	s15, s14, s14
    for (i = 0; i < 512; i++)
 800178e:	4294      	cmp	r4, r2
        mag[i] = indata[2 * i] * indata[2 * i] + indata[2 * i + 1] * indata[2 * i + 1];
 8001790:	ece3 7a01 	vstmia	r3!, {s15}
    for (i = 0; i < 512; i++)
 8001794:	d1f2      	bne.n	800177c <fft_cal_2types+0x7c>
        temp_float = temp_float / FS;
 8001796:	ed9f ba75 	vldr	s22, [pc, #468]	@ 800196c <fft_cal_2types+0x26c>
        index = temp_float + 0.5;
 800179a:	f8df 91dc 	ldr.w	r9, [pc, #476]	@ 8001978 <fft_cal_2types+0x278>
        temp_float = temp_float * FFT_CNT;
 800179e:	eddf 8a74 	vldr	s17, [pc, #464]	@ 8001970 <fft_cal_2types+0x270>
        if (k > 150)
 80017a2:	eddf aa74 	vldr	s21, [pc, #464]	@ 8001974 <fft_cal_2types+0x274>
        index = temp_float + 0.5;
 80017a6:	f04f 0800 	mov.w	r8, #0
 80017aa:	1e6f      	subs	r7, r5, #1
        temp_float = (float)frq[i] * 5 + 10;
 80017ac:	eeb1 aa04 	vmov.f32	s20, #20	@ 0x40a00000  5.0
 80017b0:	eef2 9a04 	vmov.f32	s19, #36	@ 0x41200000  10.0
        temp_float = temp_float * 3 * FFT_CNT;
 80017b4:	eeb0 9a08 	vmov.f32	s18, #8	@ 0x40400000  3.0
 80017b8:	f106 3aff 	add.w	sl, r6, #4294967295
        temp_float = (float)frq[i] * 5 + 10;
 80017bc:	46bb      	mov	fp, r7
 80017be:	f817 3f01 	ldrb.w	r3, [r7, #1]!
 80017c2:	ee07 3a90 	vmov	s15, r3
 80017c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017ca:	eeb0 7a69 	vmov.f32	s14, s19
 80017ce:	eea7 7a8a 	vfma.f32	s14, s15, s20
        temp_float = temp_float / FS;
 80017d2:	eec7 7a0b 	vdiv.f32	s15, s14, s22
        index = temp_float + 0.5;
 80017d6:	ee27 7aa8 	vmul.f32	s14, s15, s17
        temp_float = temp_float * 3 * FFT_CNT;
 80017da:	ee27 8a89 	vmul.f32	s16, s15, s18
        index = temp_float + 0.5;
 80017de:	ee17 0a10 	vmov	r0, s14
 80017e2:	f7fe fe7d 	bl	80004e0 <__aeabi_f2d>
 80017e6:	4642      	mov	r2, r8
 80017e8:	464b      	mov	r3, r9
 80017ea:	f7fe fd1b 	bl	8000224 <__adddf3>
 80017ee:	f7ff f9a7 	bl	8000b40 <__aeabi_d2uiz>
        harmo3_index = temp_float + 0.5;
 80017f2:	ee68 7a28 	vmul.f32	s15, s16, s17
        mag_1harmo = mag[index - 1] + mag[index] + mag[index + 1];
 80017f6:	b284      	uxth	r4, r0
        harmo3_index = temp_float + 0.5;
 80017f8:	ee17 0a90 	vmov	r0, s15
 80017fc:	f7fe fe70 	bl	80004e0 <__aeabi_f2d>
 8001800:	464b      	mov	r3, r9
 8001802:	4642      	mov	r2, r8
 8001804:	f7fe fd0e 	bl	8000224 <__adddf3>
 8001808:	f7ff f99a 	bl	8000b40 <__aeabi_d2uiz>
        mag_1harmo = mag[index - 1] + mag[index] + mag[index + 1];
 800180c:	eb0d 0384 	add.w	r3, sp, r4, lsl #2
 8001810:	edd3 6a00 	vldr	s13, [r3]
 8001814:	ed13 7a01 	vldr	s14, [r3, #-4]
 8001818:	edd3 7a01 	vldr	s15, [r3, #4]
 800181c:	ee37 7a26 	vadd.f32	s14, s14, s13
        mag_3harmo = mag[harmo3_index - 1] + mag[harmo3_index] + mag[harmo3_index + 1];
 8001820:	b280      	uxth	r0, r0
 8001822:	eb0d 0380 	add.w	r3, sp, r0, lsl #2
 8001826:	edd3 6a00 	vldr	s13, [r3]
        mag_1harmo = mag[index - 1] + mag[index] + mag[index + 1];
 800182a:	ee37 7a27 	vadd.f32	s14, s14, s15
        mag_3harmo = mag[harmo3_index - 1] + mag[harmo3_index] + mag[harmo3_index + 1];
 800182e:	ed53 7a01 	vldr	s15, [r3, #-4]
 8001832:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001836:	edd3 6a01 	vldr	s13, [r3, #4]
 800183a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800183e:	4618      	mov	r0, r3
        k = mag_1harmo / mag_3harmo;
 8001840:	eec7 6a27 	vdiv.f32	s13, s14, s15
        if (k > 150)
 8001844:	eef4 6aea 	vcmpe.f32	s13, s21
 8001848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184c:	bfd4      	ite	le
 800184e:	2301      	movle	r3, #1
 8001850:	2300      	movgt	r3, #0
    for(i = 0; i < 2; i++){
 8001852:	45ab      	cmp	fp, r5
            wave_type[i] = 0;
 8001854:	f80a 3f01 	strb.w	r3, [sl, #1]!
    for(i = 0; i < 2; i++){
 8001858:	d1b0      	bne.n	80017bc <fft_cal_2types+0xbc>
    conti = ((frq[0] == 0) & (frq[1] == 4)) | ((frq[0] == 1) & (frq[1] == 7)) | ((frq[0] == 2) & (frq[1] == 10)) | ((frq[0] == 3) & (frq[1] == 13)) | ((frq[0] == 4) & (frq[1] == 16));
 800185a:	782b      	ldrb	r3, [r5, #0]
 800185c:	7869      	ldrb	r1, [r5, #1]
 800185e:	2b00      	cmp	r3, #0
 8001860:	bf08      	it	eq
 8001862:	2904      	cmpeq	r1, #4
 8001864:	bf0c      	ite	eq
 8001866:	2201      	moveq	r2, #1
 8001868:	2200      	movne	r2, #0
 800186a:	2b01      	cmp	r3, #1
 800186c:	bf08      	it	eq
 800186e:	2907      	cmpeq	r1, #7
 8001870:	bf0c      	ite	eq
 8001872:	2001      	moveq	r0, #1
 8001874:	2000      	movne	r0, #0
 8001876:	2b02      	cmp	r3, #2
 8001878:	bf08      	it	eq
 800187a:	290a      	cmpeq	r1, #10
 800187c:	ea42 0200 	orr.w	r2, r2, r0
 8001880:	bf0c      	ite	eq
 8001882:	2001      	moveq	r0, #1
 8001884:	2000      	movne	r0, #0
 8001886:	2b03      	cmp	r3, #3
 8001888:	bf08      	it	eq
 800188a:	290d      	cmpeq	r1, #13
 800188c:	ea42 0200 	orr.w	r2, r2, r0
 8001890:	bf0c      	ite	eq
 8001892:	2001      	moveq	r0, #1
 8001894:	2000      	movne	r0, #0
    if (conti)
 8001896:	4302      	orrs	r2, r0
 8001898:	d10a      	bne.n	80018b0 <fft_cal_2types+0x1b0>
 800189a:	2b04      	cmp	r3, #4
 800189c:	bf08      	it	eq
 800189e:	2910      	cmpeq	r1, #16
 80018a0:	d006      	beq.n	80018b0 <fft_cal_2types+0x1b0>
}
 80018a2:	f50d 5d20 	add.w	sp, sp, #10240	@ 0x2800
 80018a6:	b001      	add	sp, #4
 80018a8:	ecbd 8b08 	vpop	{d8-d11}
 80018ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp_float = (float)frq[0] * 5 + 10;
 80018b0:	ee07 3a90 	vmov	s15, r3
 80018b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018b8:	eef1 9a04 	vmov.f32	s19, #20	@ 0x40a00000  5.0
 80018bc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80018c0:	eea7 7aa9 	vfma.f32	s14, s15, s19
        temp_float = temp_float / FS;
 80018c4:	eddf 8a29 	vldr	s17, [pc, #164]	@ 800196c <fft_cal_2types+0x26c>
        temp_float = temp_float * FFT_CNT;
 80018c8:	ed9f 9a29 	vldr	s18, [pc, #164]	@ 8001970 <fft_cal_2types+0x270>
        temp_float = temp_float / FS;
 80018cc:	ee87 8a28 	vdiv.f32	s16, s14, s17
        index = temp_float + 0.5;
 80018d0:	ee68 7a09 	vmul.f32	s15, s16, s18
        temp_float = temp_float * 5 * FFT_CNT;
 80018d4:	ee28 8a29 	vmul.f32	s16, s16, s19
        index = temp_float + 0.5;
 80018d8:	ee17 0a90 	vmov	r0, s15
 80018dc:	f7fe fe00 	bl	80004e0 <__aeabi_f2d>
 80018e0:	4b25      	ldr	r3, [pc, #148]	@ (8001978 <fft_cal_2types+0x278>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	f7fe fc9e 	bl	8000224 <__adddf3>
 80018e8:	f7ff f92a 	bl	8000b40 <__aeabi_d2uiz>
        harmo5_index = temp_float + 0.5;
 80018ec:	ee68 7a09 	vmul.f32	s15, s16, s18
        mag_1harmo = mag[index - 1] + mag[index] + mag[index + 1];
 80018f0:	b284      	uxth	r4, r0
        harmo5_index = temp_float + 0.5;
 80018f2:	ee17 0a90 	vmov	r0, s15
 80018f6:	f7fe fdf3 	bl	80004e0 <__aeabi_f2d>
 80018fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001978 <fft_cal_2types+0x278>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	f7fe fc91 	bl	8000224 <__adddf3>
 8001902:	f7ff f91d 	bl	8000b40 <__aeabi_d2uiz>
        mag_5harmo = mag[harmo5_index - 1] + mag[harmo5_index] + mag[harmo5_index + 1];
 8001906:	b283      	uxth	r3, r0
 8001908:	eb0d 0183 	add.w	r1, sp, r3, lsl #2
        mag_1harmo = mag[index - 1] + mag[index] + mag[index + 1];
 800190c:	eb0d 0284 	add.w	r2, sp, r4, lsl #2
        mag_5harmo = mag[harmo5_index - 1] + mag[harmo5_index] + mag[harmo5_index + 1];
 8001910:	edd1 6a00 	vldr	s13, [r1]
        mag_1harmo = mag[index - 1] + mag[index] + mag[index + 1];
 8001914:	ed12 7a01 	vldr	s14, [r2, #-4]
 8001918:	edd2 5a00 	vldr	s11, [r2]
        mag_5harmo = mag[harmo5_index - 1] + mag[harmo5_index] + mag[harmo5_index + 1];
 800191c:	ed51 7a01 	vldr	s15, [r1, #-4]
        mag_1harmo = mag[index - 1] + mag[index] + mag[index + 1];
 8001920:	ed92 6a01 	vldr	s12, [r2, #4]
 8001924:	ee37 7a25 	vadd.f32	s14, s14, s11
        mag_5harmo = mag[harmo5_index - 1] + mag[harmo5_index] + mag[harmo5_index + 1];
 8001928:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800192c:	edd1 6a01 	vldr	s13, [r1, #4]
        mag_1harmo = mag[index - 1] + mag[index] + mag[index + 1];
 8001930:	ee37 7a06 	vadd.f32	s14, s14, s12
        mag_5harmo = mag[harmo5_index - 1] + mag[harmo5_index] + mag[harmo5_index + 1];
 8001934:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001938:	460b      	mov	r3, r1
        k = mag_1harmo / mag_5harmo;
 800193a:	eec7 6a27 	vdiv.f32	s13, s14, s15
        if (k > 1000)
 800193e:	eef4 6ae8 	vcmpe.f32	s13, s17
 8001942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            wave_type[0] = 0; // 5
 8001946:	bfcc      	ite	gt
 8001948:	2300      	movgt	r3, #0
            wave_type[0] = 1; // 5
 800194a:	2301      	movle	r3, #1
 800194c:	7033      	strb	r3, [r6, #0]
}
 800194e:	f50d 5d20 	add.w	sp, sp, #10240	@ 0x2800
 8001952:	b001      	add	sp, #4
 8001954:	ecbd 8b08 	vpop	{d8-d11}
 8001958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800195c:	20005b92 	.word	0x20005b92
 8001960:	00000000 	.word	0x00000000
 8001964:	3a800000 	.word	0x3a800000
 8001968:	200069d8 	.word	0x200069d8
 800196c:	447a0000 	.word	0x447a0000
 8001970:	44800000 	.word	0x44800000
 8001974:	43160000 	.word	0x43160000
 8001978:	3fe00000 	.word	0x3fe00000
 800197c:	00000000 	.word	0x00000000

08001980 <main>:
{
 8001980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001984:	b087      	sub	sp, #28
  HAL_Init();
 8001986:	f000 fced 	bl	8002364 <HAL_Init>
  SystemClock_Config();
 800198a:	f7ff fd07 	bl	800139c <SystemClock_Config>
  MX_GPIO_Init();
 800198e:	f7ff fc7b 	bl	8001288 <MX_GPIO_Init>
  MX_DMA_Init();
 8001992:	f7ff fc47 	bl	8001224 <MX_DMA_Init>
  MX_ADC1_Init();
 8001996:	f7ff fabb 	bl	8000f10 <MX_ADC1_Init>
  MX_TIM3_Init();
 800199a:	f000 fb1d 	bl	8001fd8 <MX_TIM3_Init>
  MX_DAC1_Init();
 800199e:	f7ff fb6d 	bl	800107c <MX_DAC1_Init>
  MX_DAC2_Init();
 80019a2:	f7ff fb97 	bl	80010d4 <MX_DAC2_Init>
  MX_TIM4_Init();
 80019a6:	f000 fb51 	bl	800204c <MX_TIM4_Init>
  MX_TIM6_Init();
 80019aa:	f000 fb89 	bl	80020c0 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 80019ae:	f000 fbf7 	bl	80021a0 <MX_USART1_UART_Init>
	    wave_type[0] = 0;
 80019b2:	4bc3      	ldr	r3, [pc, #780]	@ (8001cc0 <main+0x340>)
	    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCConvertedValue, ADC1_DMA_Size);
 80019b4:	49c3      	ldr	r1, [pc, #780]	@ (8001cc4 <main+0x344>)
 80019b6:	48c4      	ldr	r0, [pc, #784]	@ (8001cc8 <main+0x348>)
	    wave_type[0] = 0;
 80019b8:	2400      	movs	r4, #0
	    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCConvertedValue, ADC1_DMA_Size);
 80019ba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
	    wave_type[0] = 0;
 80019be:	801c      	strh	r4, [r3, #0]
	    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCConvertedValue, ADC1_DMA_Size);
 80019c0:	f001 f946 	bl	8002c50 <HAL_ADC_Start_DMA>
	    HAL_TIM_Base_Start(&htim3);  // TIM3ADC
 80019c4:	48c1      	ldr	r0, [pc, #772]	@ (8001ccc <main+0x34c>)
 80019c6:	f002 fcf1 	bl	80043ac <HAL_TIM_Base_Start>
	    for (volatile uint32_t i = 0; i < 100; i++);
 80019ca:	9405      	str	r4, [sp, #20]
 80019cc:	9b05      	ldr	r3, [sp, #20]
 80019ce:	2b63      	cmp	r3, #99	@ 0x63
 80019d0:	d805      	bhi.n	80019de <main+0x5e>
 80019d2:	9b05      	ldr	r3, [sp, #20]
 80019d4:	3301      	adds	r3, #1
 80019d6:	9305      	str	r3, [sp, #20]
 80019d8:	9b05      	ldr	r3, [sp, #20]
 80019da:	2b63      	cmp	r3, #99	@ 0x63
 80019dc:	d9f9      	bls.n	80019d2 <main+0x52>
	    cal_2frqs(fre); //
 80019de:	f8df b370 	ldr.w	fp, [pc, #880]	@ 8001d50 <main+0x3d0>
	    diff_phi_per5_1 = 1166.666666 / (fre[1] * 5 + 10);
 80019e2:	4dbb      	ldr	r5, [pc, #748]	@ (8001cd0 <main+0x350>)
	    diff_phi_per5_0 = 1166.666666 / (fre[0] * 5 + 10);
 80019e4:	f8df 836c 	ldr.w	r8, [pc, #876]	@ 8001d54 <main+0x3d4>
	    cal_2frqs(fre); //
 80019e8:	4658      	mov	r0, fp
 80019ea:	f7ff fd3f 	bl	800146c <cal_2frqs>
	    fft_cal_2types(fre, wave_type); //
 80019ee:	49b4      	ldr	r1, [pc, #720]	@ (8001cc0 <main+0x340>)
 80019f0:	4658      	mov	r0, fp
 80019f2:	f7ff fe85 	bl	8001700 <fft_cal_2types>
	    diff_phi_per5_1 = 1166.666666 / (fre[1] * 5 + 10);
 80019f6:	f89b 4001 	ldrb.w	r4, [fp, #1]
 80019fa:	2705      	movs	r7, #5
 80019fc:	260a      	movs	r6, #10
 80019fe:	fb07 6004 	mla	r0, r7, r4, r6
 8001a02:	f7fe fd5b 	bl	80004bc <__aeabi_i2d>
 8001a06:	4602      	mov	r2, r0
 8001a08:	460b      	mov	r3, r1
 8001a0a:	a1a7      	add	r1, pc, #668	@ (adr r1, 8001ca8 <main+0x328>)
 8001a0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a10:	f7fe fee8 	bl	80007e4 <__aeabi_ddiv>
 8001a14:	e9c5 0100 	strd	r0, r1, [r5]
	    diff_phi_per5_0 = 1166.666666 / (fre[0] * 5 + 10);
 8001a18:	f89b 5000 	ldrb.w	r5, [fp]
 8001a1c:	fb07 6005 	mla	r0, r7, r5, r6
 8001a20:	f7fe fd4c 	bl	80004bc <__aeabi_i2d>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	a19f      	add	r1, pc, #636	@ (adr r1, 8001ca8 <main+0x328>)
 8001a2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a2e:	f7fe fed9 	bl	80007e4 <__aeabi_ddiv>
	      meDA2_Value[i] = (wave_type[1] == 0) ? DAC_SIN[fre[1]*DAC_SIZE + i] : Tri_Wave[fre[1]*DAC_SIZE + i];
 8001a32:	eb04 0484 	add.w	r4, r4, r4, lsl #2
	    diff_phi_per5_0 = 1166.666666 / (fre[0] * 5 + 10);
 8001a36:	e9c8 0100 	strd	r0, r1, [r8]
	      meDA1_Value[i] = (wave_type[0] == 0) ? DAC_SIN[fre[0]*DAC_SIZE + i] : Tri_Wave[fre[0]*DAC_SIZE + i];
 8001a3a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 8001a3e:	49a0      	ldr	r1, [pc, #640]	@ (8001cc0 <main+0x340>)
 8001a40:	48a4      	ldr	r0, [pc, #656]	@ (8001cd4 <main+0x354>)
 8001a42:	f891 8000 	ldrb.w	r8, [r1]
	      meDA2_Value[i] = (wave_type[1] == 0) ? DAC_SIN[fre[1]*DAC_SIZE + i] : Tri_Wave[fre[1]*DAC_SIZE + i];
 8001a46:	f891 e001 	ldrb.w	lr, [r1, #1]
 8001a4a:	49a3      	ldr	r1, [pc, #652]	@ (8001cd8 <main+0x358>)
 8001a4c:	4aa3      	ldr	r2, [pc, #652]	@ (8001cdc <main+0x35c>)
 8001a4e:	4fa4      	ldr	r7, [pc, #656]	@ (8001ce0 <main+0x360>)
 8001a50:	4ea4      	ldr	r6, [pc, #656]	@ (8001ce4 <main+0x364>)
 8001a52:	eb04 0484 	add.w	r4, r4, r4, lsl #2
	      meDA1_Value[i] = (wave_type[0] == 0) ? DAC_SIN[fre[0]*DAC_SIZE + i] : Tri_Wave[fre[0]*DAC_SIZE + i];
 8001a56:	eb03 0383 	add.w	r3, r3, r3, lsl #2
	      meDA2_Value[i] = (wave_type[1] == 0) ? DAC_SIN[fre[1]*DAC_SIZE + i] : Tri_Wave[fre[1]*DAC_SIZE + i];
 8001a5a:	00e4      	lsls	r4, r4, #3
 8001a5c:	eba4 04c3 	sub.w	r4, r4, r3, lsl #3
 8001a60:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8001a64:	fb05 f303 	mul.w	r3, r5, r3
 8001a68:	4419      	add	r1, r3
 8001a6a:	4d9f      	ldr	r5, [pc, #636]	@ (8001ce8 <main+0x368>)
 8001a6c:	4403      	add	r3, r0
 8001a6e:	4620      	mov	r0, r4
 8001a70:	f502 7cc8 	add.w	ip, r2, #400	@ 0x190
 8001a74:	4644      	mov	r4, r8
 8001a76:	4680      	mov	r8, r0
	      meDA1_Value[i] = (wave_type[0] == 0) ? DAC_SIN[fre[0]*DAC_SIZE + i] : Tri_Wave[fre[0]*DAC_SIZE + i];
 8001a78:	2c00      	cmp	r4, #0
 8001a7a:	f040 8233 	bne.w	8001ee4 <main+0x564>
 8001a7e:	8808      	ldrh	r0, [r1, #0]
 8001a80:	f827 0f02 	strh.w	r0, [r7, #2]!
	      DA1_temp[i] = (wave_type[0] == 0) ? DAC_SIN[fre[0]*DAC_SIZE + i] : Tri_Wave[fre[0]*DAC_SIZE + i];
 8001a84:	f826 0f02 	strh.w	r0, [r6, #2]!
	      meDA2_Value[i] = (wave_type[1] == 0) ? DAC_SIN[fre[1]*DAC_SIZE + i] : Tri_Wave[fre[1]*DAC_SIZE + i];
 8001a88:	f1be 0f00 	cmp.w	lr, #0
 8001a8c:	f040 8227 	bne.w	8001ede <main+0x55e>
 8001a90:	f831 0018 	ldrh.w	r0, [r1, r8, lsl #1]
 8001a94:	f822 0f02 	strh.w	r0, [r2, #2]!
	    for (int i = 0; i < DAC_SIZE; i++) {
 8001a98:	4562      	cmp	r2, ip
	      DA2_temp[i] = (wave_type[1] == 0) ? DAC_SIN[fre[1]*DAC_SIZE + i] : Tri_Wave[fre[1]*DAC_SIZE + i];
 8001a9a:	f825 0f02 	strh.w	r0, [r5, #2]!
	    for (int i = 0; i < DAC_SIZE; i++) {
 8001a9e:	f101 0102 	add.w	r1, r1, #2
 8001aa2:	f103 0302 	add.w	r3, r3, #2
 8001aa6:	d1e7      	bne.n	8001a78 <main+0xf8>
	    HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)meDA1_Value, DAC_SIZE, DAC_ALIGN_12B_R);
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	4621      	mov	r1, r4
 8001aac:	4a8f      	ldr	r2, [pc, #572]	@ (8001cec <main+0x36c>)
 8001aae:	9400      	str	r4, [sp, #0]
 8001ab0:	23c8      	movs	r3, #200	@ 0xc8
 8001ab2:	488f      	ldr	r0, [pc, #572]	@ (8001cf0 <main+0x370>)
 8001ab4:	4e8f      	ldr	r6, [pc, #572]	@ (8001cf4 <main+0x374>)
 8001ab6:	4d90      	ldr	r5, [pc, #576]	@ (8001cf8 <main+0x378>)
 8001ab8:	4f90      	ldr	r7, [pc, #576]	@ (8001cfc <main+0x37c>)
 8001aba:	f001 faa5 	bl	8003008 <HAL_DAC_Start_DMA>
	    HAL_DAC_Start_DMA(&hdac2, DAC_CHANNEL_1, (uint32_t*)meDA2_Value, DAC_SIZE, DAC_ALIGN_12B_R);
 8001abe:	4621      	mov	r1, r4
 8001ac0:	4a8f      	ldr	r2, [pc, #572]	@ (8001d00 <main+0x380>)
 8001ac2:	9400      	str	r4, [sp, #0]
 8001ac4:	23c8      	movs	r3, #200	@ 0xc8
 8001ac6:	488f      	ldr	r0, [pc, #572]	@ (8001d04 <main+0x384>)
 8001ac8:	4c8f      	ldr	r4, [pc, #572]	@ (8001d08 <main+0x388>)
 8001aca:	f001 fa9d 	bl	8003008 <HAL_DAC_Start_DMA>
	    HAL_TIM_Base_Start(&htim4);  // TIM4DAC1
 8001ace:	488f      	ldr	r0, [pc, #572]	@ (8001d0c <main+0x38c>)
 8001ad0:	f002 fc6c 	bl	80043ac <HAL_TIM_Base_Start>
	    HAL_TIM_Base_Start(&htim6);  // TIM6DAC2
 8001ad4:	488e      	ldr	r0, [pc, #568]	@ (8001d10 <main+0x390>)
 8001ad6:	f002 fc69 	bl	80043ac <HAL_TIM_Base_Start>
	    	if (mode_flag == 0) {
 8001ada:	4b8e      	ldr	r3, [pc, #568]	@ (8001d14 <main+0x394>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d050      	beq.n	8001b84 <main+0x204>
	        int t = (double)change_phi / 360.0 * (1000.0 / (fre[1] * 2.0 + 10.0)) * 29.71;
 8001ae2:	4b8d      	ldr	r3, [pc, #564]	@ (8001d18 <main+0x398>)
 8001ae4:	f89b 0001 	ldrb.w	r0, [fp, #1]
 8001ae8:	f8d3 a000 	ldr.w	sl, [r3]
	        if (change_phi != 0) {
 8001aec:	f1ba 0f00 	cmp.w	sl, #0
 8001af0:	d037      	beq.n	8001b62 <main+0x1e2>
	          htim4.Instance->CNT = 65535 - (t) - htim4.Instance->CNT;
 8001af2:	4986      	ldr	r1, [pc, #536]	@ (8001d0c <main+0x38c>)
 8001af4:	f8d1 9000 	ldr.w	r9, [r1]
 8001af8:	f8d9 3024 	ldr.w	r3, [r9, #36]	@ 0x24
 8001afc:	f5c3 487f 	rsb	r8, r3, #65280	@ 0xff00
	        int t = (double)change_phi / 360.0 * (1000.0 / (fre[1] * 2.0 + 10.0)) * 29.71;
 8001b00:	f7fe fcdc 	bl	80004bc <__aeabi_i2d>
 8001b04:	4602      	mov	r2, r0
 8001b06:	460b      	mov	r3, r1
 8001b08:	f7fe fb8c 	bl	8000224 <__adddf3>
 8001b0c:	4b83      	ldr	r3, [pc, #524]	@ (8001d1c <main+0x39c>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	f7fe fb88 	bl	8000224 <__adddf3>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	2000      	movs	r0, #0
 8001b1a:	4981      	ldr	r1, [pc, #516]	@ (8001d20 <main+0x3a0>)
 8001b1c:	f7fe fe62 	bl	80007e4 <__aeabi_ddiv>
 8001b20:	4602      	mov	r2, r0
 8001b22:	460b      	mov	r3, r1
 8001b24:	4650      	mov	r0, sl
 8001b26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001b2a:	f7fe fcc7 	bl	80004bc <__aeabi_i2d>
 8001b2e:	4b7d      	ldr	r3, [pc, #500]	@ (8001d24 <main+0x3a4>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	f7fe fe57 	bl	80007e4 <__aeabi_ddiv>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001b3e:	f7fe fd27 	bl	8000590 <__aeabi_dmul>
 8001b42:	a35b      	add	r3, pc, #364	@ (adr r3, 8001cb0 <main+0x330>)
 8001b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b48:	f7fe fd22 	bl	8000590 <__aeabi_dmul>
 8001b4c:	f7fe ffd0 	bl	8000af0 <__aeabi_d2iz>
	          htim4.Instance->CNT = 65535 - (t) - htim4.Instance->CNT;
 8001b50:	f108 08ff 	add.w	r8, r8, #255	@ 0xff
	          change_phi = 0;
 8001b54:	4a70      	ldr	r2, [pc, #448]	@ (8001d18 <main+0x398>)
	          htim4.Instance->CNT = 65535 - (t) - htim4.Instance->CNT;
 8001b56:	eba8 0000 	sub.w	r0, r8, r0
	          change_phi = 0;
 8001b5a:	2300      	movs	r3, #0
	          htim4.Instance->CNT = 65535 - (t) - htim4.Instance->CNT;
 8001b5c:	f8c9 0024 	str.w	r0, [r9, #36]	@ 0x24
	          change_phi = 0;
 8001b60:	6013      	str	r3, [r2, #0]
	      if (flag == 1) {  // 
 8001b62:	4b71      	ldr	r3, [pc, #452]	@ (8001d28 <main+0x3a8>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d1b7      	bne.n	8001ada <main+0x15a>
	        HAL_NVIC_SystemReset();  // HAL
 8001b6a:	f001 fa0b 	bl	8002f84 <HAL_NVIC_SystemReset>
            wave_type[0] = 0;
 8001b6e:	4a54      	ldr	r2, [pc, #336]	@ (8001cc0 <main+0x340>)
 8001b70:	2300      	movs	r3, #0
 8001b72:	8013      	strh	r3, [r2, #0]
            flag = 0;
 8001b74:	4a6c      	ldr	r2, [pc, #432]	@ (8001d28 <main+0x3a8>)
 8001b76:	7013      	strb	r3, [r2, #0]
            change_phi = 0;
 8001b78:	4a67      	ldr	r2, [pc, #412]	@ (8001d18 <main+0x398>)
 8001b7a:	6013      	str	r3, [r2, #0]
	    	if (mode_flag == 0) {
 8001b7c:	4b65      	ldr	r3, [pc, #404]	@ (8001d14 <main+0x394>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1ae      	bne.n	8001ae2 <main+0x162>
	    	    do_da_flag2 = 0;
 8001b84:	7033      	strb	r3, [r6, #0]
	    	    while (do_da_flag2 == 0);  // DAC
 8001b86:	7833      	ldrb	r3, [r6, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d0fc      	beq.n	8001b86 <main+0x206>
	    	    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCConvertedValue, ADC1_DMA_Size);
 8001b8c:	494d      	ldr	r1, [pc, #308]	@ (8001cc4 <main+0x344>)
 8001b8e:	484e      	ldr	r0, [pc, #312]	@ (8001cc8 <main+0x348>)
 8001b90:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b94:	f001 f85c 	bl	8002c50 <HAL_ADC_Start_DMA>
	    	    get_pos_angle();
 8001b98:	f7ff fd2a 	bl	80015f0 <get_pos_angle>
	    	    delayTime1 = (CLK/(TIM_PSC + 1) * pos_angle[1] ) / (PI * ((double)fre[1] + 2.0)) + 0.5;
 8001b9c:	4b63      	ldr	r3, [pc, #396]	@ (8001d2c <main+0x3ac>)
 8001b9e:	4a64      	ldr	r2, [pc, #400]	@ (8001d30 <main+0x3b0>)
 8001ba0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ba4:	f9b2 0000 	ldrsh.w	r0, [r2]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	fb90 f0f3 	sdiv	r0, r0, r3
 8001bae:	f7fe fc85 	bl	80004bc <__aeabi_i2d>
 8001bb2:	4b60      	ldr	r3, [pc, #384]	@ (8001d34 <main+0x3b4>)
 8001bb4:	f89b a001 	ldrb.w	sl, [fp, #1]
 8001bb8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001bbc:	f7fe fce8 	bl	8000590 <__aeabi_dmul>
 8001bc0:	4680      	mov	r8, r0
 8001bc2:	4650      	mov	r0, sl
 8001bc4:	4689      	mov	r9, r1
 8001bc6:	f7fe fc69 	bl	800049c <__aeabi_ui2d>
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bd0:	f7fe fb28 	bl	8000224 <__adddf3>
 8001bd4:	a338      	add	r3, pc, #224	@ (adr r3, 8001cb8 <main+0x338>)
 8001bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bda:	f7fe fcd9 	bl	8000590 <__aeabi_dmul>
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	4640      	mov	r0, r8
 8001be4:	4649      	mov	r1, r9
 8001be6:	f7fe fdfd 	bl	80007e4 <__aeabi_ddiv>
 8001bea:	4b53      	ldr	r3, [pc, #332]	@ (8001d38 <main+0x3b8>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	f7fe fb19 	bl	8000224 <__adddf3>
 8001bf2:	f7fe ff7d 	bl	8000af0 <__aeabi_d2iz>
 8001bf6:	4b51      	ldr	r3, [pc, #324]	@ (8001d3c <main+0x3bc>)
	    	    cnt = htim6.Instance->CNT;
 8001bf8:	4a51      	ldr	r2, [pc, #324]	@ (8001d40 <main+0x3c0>)
	    	    delayTime1 = (CLK/(TIM_PSC + 1) * pos_angle[1] ) / (PI * ((double)fre[1] + 2.0)) + 0.5;
 8001bfa:	6018      	str	r0, [r3, #0]
	    	    cnt = htim6.Instance->CNT;
 8001bfc:	4b44      	ldr	r3, [pc, #272]	@ (8001d10 <main+0x390>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	    	    if(delayTime1 > 0){
 8001c02:	2800      	cmp	r0, #0
	    	    cnt = htim6.Instance->CNT;
 8001c04:	b21b      	sxth	r3, r3
 8001c06:	8013      	strh	r3, [r2, #0]
	    	    if(delayTime1 > 0){
 8001c08:	f340 8146 	ble.w	8001e98 <main+0x518>
	    	    	cnt_new = (delayTime1 - cnt) % (TIM_Period * (100 / (fre[1]/2 + 1))); // mod
 8001c0c:	4a4d      	ldr	r2, [pc, #308]	@ (8001d44 <main+0x3c4>)
 8001c0e:	1ac3      	subs	r3, r0, r3
 8001c10:	f9b2 0000 	ldrsh.w	r0, [r2]
 8001c14:	ea4f 015a 	mov.w	r1, sl, lsr #1
 8001c18:	3101      	adds	r1, #1
 8001c1a:	2264      	movs	r2, #100	@ 0x64
 8001c1c:	fbb2 f2f1 	udiv	r2, r2, r1
 8001c20:	fb00 f202 	mul.w	r2, r0, r2
 8001c24:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c28:	fb02 3311 	mls	r3, r2, r1, r3
 8001c2c:	4a46      	ldr	r2, [pc, #280]	@ (8001d48 <main+0x3c8>)
 8001c2e:	b21b      	sxth	r3, r3
 8001c30:	8013      	strh	r3, [r2, #0]
	    	    	circular_shift(DA2_temp, (cnt_new/TIM_Period)+0.5); //DAC
 8001c32:	fb93 f0f0 	sdiv	r0, r3, r0
 8001c36:	f7fe fc41 	bl	80004bc <__aeabi_i2d>
 8001c3a:	4b3f      	ldr	r3, [pc, #252]	@ (8001d38 <main+0x3b8>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f7fe faf1 	bl	8000224 <__adddf3>
 8001c42:	f7fe ff55 	bl	8000af0 <__aeabi_d2iz>
 8001c46:	b201      	sxth	r1, r0
 8001c48:	4840      	ldr	r0, [pc, #256]	@ (8001d4c <main+0x3cc>)
 8001c4a:	f7ff fbdf 	bl	800140c <circular_shift>
	    	    	DA2_temp[i] = (wave_type[1] == 0) ? DAC_SIN[fre[1]*DAC_SIZE + i] : Tri_Wave[fre[1]*DAC_SIZE + i];
 8001c4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc0 <main+0x340>)
	    	    	meDA2_Value[i] = DA2_temp[i];
 8001c50:	493e      	ldr	r1, [pc, #248]	@ (8001d4c <main+0x3cc>)
 8001c52:	482b      	ldr	r0, [pc, #172]	@ (8001d00 <main+0x380>)
	    	    	DA2_temp[i] = (wave_type[1] == 0) ? DAC_SIN[fre[1]*DAC_SIZE + i] : Tri_Wave[fre[1]*DAC_SIZE + i];
 8001c54:	f893 8001 	ldrb.w	r8, [r3, #1]
	    	    	meDA2_Value[i] = DA2_temp[i];
 8001c58:	f44f 79c8 	mov.w	r9, #400	@ 0x190
 8001c5c:	464a      	mov	r2, r9
 8001c5e:	f004 fa9b 	bl	8006198 <memcpy>
 8001c62:	4b1d      	ldr	r3, [pc, #116]	@ (8001cd8 <main+0x358>)
 8001c64:	fb09 f20a 	mul.w	r2, r9, sl
 8001c68:	1899      	adds	r1, r3, r2
 8001c6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd4 <main+0x354>)
 8001c6c:	441a      	add	r2, r3
 8001c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce8 <main+0x368>)
	    	    	DA2_temp[i] = (wave_type[1] == 0) ? DAC_SIN[fre[1]*DAC_SIZE + i] : Tri_Wave[fre[1]*DAC_SIZE + i];
 8001c70:	f1b8 0f00 	cmp.w	r8, #0
 8001c74:	f040 80eb 	bne.w	8001e4e <main+0x4ce>
 8001c78:	8808      	ldrh	r0, [r1, #0]
 8001c7a:	f823 0f02 	strh.w	r0, [r3, #2]!
	    	    for (int i = 0; i < DAC_SIZE; i++) {
 8001c7e:	42ab      	cmp	r3, r5
 8001c80:	f101 0102 	add.w	r1, r1, #2
 8001c84:	f102 0202 	add.w	r2, r2, #2
 8001c88:	d1f2      	bne.n	8001c70 <main+0x2f0>
	    	    do_da_flag1 = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	703b      	strb	r3, [r7, #0]
	    	    while (do_da_flag1 == 0);
 8001c8e:	783b      	ldrb	r3, [r7, #0]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d0fc      	beq.n	8001c8e <main+0x30e>
	    	    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCConvertedValue, ADC1_DMA_Size);
 8001c94:	490b      	ldr	r1, [pc, #44]	@ (8001cc4 <main+0x344>)
 8001c96:	480c      	ldr	r0, [pc, #48]	@ (8001cc8 <main+0x348>)
 8001c98:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c9c:	f000 ffd8 	bl	8002c50 <HAL_ADC_Start_DMA>
	    	    get_pos_angle();
 8001ca0:	f7ff fca6 	bl	80015f0 <get_pos_angle>
 8001ca4:	e058      	b.n	8001d58 <main+0x3d8>
 8001ca6:	bf00      	nop
 8001ca8:	aa7ded6c 	.word	0xaa7ded6c
 8001cac:	40923aaa 	.word	0x40923aaa
 8001cb0:	8f5c28f6 	.word	0x8f5c28f6
 8001cb4:	403db5c2 	.word	0x403db5c2
 8001cb8:	60000000 	.word	0x60000000
 8001cbc:	400921fb 	.word	0x400921fb
 8001cc0:	20005b50 	.word	0x20005b50
 8001cc4:	20005b94 	.word	0x20005b94
 8001cc8:	200059fc 	.word	0x200059fc
 8001ccc:	20006a88 	.word	0x20006a88
 8001cd0:	20005b88 	.word	0x20005b88
 8001cd4:	20000004 	.word	0x20000004
 8001cd8:	20003b64 	.word	0x20003b64
 8001cdc:	200066b2 	.word	0x200066b2
 8001ce0:	20006842 	.word	0x20006842
 8001ce4:	20006522 	.word	0x20006522
 8001ce8:	20006392 	.word	0x20006392
 8001cec:	20006844 	.word	0x20006844
 8001cf0:	20005b3c 	.word	0x20005b3c
 8001cf4:	200069d4 	.word	0x200069d4
 8001cf8:	20006522 	.word	0x20006522
 8001cfc:	200069d5 	.word	0x200069d5
 8001d00:	200066b4 	.word	0x200066b4
 8001d04:	20005b28 	.word	0x20005b28
 8001d08:	200066b2 	.word	0x200066b2
 8001d0c:	20006a38 	.word	0x20006a38
 8001d10:	200069e8 	.word	0x200069e8
 8001d14:	20005b90 	.word	0x20005b90
 8001d18:	20005b78 	.word	0x20005b78
 8001d1c:	40240000 	.word	0x40240000
 8001d20:	408f4000 	.word	0x408f4000
 8001d24:	40768000 	.word	0x40768000
 8001d28:	20005b91 	.word	0x20005b91
 8001d2c:	20005b56 	.word	0x20005b56
 8001d30:	20000000 	.word	0x20000000
 8001d34:	20005b68 	.word	0x20005b68
 8001d38:	3fe00000 	.word	0x3fe00000
 8001d3c:	20005b5c 	.word	0x20005b5c
 8001d40:	20005b5a 	.word	0x20005b5a
 8001d44:	20000002 	.word	0x20000002
 8001d48:	20005b58 	.word	0x20005b58
 8001d4c:	20006394 	.word	0x20006394
 8001d50:	20005b54 	.word	0x20005b54
 8001d54:	20005b80 	.word	0x20005b80
	    	    delayTime0 = (CLK/(TIM_PSC + 1) * pos_angle[0] ) / (PI * ((double)fre[0] + 2.0)) + 0.5;
 8001d58:	4b65      	ldr	r3, [pc, #404]	@ (8001ef0 <main+0x570>)
 8001d5a:	4a66      	ldr	r2, [pc, #408]	@ (8001ef4 <main+0x574>)
 8001d5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d60:	f9b2 0000 	ldrsh.w	r0, [r2]
 8001d64:	3301      	adds	r3, #1
 8001d66:	fb90 f0f3 	sdiv	r0, r0, r3
 8001d6a:	f7fe fba7 	bl	80004bc <__aeabi_i2d>
 8001d6e:	4b62      	ldr	r3, [pc, #392]	@ (8001ef8 <main+0x578>)
 8001d70:	f89b a000 	ldrb.w	sl, [fp]
 8001d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d78:	f7fe fc0a 	bl	8000590 <__aeabi_dmul>
 8001d7c:	4680      	mov	r8, r0
 8001d7e:	4650      	mov	r0, sl
 8001d80:	4689      	mov	r9, r1
 8001d82:	f7fe fb8b 	bl	800049c <__aeabi_ui2d>
 8001d86:	2200      	movs	r2, #0
 8001d88:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d8c:	f7fe fa4a 	bl	8000224 <__adddf3>
 8001d90:	a355      	add	r3, pc, #340	@ (adr r3, 8001ee8 <main+0x568>)
 8001d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d96:	f7fe fbfb 	bl	8000590 <__aeabi_dmul>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	4640      	mov	r0, r8
 8001da0:	4649      	mov	r1, r9
 8001da2:	f7fe fd1f 	bl	80007e4 <__aeabi_ddiv>
 8001da6:	4b55      	ldr	r3, [pc, #340]	@ (8001efc <main+0x57c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	f7fe fa3b 	bl	8000224 <__adddf3>
 8001dae:	f7fe fe9f 	bl	8000af0 <__aeabi_d2iz>
 8001db2:	4b53      	ldr	r3, [pc, #332]	@ (8001f00 <main+0x580>)
	    	    cnt = htim6.Instance->CNT;
 8001db4:	4a53      	ldr	r2, [pc, #332]	@ (8001f04 <main+0x584>)
	    	    delayTime0 = (CLK/(TIM_PSC + 1) * pos_angle[0] ) / (PI * ((double)fre[0] + 2.0)) + 0.5;
 8001db6:	6018      	str	r0, [r3, #0]
	    	    cnt = htim6.Instance->CNT;
 8001db8:	4b53      	ldr	r3, [pc, #332]	@ (8001f08 <main+0x588>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	    	    if(delayTime0 > 0){
 8001dbe:	2800      	cmp	r0, #0
	    	    cnt = htim6.Instance->CNT;
 8001dc0:	b21b      	sxth	r3, r3
 8001dc2:	8013      	strh	r3, [r2, #0]
	    	    if(delayTime0 > 0){
 8001dc4:	dd45      	ble.n	8001e52 <main+0x4d2>
	    	    	cnt_new = (delayTime0 - cnt) % (TIM_Period * (100 / (fre[0]/2 + 1)));
 8001dc6:	4a51      	ldr	r2, [pc, #324]	@ (8001f0c <main+0x58c>)
 8001dc8:	1ac3      	subs	r3, r0, r3
 8001dca:	f9b2 0000 	ldrsh.w	r0, [r2]
 8001dce:	ea4f 015a 	mov.w	r1, sl, lsr #1
 8001dd2:	3101      	adds	r1, #1
 8001dd4:	2264      	movs	r2, #100	@ 0x64
 8001dd6:	fbb2 f2f1 	udiv	r2, r2, r1
 8001dda:	fb00 f202 	mul.w	r2, r0, r2
 8001dde:	fb93 f1f2 	sdiv	r1, r3, r2
 8001de2:	fb02 3311 	mls	r3, r2, r1, r3
 8001de6:	4a4a      	ldr	r2, [pc, #296]	@ (8001f10 <main+0x590>)
 8001de8:	b21b      	sxth	r3, r3
 8001dea:	8013      	strh	r3, [r2, #0]
	    	    	circular_shift(DA1_temp, (cnt_new/TIM_Period)+0.5);
 8001dec:	fb93 f0f0 	sdiv	r0, r3, r0
 8001df0:	f7fe fb64 	bl	80004bc <__aeabi_i2d>
 8001df4:	4b41      	ldr	r3, [pc, #260]	@ (8001efc <main+0x57c>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	f7fe fa14 	bl	8000224 <__adddf3>
 8001dfc:	f7fe fe78 	bl	8000af0 <__aeabi_d2iz>
 8001e00:	b201      	sxth	r1, r0
 8001e02:	4844      	ldr	r0, [pc, #272]	@ (8001f14 <main+0x594>)
 8001e04:	f7ff fb02 	bl	800140c <circular_shift>
	    	    	DA1_temp[i] = (wave_type[0] == 0) ? DAC_SIN[fre[0]*DAC_SIZE + i] : Tri_Wave[fre[0]*DAC_SIZE + i];
 8001e08:	4b43      	ldr	r3, [pc, #268]	@ (8001f18 <main+0x598>)
	    	    	meDA1_Value[i] = DA1_temp[i];
 8001e0a:	4942      	ldr	r1, [pc, #264]	@ (8001f14 <main+0x594>)
 8001e0c:	4843      	ldr	r0, [pc, #268]	@ (8001f1c <main+0x59c>)
	    	    	DA1_temp[i] = (wave_type[0] == 0) ? DAC_SIN[fre[0]*DAC_SIZE + i] : Tri_Wave[fre[0]*DAC_SIZE + i];
 8001e0e:	f893 8000 	ldrb.w	r8, [r3]
	    	    	meDA1_Value[i] = DA1_temp[i];
 8001e12:	f44f 79c8 	mov.w	r9, #400	@ 0x190
 8001e16:	464a      	mov	r2, r9
 8001e18:	f004 f9be 	bl	8006198 <memcpy>
	    	    	DA1_temp[i] = (wave_type[0] == 0) ? DAC_SIN[fre[0]*DAC_SIZE + i] : Tri_Wave[fre[0]*DAC_SIZE + i];
 8001e1c:	4b40      	ldr	r3, [pc, #256]	@ (8001f20 <main+0x5a0>)
 8001e1e:	fb09 f20a 	mul.w	r2, r9, sl
 8001e22:	1899      	adds	r1, r3, r2
 8001e24:	4b3f      	ldr	r3, [pc, #252]	@ (8001f24 <main+0x5a4>)
 8001e26:	441a      	add	r2, r3
	    	    	meDA1_Value[i] = DA1_temp[i];
 8001e28:	4b3f      	ldr	r3, [pc, #252]	@ (8001f28 <main+0x5a8>)
	    	    	DA1_temp[i] = (wave_type[0] == 0) ? DAC_SIN[fre[0]*DAC_SIZE + i] : Tri_Wave[fre[0]*DAC_SIZE + i];
 8001e2a:	f1b8 0f00 	cmp.w	r8, #0
 8001e2e:	d10c      	bne.n	8001e4a <main+0x4ca>
 8001e30:	8808      	ldrh	r0, [r1, #0]
 8001e32:	f823 0f02 	strh.w	r0, [r3, #2]!
	    	    for (int i = 0; i < DAC_SIZE; i++) {
 8001e36:	42a3      	cmp	r3, r4
 8001e38:	f101 0102 	add.w	r1, r1, #2
 8001e3c:	f102 0202 	add.w	r2, r2, #2
 8001e40:	f43f ae8f 	beq.w	8001b62 <main+0x1e2>
	    	    	DA1_temp[i] = (wave_type[0] == 0) ? DAC_SIN[fre[0]*DAC_SIZE + i] : Tri_Wave[fre[0]*DAC_SIZE + i];
 8001e44:	f1b8 0f00 	cmp.w	r8, #0
 8001e48:	d0f2      	beq.n	8001e30 <main+0x4b0>
 8001e4a:	8810      	ldrh	r0, [r2, #0]
 8001e4c:	e7f1      	b.n	8001e32 <main+0x4b2>
	    	    	DA2_temp[i] = (wave_type[1] == 0) ? DAC_SIN[fre[1]*DAC_SIZE + i] : Tri_Wave[fre[1]*DAC_SIZE + i];
 8001e4e:	8810      	ldrh	r0, [r2, #0]
 8001e50:	e713      	b.n	8001c7a <main+0x2fa>
	    	    	cnt_new = (cnt - delayTime0) % (TIM_Period * (100 / (fre[0]/2 + 1)));
 8001e52:	4a2e      	ldr	r2, [pc, #184]	@ (8001f0c <main+0x58c>)
 8001e54:	1a1b      	subs	r3, r3, r0
 8001e56:	f9b2 0000 	ldrsh.w	r0, [r2]
 8001e5a:	ea4f 015a 	mov.w	r1, sl, lsr #1
 8001e5e:	3101      	adds	r1, #1
 8001e60:	2264      	movs	r2, #100	@ 0x64
 8001e62:	fbb2 f2f1 	udiv	r2, r2, r1
 8001e66:	fb00 f202 	mul.w	r2, r0, r2
 8001e6a:	fb93 f1f2 	sdiv	r1, r3, r2
 8001e6e:	fb02 3311 	mls	r3, r2, r1, r3
 8001e72:	4a27      	ldr	r2, [pc, #156]	@ (8001f10 <main+0x590>)
 8001e74:	b21b      	sxth	r3, r3
 8001e76:	8013      	strh	r3, [r2, #0]
	    	    	circular_shift(DA1_temp, (-cnt_new/TIM_Period)-0.5);
 8001e78:	425b      	negs	r3, r3
 8001e7a:	fb93 f0f0 	sdiv	r0, r3, r0
 8001e7e:	f7fe fb1d 	bl	80004bc <__aeabi_i2d>
 8001e82:	4b1e      	ldr	r3, [pc, #120]	@ (8001efc <main+0x57c>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	f7fe f9cb 	bl	8000220 <__aeabi_dsub>
 8001e8a:	f7fe fe31 	bl	8000af0 <__aeabi_d2iz>
 8001e8e:	b201      	sxth	r1, r0
 8001e90:	4820      	ldr	r0, [pc, #128]	@ (8001f14 <main+0x594>)
 8001e92:	f7ff fabb 	bl	800140c <circular_shift>
	    	    for (int i = 0; i < DAC_SIZE; i++) {
 8001e96:	e7b7      	b.n	8001e08 <main+0x488>
	    	    	cnt_new = (cnt - delayTime1) % (TIM_Period * (100 / (fre[1]/2 + 1)));
 8001e98:	4a1c      	ldr	r2, [pc, #112]	@ (8001f0c <main+0x58c>)
 8001e9a:	1a1b      	subs	r3, r3, r0
 8001e9c:	f9b2 0000 	ldrsh.w	r0, [r2]
 8001ea0:	ea4f 015a 	mov.w	r1, sl, lsr #1
 8001ea4:	3101      	adds	r1, #1
 8001ea6:	2264      	movs	r2, #100	@ 0x64
 8001ea8:	fbb2 f2f1 	udiv	r2, r2, r1
 8001eac:	fb00 f202 	mul.w	r2, r0, r2
 8001eb0:	fb93 f1f2 	sdiv	r1, r3, r2
 8001eb4:	fb02 3311 	mls	r3, r2, r1, r3
 8001eb8:	4a15      	ldr	r2, [pc, #84]	@ (8001f10 <main+0x590>)
 8001eba:	b21b      	sxth	r3, r3
 8001ebc:	8013      	strh	r3, [r2, #0]
	    	    	circular_shift(DA2_temp, (-cnt_new/TIM_Period)-0.5);
 8001ebe:	425b      	negs	r3, r3
 8001ec0:	fb93 f0f0 	sdiv	r0, r3, r0
 8001ec4:	f7fe fafa 	bl	80004bc <__aeabi_i2d>
 8001ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8001efc <main+0x57c>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f7fe f9a8 	bl	8000220 <__aeabi_dsub>
 8001ed0:	f7fe fe0e 	bl	8000af0 <__aeabi_d2iz>
 8001ed4:	b201      	sxth	r1, r0
 8001ed6:	4815      	ldr	r0, [pc, #84]	@ (8001f2c <main+0x5ac>)
 8001ed8:	f7ff fa98 	bl	800140c <circular_shift>
	    	    for (int i = 0; i < DAC_SIZE; i++) {
 8001edc:	e6b7      	b.n	8001c4e <main+0x2ce>
	      meDA2_Value[i] = (wave_type[1] == 0) ? DAC_SIN[fre[1]*DAC_SIZE + i] : Tri_Wave[fre[1]*DAC_SIZE + i];
 8001ede:	f833 0018 	ldrh.w	r0, [r3, r8, lsl #1]
 8001ee2:	e5d7      	b.n	8001a94 <main+0x114>
	      meDA1_Value[i] = (wave_type[0] == 0) ? DAC_SIN[fre[0]*DAC_SIZE + i] : Tri_Wave[fre[0]*DAC_SIZE + i];
 8001ee4:	8818      	ldrh	r0, [r3, #0]
 8001ee6:	e5cb      	b.n	8001a80 <main+0x100>
 8001ee8:	60000000 	.word	0x60000000
 8001eec:	400921fb 	.word	0x400921fb
 8001ef0:	20005b56 	.word	0x20005b56
 8001ef4:	20000000 	.word	0x20000000
 8001ef8:	20005b68 	.word	0x20005b68
 8001efc:	3fe00000 	.word	0x3fe00000
 8001f00:	20005b60 	.word	0x20005b60
 8001f04:	20005b5a 	.word	0x20005b5a
 8001f08:	200069e8 	.word	0x200069e8
 8001f0c:	20000002 	.word	0x20000002
 8001f10:	20005b58 	.word	0x20005b58
 8001f14:	20006524 	.word	0x20006524
 8001f18:	20005b50 	.word	0x20005b50
 8001f1c:	20006844 	.word	0x20006844
 8001f20:	20003b64 	.word	0x20003b64
 8001f24:	20000004 	.word	0x20000004
 8001f28:	20006522 	.word	0x20006522
 8001f2c:	20006394 	.word	0x20006394

08001f30 <Error_Handler>:
 8001f30:	b672      	cpsid	i
  while (1)
 8001f32:	e7fe      	b.n	8001f32 <Error_Handler+0x2>

08001f34 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f34:	4b0b      	ldr	r3, [pc, #44]	@ (8001f64 <HAL_MspInit+0x30>)
 8001f36:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001f38:	f042 0201 	orr.w	r2, r2, #1
 8001f3c:	661a      	str	r2, [r3, #96]	@ 0x60
 8001f3e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 8001f40:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f42:	f002 0201 	and.w	r2, r2, #1
 8001f46:	9200      	str	r2, [sp, #0]
 8001f48:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f4a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f4c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001f50:	659a      	str	r2, [r3, #88]	@ 0x58
 8001f52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f58:	9301      	str	r3, [sp, #4]
 8001f5a:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f5c:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 8001f5e:	f001 bce5 	b.w	800392c <HAL_PWREx_DisableUCPDDeadBattery>
 8001f62:	bf00      	nop
 8001f64:	40021000 	.word	0x40021000

08001f68 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f68:	e7fe      	b.n	8001f68 <NMI_Handler>
 8001f6a:	bf00      	nop

08001f6c <HardFault_Handler>:
//        "mrsne r0, psp \n"
//        "ldr r1, [r0, #24] \n"  // PC?
//        "b HardFault_Debug \n"
//    );
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f6c:	e7fe      	b.n	8001f6c <HardFault_Handler>
 8001f6e:	bf00      	nop

08001f70 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f70:	e7fe      	b.n	8001f70 <MemManage_Handler>
 8001f72:	bf00      	nop

08001f74 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f74:	e7fe      	b.n	8001f74 <BusFault_Handler>
 8001f76:	bf00      	nop

08001f78 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f78:	e7fe      	b.n	8001f78 <UsageFault_Handler>
 8001f7a:	bf00      	nop

08001f7c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop

08001f80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop

08001f84 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop

08001f88 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f88:	f000 b9fc 	b.w	8002384 <HAL_IncTick>

08001f8c <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f8c:	4801      	ldr	r0, [pc, #4]	@ (8001f94 <DMA1_Channel1_IRQHandler+0x8>)
 8001f8e:	f001 baf1 	b.w	8003574 <HAL_DMA_IRQHandler>
 8001f92:	bf00      	nop
 8001f94:	2000599c 	.word	0x2000599c

08001f98 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001f98:	4801      	ldr	r0, [pc, #4]	@ (8001fa0 <DMA1_Channel2_IRQHandler+0x8>)
 8001f9a:	f001 baeb 	b.w	8003574 <HAL_DMA_IRQHandler>
 8001f9e:	bf00      	nop
 8001fa0:	20005ac8 	.word	0x20005ac8

08001fa4 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8001fa4:	4801      	ldr	r0, [pc, #4]	@ (8001fac <DMA1_Channel3_IRQHandler+0x8>)
 8001fa6:	f001 bae5 	b.w	8003574 <HAL_DMA_IRQHandler>
 8001faa:	bf00      	nop
 8001fac:	20005a68 	.word	0x20005a68

08001fb0 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001fb0:	4801      	ldr	r0, [pc, #4]	@ (8001fb8 <TIM3_IRQHandler+0x8>)
 8001fb2:	f002 bb19 	b.w	80045e8 <HAL_TIM_IRQHandler>
 8001fb6:	bf00      	nop
 8001fb8:	20006a88 	.word	0x20006a88

08001fbc <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001fbc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001fc0:	f001 bc36 	b.w	8003830 <HAL_GPIO_EXTI_IRQHandler>

08001fc4 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001fc4:	4a03      	ldr	r2, [pc, #12]	@ (8001fd4 <SystemInit+0x10>)
 8001fc6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001fca:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fce:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fd2:	4770      	bx	lr
 8001fd4:	e000ed00 	.word	0xe000ed00

08001fd8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001fd8:	b500      	push	{lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fda:	481a      	ldr	r0, [pc, #104]	@ (8002044 <MX_TIM3_Init+0x6c>)
 8001fdc:	4a1a      	ldr	r2, [pc, #104]	@ (8002048 <MX_TIM3_Init+0x70>)
 8001fde:	6002      	str	r2, [r0, #0]
{
 8001fe0:	b089      	sub	sp, #36	@ 0x24
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fe2:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 0;
 8001fe4:	22a7      	movs	r2, #167	@ 0xa7
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fe6:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001fea:	e9cd 3306 	strd	r3, r3, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fee:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim3.Init.Prescaler = 0;
 8001ff2:	e9c0 3301 	strd	r3, r3, [r0, #4]
 8001ff6:	e9c0 2303 	strd	r2, r3, [r0, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ffa:	9303      	str	r3, [sp, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 167;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ffc:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ffe:	f002 fc4f 	bl	80048a0 <HAL_TIM_Base_Init>
 8002002:	b998      	cbnz	r0, 800202c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002004:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002008:	480e      	ldr	r0, [pc, #56]	@ (8002044 <MX_TIM3_Init+0x6c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800200a:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800200c:	a904      	add	r1, sp, #16
 800200e:	f002 fa07 	bl	8004420 <HAL_TIM_ConfigClockSource>
 8002012:	b998      	cbnz	r0, 800203c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002014:	2220      	movs	r2, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002016:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002018:	480a      	ldr	r0, [pc, #40]	@ (8002044 <MX_TIM3_Init+0x6c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800201a:	9201      	str	r2, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800201c:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800201e:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002020:	f002 fc70 	bl	8004904 <HAL_TIMEx_MasterConfigSynchronization>
 8002024:	b928      	cbnz	r0, 8002032 <MX_TIM3_Init+0x5a>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002026:	b009      	add	sp, #36	@ 0x24
 8002028:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800202c:	f7ff ff80 	bl	8001f30 <Error_Handler>
 8002030:	e7e8      	b.n	8002004 <MX_TIM3_Init+0x2c>
    Error_Handler();
 8002032:	f7ff ff7d 	bl	8001f30 <Error_Handler>
}
 8002036:	b009      	add	sp, #36	@ 0x24
 8002038:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800203c:	f7ff ff78 	bl	8001f30 <Error_Handler>
 8002040:	e7e8      	b.n	8002014 <MX_TIM3_Init+0x3c>
 8002042:	bf00      	nop
 8002044:	20006a88 	.word	0x20006a88
 8002048:	40000400 	.word	0x40000400

0800204c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800204c:	b500      	push	{lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800204e:	481a      	ldr	r0, [pc, #104]	@ (80020b8 <MX_TIM4_Init+0x6c>)
 8002050:	4a1a      	ldr	r2, [pc, #104]	@ (80020bc <MX_TIM4_Init+0x70>)
 8002052:	6002      	str	r2, [r0, #0]
{
 8002054:	b089      	sub	sp, #36	@ 0x24
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002056:	2300      	movs	r3, #0
  htim4.Init.Prescaler = 0;
 8002058:	22a7      	movs	r2, #167	@ 0xa7
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800205a:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800205e:	e9cd 3306 	strd	r3, r3, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002062:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim4.Init.Prescaler = 0;
 8002066:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800206a:	e9c0 2303 	strd	r2, r3, [r0, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800206e:	9303      	str	r3, [sp, #12]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 167;
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002070:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002072:	f002 fc15 	bl	80048a0 <HAL_TIM_Base_Init>
 8002076:	b998      	cbnz	r0, 80020a0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002078:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800207c:	480e      	ldr	r0, [pc, #56]	@ (80020b8 <MX_TIM4_Init+0x6c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800207e:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002080:	a904      	add	r1, sp, #16
 8002082:	f002 f9cd 	bl	8004420 <HAL_TIM_ConfigClockSource>
 8002086:	b998      	cbnz	r0, 80020b0 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002088:	2220      	movs	r2, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800208a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800208c:	480a      	ldr	r0, [pc, #40]	@ (80020b8 <MX_TIM4_Init+0x6c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800208e:	9201      	str	r2, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002090:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002092:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002094:	f002 fc36 	bl	8004904 <HAL_TIMEx_MasterConfigSynchronization>
 8002098:	b928      	cbnz	r0, 80020a6 <MX_TIM4_Init+0x5a>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800209a:	b009      	add	sp, #36	@ 0x24
 800209c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80020a0:	f7ff ff46 	bl	8001f30 <Error_Handler>
 80020a4:	e7e8      	b.n	8002078 <MX_TIM4_Init+0x2c>
    Error_Handler();
 80020a6:	f7ff ff43 	bl	8001f30 <Error_Handler>
}
 80020aa:	b009      	add	sp, #36	@ 0x24
 80020ac:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80020b0:	f7ff ff3e 	bl	8001f30 <Error_Handler>
 80020b4:	e7e8      	b.n	8002088 <MX_TIM4_Init+0x3c>
 80020b6:	bf00      	nop
 80020b8:	20006a38 	.word	0x20006a38
 80020bc:	40000800 	.word	0x40000800

080020c0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80020c0:	b500      	push	{lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80020c2:	4812      	ldr	r0, [pc, #72]	@ (800210c <MX_TIM6_Init+0x4c>)
 80020c4:	4912      	ldr	r1, [pc, #72]	@ (8002110 <MX_TIM6_Init+0x50>)
{
 80020c6:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020c8:	2300      	movs	r3, #0
  htim6.Init.Prescaler = 0;
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 167;
 80020ca:	22a7      	movs	r2, #167	@ 0xa7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020cc:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim6.Init.Prescaler = 0;
 80020d0:	e9c0 1300 	strd	r1, r3, [r0]
  htim6.Init.Period = 167;
 80020d4:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d8:	9303      	str	r3, [sp, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020da:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80020dc:	f002 fbe0 	bl	80048a0 <HAL_TIM_Base_Init>
 80020e0:	b958      	cbnz	r0, 80020fa <MX_TIM6_Init+0x3a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80020e2:	2220      	movs	r2, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020e4:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80020e6:	4809      	ldr	r0, [pc, #36]	@ (800210c <MX_TIM6_Init+0x4c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80020e8:	9201      	str	r2, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80020ea:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ec:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80020ee:	f002 fc09 	bl	8004904 <HAL_TIMEx_MasterConfigSynchronization>
 80020f2:	b928      	cbnz	r0, 8002100 <MX_TIM6_Init+0x40>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80020f4:	b005      	add	sp, #20
 80020f6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80020fa:	f7ff ff19 	bl	8001f30 <Error_Handler>
 80020fe:	e7f0      	b.n	80020e2 <MX_TIM6_Init+0x22>
    Error_Handler();
 8002100:	f7ff ff16 	bl	8001f30 <Error_Handler>
}
 8002104:	b005      	add	sp, #20
 8002106:	f85d fb04 	ldr.w	pc, [sp], #4
 800210a:	bf00      	nop
 800210c:	200069e8 	.word	0x200069e8
 8002110:	40001000 	.word	0x40001000

08002114 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002114:	b500      	push	{lr}

  if(tim_baseHandle->Instance==TIM3)
 8002116:	4a1e      	ldr	r2, [pc, #120]	@ (8002190 <HAL_TIM_Base_MspInit+0x7c>)
 8002118:	6803      	ldr	r3, [r0, #0]
 800211a:	4293      	cmp	r3, r2
{
 800211c:	b085      	sub	sp, #20
  if(tim_baseHandle->Instance==TIM3)
 800211e:	d022      	beq.n	8002166 <HAL_TIM_Base_MspInit+0x52>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM4)
 8002120:	4a1c      	ldr	r2, [pc, #112]	@ (8002194 <HAL_TIM_Base_MspInit+0x80>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d005      	beq.n	8002132 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM6)
 8002126:	4a1c      	ldr	r2, [pc, #112]	@ (8002198 <HAL_TIM_Base_MspInit+0x84>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d00f      	beq.n	800214c <HAL_TIM_Base_MspInit+0x38>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800212c:	b005      	add	sp, #20
 800212e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002132:	4b1a      	ldr	r3, [pc, #104]	@ (800219c <HAL_TIM_Base_MspInit+0x88>)
 8002134:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002136:	f042 0204 	orr.w	r2, r2, #4
 800213a:	659a      	str	r2, [r3, #88]	@ 0x58
 800213c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213e:	f003 0304 	and.w	r3, r3, #4
 8002142:	9302      	str	r3, [sp, #8]
 8002144:	9b02      	ldr	r3, [sp, #8]
}
 8002146:	b005      	add	sp, #20
 8002148:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM6_CLK_ENABLE();
 800214c:	4b13      	ldr	r3, [pc, #76]	@ (800219c <HAL_TIM_Base_MspInit+0x88>)
 800214e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002150:	f042 0210 	orr.w	r2, r2, #16
 8002154:	659a      	str	r2, [r3, #88]	@ 0x58
 8002156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002158:	f003 0310 	and.w	r3, r3, #16
 800215c:	9303      	str	r3, [sp, #12]
 800215e:	9b03      	ldr	r3, [sp, #12]
}
 8002160:	b005      	add	sp, #20
 8002162:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002166:	4b0d      	ldr	r3, [pc, #52]	@ (800219c <HAL_TIM_Base_MspInit+0x88>)
 8002168:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 800216a:	f041 0102 	orr.w	r1, r1, #2
 800216e:	6599      	str	r1, [r3, #88]	@ 0x58
 8002170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002172:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002174:	f003 0302 	and.w	r3, r3, #2
 8002178:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800217a:	201d      	movs	r0, #29
 800217c:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 800217e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002180:	f000 feb6 	bl	8002ef0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002184:	201d      	movs	r0, #29
}
 8002186:	b005      	add	sp, #20
 8002188:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800218c:	f000 beec 	b.w	8002f68 <HAL_NVIC_EnableIRQ>
 8002190:	40000400 	.word	0x40000400
 8002194:	40000800 	.word	0x40000800
 8002198:	40001000 	.word	0x40001000
 800219c:	40021000 	.word	0x40021000

080021a0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021a0:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021a2:	481f      	ldr	r0, [pc, #124]	@ (8002220 <MX_USART1_UART_Init+0x80>)
 80021a4:	4c1f      	ldr	r4, [pc, #124]	@ (8002224 <MX_USART1_UART_Init+0x84>)
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021a6:	2300      	movs	r3, #0
  huart1.Init.BaudRate = 115200;
 80021a8:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021ac:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 80021ae:	e9c0 4100 	strd	r4, r1, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021b2:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021b6:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021ba:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021be:	e9c0 3308 	strd	r3, r3, [r0, #32]
 80021c2:	6283      	str	r3, [r0, #40]	@ 0x28
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021c4:	f002 fe9a 	bl	8004efc <HAL_UART_Init>
 80021c8:	b970      	cbnz	r0, 80021e8 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021ca:	4815      	ldr	r0, [pc, #84]	@ (8002220 <MX_USART1_UART_Init+0x80>)
 80021cc:	2100      	movs	r1, #0
 80021ce:	f002 ff07 	bl	8004fe0 <HAL_UARTEx_SetTxFifoThreshold>
 80021d2:	b988      	cbnz	r0, 80021f8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021d4:	4812      	ldr	r0, [pc, #72]	@ (8002220 <MX_USART1_UART_Init+0x80>)
 80021d6:	2100      	movs	r1, #0
 80021d8:	f002 ff28 	bl	800502c <HAL_UARTEx_SetRxFifoThreshold>
 80021dc:	b9a0      	cbnz	r0, 8002208 <MX_USART1_UART_Init+0x68>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80021de:	4810      	ldr	r0, [pc, #64]	@ (8002220 <MX_USART1_UART_Init+0x80>)
 80021e0:	f002 fee0 	bl	8004fa4 <HAL_UARTEx_DisableFifoMode>
 80021e4:	b9b8      	cbnz	r0, 8002216 <MX_USART1_UART_Init+0x76>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021e6:	bd10      	pop	{r4, pc}
    Error_Handler();
 80021e8:	f7ff fea2 	bl	8001f30 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021ec:	480c      	ldr	r0, [pc, #48]	@ (8002220 <MX_USART1_UART_Init+0x80>)
 80021ee:	2100      	movs	r1, #0
 80021f0:	f002 fef6 	bl	8004fe0 <HAL_UARTEx_SetTxFifoThreshold>
 80021f4:	2800      	cmp	r0, #0
 80021f6:	d0ed      	beq.n	80021d4 <MX_USART1_UART_Init+0x34>
    Error_Handler();
 80021f8:	f7ff fe9a 	bl	8001f30 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021fc:	4808      	ldr	r0, [pc, #32]	@ (8002220 <MX_USART1_UART_Init+0x80>)
 80021fe:	2100      	movs	r1, #0
 8002200:	f002 ff14 	bl	800502c <HAL_UARTEx_SetRxFifoThreshold>
 8002204:	2800      	cmp	r0, #0
 8002206:	d0ea      	beq.n	80021de <MX_USART1_UART_Init+0x3e>
    Error_Handler();
 8002208:	f7ff fe92 	bl	8001f30 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800220c:	4804      	ldr	r0, [pc, #16]	@ (8002220 <MX_USART1_UART_Init+0x80>)
 800220e:	f002 fec9 	bl	8004fa4 <HAL_UARTEx_DisableFifoMode>
 8002212:	2800      	cmp	r0, #0
 8002214:	d0e7      	beq.n	80021e6 <MX_USART1_UART_Init+0x46>
}
 8002216:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800221a:	f7ff be89 	b.w	8001f30 <Error_Handler>
 800221e:	bf00      	nop
 8002220:	20006ad8 	.word	0x20006ad8
 8002224:	40013800 	.word	0x40013800

08002228 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002228:	b510      	push	{r4, lr}
 800222a:	4604      	mov	r4, r0
 800222c:	b09c      	sub	sp, #112	@ 0x70

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002230:	2254      	movs	r2, #84	@ 0x54
 8002232:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002234:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8002238:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800223c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800223e:	f003 ff79 	bl	8006134 <memset>
  if(uartHandle->Instance==USART1)
 8002242:	4b1d      	ldr	r3, [pc, #116]	@ (80022b8 <HAL_UART_MspInit+0x90>)
 8002244:	6822      	ldr	r2, [r4, #0]
 8002246:	429a      	cmp	r2, r3
 8002248:	d001      	beq.n	800224e <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800224a:	b01c      	add	sp, #112	@ 0x70
 800224c:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800224e:	2301      	movs	r3, #1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002250:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002252:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002254:	f001 ff1e 	bl	8004094 <HAL_RCCEx_PeriphCLKConfig>
 8002258:	bb10      	cbnz	r0, 80022a0 <HAL_UART_MspInit+0x78>
    __HAL_RCC_USART1_CLK_ENABLE();
 800225a:	4b18      	ldr	r3, [pc, #96]	@ (80022bc <HAL_UART_MspInit+0x94>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800225c:	4818      	ldr	r0, [pc, #96]	@ (80022c0 <HAL_UART_MspInit+0x98>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800225e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002260:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002264:	661a      	str	r2, [r3, #96]	@ 0x60
 8002266:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002268:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800226c:	9200      	str	r2, [sp, #0]
 800226e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002270:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002272:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80022a8 <HAL_UART_MspInit+0x80>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002276:	f042 0204 	orr.w	r2, r2, #4
 800227a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800227c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800227e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002282:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80022b0 <HAL_UART_MspInit+0x88>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002286:	f003 0304 	and.w	r3, r3, #4
 800228a:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800228c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800228e:	2307      	movs	r3, #7
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002290:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002294:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002296:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002298:	f001 f9ba 	bl	8003610 <HAL_GPIO_Init>
}
 800229c:	b01c      	add	sp, #112	@ 0x70
 800229e:	bd10      	pop	{r4, pc}
      Error_Handler();
 80022a0:	f7ff fe46 	bl	8001f30 <Error_Handler>
 80022a4:	e7d9      	b.n	800225a <HAL_UART_MspInit+0x32>
 80022a6:	bf00      	nop
 80022a8:	00000030 	.word	0x00000030
 80022ac:	00000002 	.word	0x00000002
	...
 80022b8:	40013800 	.word	0x40013800
 80022bc:	40021000 	.word	0x40021000
 80022c0:	48000800 	.word	0x48000800

080022c4 <Reset_Handler>:
 80022c4:	480d      	ldr	r0, [pc, #52]	@ (80022fc <LoopForever+0x2>)
 80022c6:	4685      	mov	sp, r0
 80022c8:	f7ff fe7c 	bl	8001fc4 <SystemInit>
 80022cc:	480c      	ldr	r0, [pc, #48]	@ (8002300 <LoopForever+0x6>)
 80022ce:	490d      	ldr	r1, [pc, #52]	@ (8002304 <LoopForever+0xa>)
 80022d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002308 <LoopForever+0xe>)
 80022d2:	2300      	movs	r3, #0
 80022d4:	e002      	b.n	80022dc <LoopCopyDataInit>

080022d6 <CopyDataInit>:
 80022d6:	58d4      	ldr	r4, [r2, r3]
 80022d8:	50c4      	str	r4, [r0, r3]
 80022da:	3304      	adds	r3, #4

080022dc <LoopCopyDataInit>:
 80022dc:	18c4      	adds	r4, r0, r3
 80022de:	428c      	cmp	r4, r1
 80022e0:	d3f9      	bcc.n	80022d6 <CopyDataInit>
 80022e2:	4a0a      	ldr	r2, [pc, #40]	@ (800230c <LoopForever+0x12>)
 80022e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002310 <LoopForever+0x16>)
 80022e6:	2300      	movs	r3, #0
 80022e8:	e001      	b.n	80022ee <LoopFillZerobss>

080022ea <FillZerobss>:
 80022ea:	6013      	str	r3, [r2, #0]
 80022ec:	3204      	adds	r2, #4

080022ee <LoopFillZerobss>:
 80022ee:	42a2      	cmp	r2, r4
 80022f0:	d3fb      	bcc.n	80022ea <FillZerobss>
 80022f2:	f003 ff2d 	bl	8006150 <__libc_init_array>
 80022f6:	f7ff fb43 	bl	8001980 <main>

080022fa <LoopForever>:
 80022fa:	e7fe      	b.n	80022fa <LoopForever>
 80022fc:	20020000 	.word	0x20020000
 8002300:	20000000 	.word	0x20000000
 8002304:	20005980 	.word	0x20005980
 8002308:	0801be58 	.word	0x0801be58
 800230c:	20005980 	.word	0x20005980
 8002310:	20006ca8 	.word	0x20006ca8

08002314 <ADC1_2_IRQHandler>:
 8002314:	e7fe      	b.n	8002314 <ADC1_2_IRQHandler>
	...

08002318 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002318:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 800231a:	4b0f      	ldr	r3, [pc, #60]	@ (8002358 <HAL_InitTick+0x40>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	b90b      	cbnz	r3, 8002324 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8002320:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8002322:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002324:	490d      	ldr	r1, [pc, #52]	@ (800235c <HAL_InitTick+0x44>)
 8002326:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800232a:	4605      	mov	r5, r0
 800232c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002330:	6808      	ldr	r0, [r1, #0]
 8002332:	fbb0 f0f3 	udiv	r0, r0, r3
 8002336:	f000 fe37 	bl	8002fa8 <HAL_SYSTICK_Config>
 800233a:	4604      	mov	r4, r0
 800233c:	2800      	cmp	r0, #0
 800233e:	d1ef      	bne.n	8002320 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002340:	2d0f      	cmp	r5, #15
 8002342:	d8ed      	bhi.n	8002320 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002344:	4602      	mov	r2, r0
 8002346:	4629      	mov	r1, r5
 8002348:	f04f 30ff 	mov.w	r0, #4294967295
 800234c:	f000 fdd0 	bl	8002ef0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002350:	4b03      	ldr	r3, [pc, #12]	@ (8002360 <HAL_InitTick+0x48>)
 8002352:	4620      	mov	r0, r4
 8002354:	601d      	str	r5, [r3, #0]
}
 8002356:	bd38      	pop	{r3, r4, r5, pc}
 8002358:	20005918 	.word	0x20005918
 800235c:	20005914 	.word	0x20005914
 8002360:	2000591c 	.word	0x2000591c

08002364 <HAL_Init>:
{
 8002364:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002366:	2003      	movs	r0, #3
 8002368:	f000 fdb0 	bl	8002ecc <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800236c:	2000      	movs	r0, #0
 800236e:	f7ff ffd3 	bl	8002318 <HAL_InitTick>
 8002372:	b110      	cbz	r0, 800237a <HAL_Init+0x16>
    status = HAL_ERROR;
 8002374:	2401      	movs	r4, #1
}
 8002376:	4620      	mov	r0, r4
 8002378:	bd10      	pop	{r4, pc}
 800237a:	4604      	mov	r4, r0
    HAL_MspInit();
 800237c:	f7ff fdda 	bl	8001f34 <HAL_MspInit>
}
 8002380:	4620      	mov	r0, r4
 8002382:	bd10      	pop	{r4, pc}

08002384 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002384:	4a03      	ldr	r2, [pc, #12]	@ (8002394 <HAL_IncTick+0x10>)
 8002386:	4904      	ldr	r1, [pc, #16]	@ (8002398 <HAL_IncTick+0x14>)
 8002388:	6813      	ldr	r3, [r2, #0]
 800238a:	6809      	ldr	r1, [r1, #0]
 800238c:	440b      	add	r3, r1
 800238e:	6013      	str	r3, [r2, #0]
}
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	20006b6c 	.word	0x20006b6c
 8002398:	20005918 	.word	0x20005918

0800239c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800239c:	4b01      	ldr	r3, [pc, #4]	@ (80023a4 <HAL_GetTick+0x8>)
 800239e:	6818      	ldr	r0, [r3, #0]
}
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	20006b6c 	.word	0x20006b6c

080023a8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023a8:	b530      	push	{r4, r5, lr}
 80023aa:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80023ac:	2300      	movs	r3, #0
 80023ae:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80023b0:	2800      	cmp	r0, #0
 80023b2:	d05c      	beq.n	800246e <HAL_ADC_Init+0xc6>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023b4:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 80023b6:	4604      	mov	r4, r0
 80023b8:	2d00      	cmp	r5, #0
 80023ba:	f000 80cc 	beq.w	8002556 <HAL_ADC_Init+0x1ae>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80023be:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80023c0:	6893      	ldr	r3, [r2, #8]
 80023c2:	009d      	lsls	r5, r3, #2
 80023c4:	d505      	bpl.n	80023d2 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80023c6:	6893      	ldr	r3, [r2, #8]
 80023c8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80023cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023d0:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80023d2:	6893      	ldr	r3, [r2, #8]
 80023d4:	00d8      	lsls	r0, r3, #3
 80023d6:	d419      	bmi.n	800240c <HAL_ADC_Init+0x64>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023d8:	4b78      	ldr	r3, [pc, #480]	@ (80025bc <HAL_ADC_Init+0x214>)
 80023da:	4879      	ldr	r0, [pc, #484]	@ (80025c0 <HAL_ADC_Init+0x218>)
 80023dc:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80023de:	6891      	ldr	r1, [r2, #8]
 80023e0:	099b      	lsrs	r3, r3, #6
 80023e2:	fba0 0303 	umull	r0, r3, r0, r3
 80023e6:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 80023ea:	099b      	lsrs	r3, r3, #6
 80023ec:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80023f0:	3301      	adds	r3, #1
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80023f8:	6091      	str	r1, [r2, #8]
 80023fa:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80023fc:	9b01      	ldr	r3, [sp, #4]
 80023fe:	b12b      	cbz	r3, 800240c <HAL_ADC_Init+0x64>
    {
      wait_loop_index--;
 8002400:	9b01      	ldr	r3, [sp, #4]
 8002402:	3b01      	subs	r3, #1
 8002404:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002406:	9b01      	ldr	r3, [sp, #4]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d1f9      	bne.n	8002400 <HAL_ADC_Init+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800240c:	6893      	ldr	r3, [r2, #8]
 800240e:	00d9      	lsls	r1, r3, #3
 8002410:	d430      	bmi.n	8002474 <HAL_ADC_Init+0xcc>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002412:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002414:	f043 0310 	orr.w	r3, r3, #16
 8002418:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800241a:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800241c:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800241e:	4303      	orrs	r3, r0
 8002420:	6623      	str	r3, [r4, #96]	@ 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002422:	6893      	ldr	r3, [r2, #8]
 8002424:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002428:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800242a:	d11c      	bne.n	8002466 <HAL_ADC_Init+0xbe>
 800242c:	06db      	lsls	r3, r3, #27
 800242e:	d41a      	bmi.n	8002466 <HAL_ADC_Init+0xbe>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002430:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002432:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002436:	f043 0302 	orr.w	r3, r3, #2
 800243a:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800243c:	6893      	ldr	r3, [r2, #8]
 800243e:	07dd      	lsls	r5, r3, #31
 8002440:	d432      	bmi.n	80024a8 <HAL_ADC_Init+0x100>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002442:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8002446:	d017      	beq.n	8002478 <HAL_ADC_Init+0xd0>
 8002448:	4b5e      	ldr	r3, [pc, #376]	@ (80025c4 <HAL_ADC_Init+0x21c>)
 800244a:	429a      	cmp	r2, r3
 800244c:	d014      	beq.n	8002478 <HAL_ADC_Init+0xd0>
 800244e:	495e      	ldr	r1, [pc, #376]	@ (80025c8 <HAL_ADC_Init+0x220>)
 8002450:	4b5e      	ldr	r3, [pc, #376]	@ (80025cc <HAL_ADC_Init+0x224>)
 8002452:	6889      	ldr	r1, [r1, #8]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	430b      	orrs	r3, r1
 8002458:	495d      	ldr	r1, [pc, #372]	@ (80025d0 <HAL_ADC_Init+0x228>)
 800245a:	6889      	ldr	r1, [r1, #8]
 800245c:	430b      	orrs	r3, r1
 800245e:	07d9      	lsls	r1, r3, #31
 8002460:	d422      	bmi.n	80024a8 <HAL_ADC_Init+0x100>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002462:	495c      	ldr	r1, [pc, #368]	@ (80025d4 <HAL_ADC_Init+0x22c>)
 8002464:	e01a      	b.n	800249c <HAL_ADC_Init+0xf4>
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002466:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002468:	f043 0310 	orr.w	r3, r3, #16
 800246c:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 800246e:	2001      	movs	r0, #1
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8002470:	b003      	add	sp, #12
 8002472:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002474:	2000      	movs	r0, #0
 8002476:	e7d4      	b.n	8002422 <HAL_ADC_Init+0x7a>
 8002478:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
 800247c:	4b51      	ldr	r3, [pc, #324]	@ (80025c4 <HAL_ADC_Init+0x21c>)
 800247e:	688d      	ldr	r5, [r1, #8]
 8002480:	6899      	ldr	r1, [r3, #8]
 8002482:	07c9      	lsls	r1, r1, #31
 8002484:	d410      	bmi.n	80024a8 <HAL_ADC_Init+0x100>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002486:	07ed      	lsls	r5, r5, #31
 8002488:	d40e      	bmi.n	80024a8 <HAL_ADC_Init+0x100>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800248a:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 800248e:	f000 8092 	beq.w	80025b6 <HAL_ADC_Init+0x20e>
 8002492:	4950      	ldr	r1, [pc, #320]	@ (80025d4 <HAL_ADC_Init+0x22c>)
 8002494:	4d50      	ldr	r5, [pc, #320]	@ (80025d8 <HAL_ADC_Init+0x230>)
 8002496:	429a      	cmp	r2, r3
 8002498:	bf08      	it	eq
 800249a:	4629      	moveq	r1, r5
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800249c:	688b      	ldr	r3, [r1, #8]
 800249e:	6865      	ldr	r5, [r4, #4]
 80024a0:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 80024a4:	432b      	orrs	r3, r5
 80024a6:	608b      	str	r3, [r1, #8]
                 hadc->Init.DataAlign                                                   |
 80024a8:	68e5      	ldr	r5, [r4, #12]
 80024aa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024ac:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 80024b0:	432b      	orrs	r3, r5
 80024b2:	68a5      	ldr	r5, [r4, #8]
 80024b4:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024b6:	7f65      	ldrb	r5, [r4, #29]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024b8:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 80024ba:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024be:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024c2:	d04e      	beq.n	8002562 <HAL_ADC_Init+0x1ba>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024c4:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80024c6:	b121      	cbz	r1, 80024d2 <HAL_ADC_Init+0x12a>
                   | hadc->Init.ExternalTrigConvEdge
 80024c8:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024ca:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80024ce:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024d0:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80024d2:	68d5      	ldr	r5, [r2, #12]
 80024d4:	4941      	ldr	r1, [pc, #260]	@ (80025dc <HAL_ADC_Init+0x234>)
 80024d6:	4029      	ands	r1, r5
 80024d8:	4319      	orrs	r1, r3
 80024da:	60d1      	str	r1, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80024dc:	6913      	ldr	r3, [r2, #16]
 80024de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80024e0:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80024e4:	430b      	orrs	r3, r1
 80024e6:	6113      	str	r3, [r2, #16]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024e8:	6893      	ldr	r3, [r2, #8]
 80024ea:	071b      	lsls	r3, r3, #28
 80024ec:	d424      	bmi.n	8002538 <HAL_ADC_Init+0x190>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80024ee:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80024f0:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024f4:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80024f6:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80024fa:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80024fc:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002500:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002504:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8002506:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002508:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800250a:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 800250c:	2900      	cmp	r1, #0
 800250e:	d035      	beq.n	800257c <HAL_ADC_Init+0x1d4>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002514:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002516:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 800251a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800251e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002522:	430b      	orrs	r3, r1
 8002524:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8002528:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800252c:	2b01      	cmp	r3, #1
 800252e:	d031      	beq.n	8002594 <HAL_ADC_Init+0x1ec>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002530:	6913      	ldr	r3, [r2, #16]
 8002532:	f023 0301 	bic.w	r3, r3, #1
 8002536:	6113      	str	r3, [r2, #16]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002538:	6963      	ldr	r3, [r4, #20]
 800253a:	2b01      	cmp	r3, #1
 800253c:	d016      	beq.n	800256c <HAL_ADC_Init+0x1c4>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800253e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8002540:	f023 030f 	bic.w	r3, r3, #15
 8002544:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002546:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002548:	f023 0303 	bic.w	r3, r3, #3
 800254c:	f043 0301 	orr.w	r3, r3, #1
 8002550:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
 8002552:	b003      	add	sp, #12
 8002554:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8002556:	f7fe fd2d 	bl	8000fb4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800255a:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 800255c:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 8002560:	e72d      	b.n	80023be <HAL_ADC_Init+0x16>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002562:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002564:	3901      	subs	r1, #1
 8002566:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 800256a:	e7ab      	b.n	80024c4 <HAL_ADC_Init+0x11c>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800256c:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800256e:	6a23      	ldr	r3, [r4, #32]
 8002570:	f021 010f 	bic.w	r1, r1, #15
 8002574:	3b01      	subs	r3, #1
 8002576:	430b      	orrs	r3, r1
 8002578:	6313      	str	r3, [r2, #48]	@ 0x30
 800257a:	e7e4      	b.n	8002546 <HAL_ADC_Init+0x19e>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800257c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002580:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002582:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8002586:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800258a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800258e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002592:	e7c9      	b.n	8002528 <HAL_ADC_Init+0x180>
        MODIFY_REG(hadc->Instance->CFGR2,
 8002594:	6911      	ldr	r1, [r2, #16]
 8002596:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002598:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 800259a:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 800259e:	f021 0104 	bic.w	r1, r1, #4
 80025a2:	432b      	orrs	r3, r5
 80025a4:	430b      	orrs	r3, r1
 80025a6:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80025a8:	430b      	orrs	r3, r1
 80025aa:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80025ac:	430b      	orrs	r3, r1
 80025ae:	f043 0301 	orr.w	r3, r3, #1
 80025b2:	6113      	str	r3, [r2, #16]
 80025b4:	e7c0      	b.n	8002538 <HAL_ADC_Init+0x190>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80025b6:	4908      	ldr	r1, [pc, #32]	@ (80025d8 <HAL_ADC_Init+0x230>)
 80025b8:	e770      	b.n	800249c <HAL_ADC_Init+0xf4>
 80025ba:	bf00      	nop
 80025bc:	20005914 	.word	0x20005914
 80025c0:	053e2d63 	.word	0x053e2d63
 80025c4:	50000100 	.word	0x50000100
 80025c8:	50000400 	.word	0x50000400
 80025cc:	50000500 	.word	0x50000500
 80025d0:	50000600 	.word	0x50000600
 80025d4:	50000700 	.word	0x50000700
 80025d8:	50000300 	.word	0x50000300
 80025dc:	fff04007 	.word	0xfff04007

080025e0 <HAL_ADC_ConvCpltCallback>:
/**
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop

080025e4 <HAL_ADC_ConvHalfCpltCallback>:
/**
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop

080025e8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80025e8:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80025ea:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 80025ec:	f7ff fffa 	bl	80025e4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025f0:	bd08      	pop	{r3, pc}
 80025f2:	bf00      	nop

080025f4 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop

080025f8 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025f8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80025fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80025fc:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 8002600:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002602:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002604:	d11d      	bne.n	8002642 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002606:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002608:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800260c:	65da      	str	r2, [r3, #92]	@ 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800260e:	680a      	ldr	r2, [r1, #0]
 8002610:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002614:	68ca      	ldr	r2, [r1, #12]
 8002616:	d01b      	beq.n	8002650 <ADC_DMAConvCplt+0x58>
 8002618:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 800261c:	d10d      	bne.n	800263a <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800261e:	68ca      	ldr	r2, [r1, #12]
 8002620:	0494      	lsls	r4, r2, #18
 8002622:	d40a      	bmi.n	800263a <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002624:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002626:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800262a:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800262c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800262e:	04d1      	lsls	r1, r2, #19
 8002630:	d403      	bmi.n	800263a <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002632:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002634:	f042 0201 	orr.w	r2, r2, #1
 8002638:	65da      	str	r2, [r3, #92]	@ 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff ffd0 	bl	80025e0 <HAL_ADC_ConvCpltCallback>
}
 8002640:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002642:	06d2      	lsls	r2, r2, #27
 8002644:	d40a      	bmi.n	800265c <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800264c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800264e:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002650:	0790      	lsls	r0, r2, #30
 8002652:	d5e7      	bpl.n	8002624 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8002654:	4618      	mov	r0, r3
 8002656:	f7ff ffc3 	bl	80025e0 <HAL_ADC_ConvCpltCallback>
 800265a:	e7f1      	b.n	8002640 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 800265c:	4618      	mov	r0, r3
 800265e:	f7ff ffc9 	bl	80025f4 <HAL_ADC_ErrorCallback>
}
 8002662:	bd10      	pop	{r4, pc}

08002664 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002664:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8002666:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002668:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 800266a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800266e:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002670:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8002672:	f043 0304 	orr.w	r3, r3, #4
 8002676:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002678:	f7ff ffbc 	bl	80025f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800267c:	bd08      	pop	{r3, pc}
 800267e:	bf00      	nop

08002680 <HAL_ADC_ConfigChannel>:
{
 8002680:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8002682:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 8002686:	b083      	sub	sp, #12
 8002688:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 800268a:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 800268c:	f04f 0000 	mov.w	r0, #0
 8002690:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8002692:	f000 811f 	beq.w	80028d4 <HAL_ADC_ConfigChannel+0x254>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002696:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8002698:	2001      	movs	r0, #1
 800269a:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800269e:	6894      	ldr	r4, [r2, #8]
 80026a0:	0764      	lsls	r4, r4, #29
 80026a2:	d469      	bmi.n	8002778 <HAL_ADC_ConfigChannel+0xf8>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80026a4:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80026a6:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 80026aa:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80026ae:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 80026b2:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80026b4:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 80026b8:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80026bc:	f854 500e 	ldr.w	r5, [r4, lr]
 80026c0:	261f      	movs	r6, #31
 80026c2:	fa00 f00c 	lsl.w	r0, r0, ip
 80026c6:	fa06 fc0c 	lsl.w	ip, r6, ip
 80026ca:	ea25 0c0c 	bic.w	ip, r5, ip
 80026ce:	ea40 000c 	orr.w	r0, r0, ip
 80026d2:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80026d6:	6890      	ldr	r0, [r2, #8]
 80026d8:	0740      	lsls	r0, r0, #29
 80026da:	d556      	bpl.n	800278a <HAL_ADC_ConfigChannel+0x10a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80026dc:	6890      	ldr	r0, [r2, #8]
 80026de:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026e0:	6894      	ldr	r4, [r2, #8]
 80026e2:	07e6      	lsls	r6, r4, #31
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80026e4:	4605      	mov	r5, r0
 80026e6:	d413      	bmi.n	8002710 <HAL_ADC_ConfigChannel+0x90>
 80026e8:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 80026ea:	4cbe      	ldr	r4, [pc, #760]	@ (80029e4 <HAL_ADC_ConfigChannel+0x364>)
 80026ec:	f8d2 60b0 	ldr.w	r6, [r2, #176]	@ 0xb0
 80026f0:	f007 0c18 	and.w	ip, r7, #24
 80026f4:	fa24 f40c 	lsr.w	r4, r4, ip
 80026f8:	f3c0 0c12 	ubfx	ip, r0, #0, #19
 80026fc:	4004      	ands	r4, r0
 80026fe:	ea26 060c 	bic.w	r6, r6, ip
 8002702:	4334      	orrs	r4, r6
 8002704:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002708:	4cb7      	ldr	r4, [pc, #732]	@ (80029e8 <HAL_ADC_ConfigChannel+0x368>)
 800270a:	42a7      	cmp	r7, r4
 800270c:	f000 808e 	beq.w	800282c <HAL_ADC_ConfigChannel+0x1ac>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002710:	49b6      	ldr	r1, [pc, #728]	@ (80029ec <HAL_ADC_ConfigChannel+0x36c>)
 8002712:	420d      	tst	r5, r1
 8002714:	d02e      	beq.n	8002774 <HAL_ADC_ConfigChannel+0xf4>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002716:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 800271a:	f000 80d9 	beq.w	80028d0 <HAL_ADC_ConfigChannel+0x250>
 800271e:	4cb4      	ldr	r4, [pc, #720]	@ (80029f0 <HAL_ADC_ConfigChannel+0x370>)
 8002720:	49b4      	ldr	r1, [pc, #720]	@ (80029f4 <HAL_ADC_ConfigChannel+0x374>)
 8002722:	48b5      	ldr	r0, [pc, #724]	@ (80029f8 <HAL_ADC_ConfigChannel+0x378>)
 8002724:	42a2      	cmp	r2, r4
 8002726:	bf08      	it	eq
 8002728:	4601      	moveq	r1, r0
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800272a:	48b4      	ldr	r0, [pc, #720]	@ (80029fc <HAL_ADC_ConfigChannel+0x37c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800272c:	6889      	ldr	r1, [r1, #8]
 800272e:	4285      	cmp	r5, r0
 8002730:	f001 74e0 	and.w	r4, r1, #29360128	@ 0x1c00000
 8002734:	f000 80d1 	beq.w	80028da <HAL_ADC_ConfigChannel+0x25a>
 8002738:	48b1      	ldr	r0, [pc, #708]	@ (8002a00 <HAL_ADC_ConfigChannel+0x380>)
 800273a:	4285      	cmp	r5, r0
 800273c:	f000 80cd 	beq.w	80028da <HAL_ADC_ConfigChannel+0x25a>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002740:	48b0      	ldr	r0, [pc, #704]	@ (8002a04 <HAL_ADC_ConfigChannel+0x384>)
 8002742:	4285      	cmp	r5, r0
 8002744:	f000 80f2 	beq.w	800292c <HAL_ADC_ConfigChannel+0x2ac>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002748:	48af      	ldr	r0, [pc, #700]	@ (8002a08 <HAL_ADC_ConfigChannel+0x388>)
 800274a:	4285      	cmp	r5, r0
 800274c:	d112      	bne.n	8002774 <HAL_ADC_ConfigChannel+0xf4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800274e:	0249      	lsls	r1, r1, #9
 8002750:	d410      	bmi.n	8002774 <HAL_ADC_ConfigChannel+0xf4>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002752:	49a7      	ldr	r1, [pc, #668]	@ (80029f0 <HAL_ADC_ConfigChannel+0x370>)
 8002754:	428a      	cmp	r2, r1
 8002756:	d00d      	beq.n	8002774 <HAL_ADC_ConfigChannel+0xf4>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002758:	48a7      	ldr	r0, [pc, #668]	@ (80029f8 <HAL_ADC_ConfigChannel+0x378>)
 800275a:	f501 61c0 	add.w	r1, r1, #1536	@ 0x600
 800275e:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8002762:	bf08      	it	eq
 8002764:	4601      	moveq	r1, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002766:	688a      	ldr	r2, [r1, #8]
 8002768:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800276c:	4322      	orrs	r2, r4
 800276e:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002772:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002774:	2000      	movs	r0, #0
 8002776:	e003      	b.n	8002780 <HAL_ADC_ConfigChannel+0x100>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002778:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800277a:	f042 0220 	orr.w	r2, r2, #32
 800277e:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8002786:	b003      	add	sp, #12
 8002788:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800278a:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800278c:	6808      	ldr	r0, [r1, #0]
 800278e:	0727      	lsls	r7, r4, #28
 8002790:	d4a6      	bmi.n	80026e0 <HAL_ADC_ConfigChannel+0x60>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002792:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8002794:	f3c0 5604 	ubfx	r6, r0, #20, #5
 8002798:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800279a:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 800279c:	40b4      	lsls	r4, r6
 800279e:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80027a2:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 80027a6:	ea6f 0404 	mvn.w	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80027aa:	f102 0714 	add.w	r7, r2, #20
 80027ae:	f000 8135 	beq.w	8002a1c <HAL_ADC_ConfigChannel+0x39c>
  MODIFY_REG(*preg,
 80027b2:	40b5      	lsls	r5, r6
 80027b4:	583e      	ldr	r6, [r7, r0]
 80027b6:	4034      	ands	r4, r6
 80027b8:	432c      	orrs	r4, r5
 80027ba:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80027bc:	6950      	ldr	r0, [r2, #20]
 80027be:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80027c2:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80027c4:	e9d1 7504 	ldrd	r7, r5, [r1, #16]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80027c8:	2f04      	cmp	r7, #4
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80027ca:	68d6      	ldr	r6, [r2, #12]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80027cc:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027ce:	f102 0460 	add.w	r4, r2, #96	@ 0x60
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80027d2:	f000 80d6 	beq.w	8002982 <HAL_ADC_ConfigChannel+0x302>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80027d6:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 80027da:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 80027dc:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 80027e0:	40b5      	lsls	r5, r6
 80027e2:	4e8a      	ldr	r6, [pc, #552]	@ (8002a0c <HAL_ADC_ConfigChannel+0x38c>)
 80027e4:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80027e8:	ea0c 0606 	and.w	r6, ip, r6
 80027ec:	4306      	orrs	r6, r0
 80027ee:	4335      	orrs	r5, r6
 80027f0:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 80027f4:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027f8:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 80027fa:	698e      	ldr	r6, [r1, #24]
 80027fc:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8002800:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 8002804:	4330      	orrs	r0, r6
 8002806:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800280a:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800280c:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 800280e:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8002812:	f1a5 0501 	sub.w	r5, r5, #1
 8002816:	fab5 f585 	clz	r5, r5
 800281a:	096d      	lsrs	r5, r5, #5
 800281c:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8002820:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 8002824:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
 8002828:	6808      	ldr	r0, [r1, #0]
}
 800282a:	e759      	b.n	80026e0 <HAL_ADC_ConfigChannel+0x60>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800282c:	f1bc 0f00 	cmp.w	ip, #0
 8002830:	f000 8091 	beq.w	8002956 <HAL_ADC_ConfigChannel+0x2d6>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002834:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002838:	2c00      	cmp	r4, #0
 800283a:	f000 80f7 	beq.w	8002a2c <HAL_ADC_ConfigChannel+0x3ac>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800283e:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002842:	3401      	adds	r4, #1
 8002844:	f004 041f 	and.w	r4, r4, #31
 8002848:	2c09      	cmp	r4, #9
 800284a:	f240 80ef 	bls.w	8002a2c <HAL_ADC_ConfigChannel+0x3ac>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8002852:	2c00      	cmp	r4, #0
 8002854:	f000 817a 	beq.w	8002b4c <HAL_ADC_ConfigChannel+0x4cc>
  return __builtin_clz(value);
 8002858:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800285c:	3401      	adds	r4, #1
 800285e:	06a4      	lsls	r4, r4, #26
 8002860:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002864:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002868:	2d00      	cmp	r5, #0
 800286a:	f000 8174 	beq.w	8002b56 <HAL_ADC_ConfigChannel+0x4d6>
  return __builtin_clz(value);
 800286e:	fab5 f585 	clz	r5, r5
 8002872:	3501      	adds	r5, #1
 8002874:	f005 051f 	and.w	r5, r5, #31
 8002878:	2601      	movs	r6, #1
 800287a:	fa06 f505 	lsl.w	r5, r6, r5
 800287e:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002880:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8002884:	2800      	cmp	r0, #0
 8002886:	f000 8164 	beq.w	8002b52 <HAL_ADC_ConfigChannel+0x4d2>
  return __builtin_clz(value);
 800288a:	fab0 f080 	clz	r0, r0
 800288e:	1c45      	adds	r5, r0, #1
 8002890:	f005 051f 	and.w	r5, r5, #31
 8002894:	2003      	movs	r0, #3
 8002896:	f06f 061d 	mvn.w	r6, #29
 800289a:	fb10 6005 	smlabb	r0, r0, r5, r6
 800289e:	0500      	lsls	r0, r0, #20
 80028a0:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028a4:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80028a6:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 80028a8:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80028aa:	f005 0504 	and.w	r5, r5, #4
 80028ae:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 80028b2:	f3c0 5004 	ubfx	r0, r0, #20, #5
 80028b6:	fa04 f700 	lsl.w	r7, r4, r0
 80028ba:	f04f 0c07 	mov.w	ip, #7
 80028be:	5974      	ldr	r4, [r6, r5]
 80028c0:	fa0c f000 	lsl.w	r0, ip, r0
 80028c4:	ea24 0000 	bic.w	r0, r4, r0
 80028c8:	4338      	orrs	r0, r7
 80028ca:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80028cc:	680d      	ldr	r5, [r1, #0]
}
 80028ce:	e71f      	b.n	8002710 <HAL_ADC_ConfigChannel+0x90>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028d0:	4949      	ldr	r1, [pc, #292]	@ (80029f8 <HAL_ADC_ConfigChannel+0x378>)
 80028d2:	e72a      	b.n	800272a <HAL_ADC_ConfigChannel+0xaa>
  __HAL_LOCK(hadc);
 80028d4:	2002      	movs	r0, #2
}
 80028d6:	b003      	add	sp, #12
 80028d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80028da:	020d      	lsls	r5, r1, #8
 80028dc:	f53f af4a 	bmi.w	8002774 <HAL_ADC_ConfigChannel+0xf4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80028e0:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80028e4:	d04b      	beq.n	800297e <HAL_ADC_ConfigChannel+0x2fe>
 80028e6:	494a      	ldr	r1, [pc, #296]	@ (8002a10 <HAL_ADC_ConfigChannel+0x390>)
 80028e8:	428a      	cmp	r2, r1
 80028ea:	f47f af43 	bne.w	8002774 <HAL_ADC_ConfigChannel+0xf4>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028ee:	4841      	ldr	r0, [pc, #260]	@ (80029f4 <HAL_ADC_ConfigChannel+0x374>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80028f0:	4a48      	ldr	r2, [pc, #288]	@ (8002a14 <HAL_ADC_ConfigChannel+0x394>)
 80028f2:	4d49      	ldr	r5, [pc, #292]	@ (8002a18 <HAL_ADC_ConfigChannel+0x398>)
 80028f4:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80028f6:	6881      	ldr	r1, [r0, #8]
 80028f8:	0992      	lsrs	r2, r2, #6
 80028fa:	fba5 5202 	umull	r5, r2, r5, r2
 80028fe:	0992      	lsrs	r2, r2, #6
 8002900:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 8002904:	3201      	adds	r2, #1
 8002906:	4321      	orrs	r1, r4
 8002908:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800290c:	0092      	lsls	r2, r2, #2
 800290e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8002912:	6081      	str	r1, [r0, #8]
 8002914:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8002916:	9a01      	ldr	r2, [sp, #4]
 8002918:	2a00      	cmp	r2, #0
 800291a:	f43f af2b 	beq.w	8002774 <HAL_ADC_ConfigChannel+0xf4>
            wait_loop_index--;
 800291e:	9a01      	ldr	r2, [sp, #4]
 8002920:	3a01      	subs	r2, #1
 8002922:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8002924:	9a01      	ldr	r2, [sp, #4]
 8002926:	2a00      	cmp	r2, #0
 8002928:	d1f9      	bne.n	800291e <HAL_ADC_ConfigChannel+0x29e>
 800292a:	e723      	b.n	8002774 <HAL_ADC_ConfigChannel+0xf4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800292c:	01c8      	lsls	r0, r1, #7
 800292e:	f53f af21 	bmi.w	8002774 <HAL_ADC_ConfigChannel+0xf4>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002932:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8002936:	f000 8104 	beq.w	8002b42 <HAL_ADC_ConfigChannel+0x4c2>
 800293a:	4d2d      	ldr	r5, [pc, #180]	@ (80029f0 <HAL_ADC_ConfigChannel+0x370>)
 800293c:	492d      	ldr	r1, [pc, #180]	@ (80029f4 <HAL_ADC_ConfigChannel+0x374>)
 800293e:	482e      	ldr	r0, [pc, #184]	@ (80029f8 <HAL_ADC_ConfigChannel+0x378>)
 8002940:	42aa      	cmp	r2, r5
 8002942:	bf08      	it	eq
 8002944:	4601      	moveq	r1, r0
 8002946:	688a      	ldr	r2, [r1, #8]
 8002948:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800294c:	4322      	orrs	r2, r4
 800294e:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002952:	608a      	str	r2, [r1, #8]
}
 8002954:	e70e      	b.n	8002774 <HAL_ADC_ConfigChannel+0xf4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002956:	0e80      	lsrs	r0, r0, #26
 8002958:	3001      	adds	r0, #1
 800295a:	f000 051f 	and.w	r5, r0, #31
 800295e:	2401      	movs	r4, #1
 8002960:	0680      	lsls	r0, r0, #26
 8002962:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8002966:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002968:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800296a:	ea44 0400 	orr.w	r4, r4, r0
 800296e:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002972:	d97f      	bls.n	8002a74 <HAL_ADC_ConfigChannel+0x3f4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002974:	381e      	subs	r0, #30
 8002976:	0500      	lsls	r0, r0, #20
 8002978:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 800297c:	e792      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x224>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800297e:	481e      	ldr	r0, [pc, #120]	@ (80029f8 <HAL_ADC_ConfigChannel+0x378>)
 8002980:	e7b6      	b.n	80028f0 <HAL_ADC_ConfigChannel+0x270>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002982:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 8002984:	6e15      	ldr	r5, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002986:	f3c0 0612 	ubfx	r6, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800298a:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800298e:	2e00      	cmp	r6, #0
 8002990:	d172      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x3f8>
 8002992:	f3c0 6684 	ubfx	r6, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002996:	42b5      	cmp	r5, r6
 8002998:	f000 80b1 	beq.w	8002afe <HAL_ADC_ConfigChannel+0x47e>
 800299c:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 800299e:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029a0:	f3c5 6584 	ubfx	r5, r5, #26, #5
 80029a4:	42b5      	cmp	r5, r6
 80029a6:	f000 8098 	beq.w	8002ada <HAL_ADC_ConfigChannel+0x45a>
 80029aa:	68a5      	ldr	r5, [r4, #8]
 80029ac:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029ae:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80029b2:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029b6:	f3c0 6684 	ubfx	r6, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80029ba:	42ae      	cmp	r6, r5
 80029bc:	f000 80af 	beq.w	8002b1e <HAL_ADC_ConfigChannel+0x49e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80029c0:	68e5      	ldr	r5, [r4, #12]
 80029c2:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029c4:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80029c8:	f3c5 6484 	ubfx	r4, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029cc:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80029d0:	42a5      	cmp	r5, r4
 80029d2:	f47f ae85 	bne.w	80026e0 <HAL_ADC_ConfigChannel+0x60>
  MODIFY_REG(*preg,
 80029d6:	6830      	ldr	r0, [r6, #0]
 80029d8:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80029dc:	6030      	str	r0, [r6, #0]
 80029de:	6808      	ldr	r0, [r1, #0]
}
 80029e0:	e67e      	b.n	80026e0 <HAL_ADC_ConfigChannel+0x60>
 80029e2:	bf00      	nop
 80029e4:	0007ffff 	.word	0x0007ffff
 80029e8:	407f0000 	.word	0x407f0000
 80029ec:	80080000 	.word	0x80080000
 80029f0:	50000100 	.word	0x50000100
 80029f4:	50000700 	.word	0x50000700
 80029f8:	50000300 	.word	0x50000300
 80029fc:	c3210000 	.word	0xc3210000
 8002a00:	90c00010 	.word	0x90c00010
 8002a04:	c7520000 	.word	0xc7520000
 8002a08:	cb840000 	.word	0xcb840000
 8002a0c:	03fff000 	.word	0x03fff000
 8002a10:	50000600 	.word	0x50000600
 8002a14:	20005914 	.word	0x20005914
 8002a18:	053e2d63 	.word	0x053e2d63
  MODIFY_REG(*preg,
 8002a1c:	583d      	ldr	r5, [r7, r0]
 8002a1e:	402c      	ands	r4, r5
 8002a20:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002a22:	6950      	ldr	r0, [r2, #20]
 8002a24:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8002a28:	6150      	str	r0, [r2, #20]
}
 8002a2a:	e6cb      	b.n	80027c4 <HAL_ADC_ConfigChannel+0x144>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2c:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8002a30:	2c00      	cmp	r4, #0
 8002a32:	f000 8094 	beq.w	8002b5e <HAL_ADC_ConfigChannel+0x4de>
  return __builtin_clz(value);
 8002a36:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a3a:	3401      	adds	r4, #1
 8002a3c:	06a4      	lsls	r4, r4, #26
 8002a3e:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a42:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002a46:	2d00      	cmp	r5, #0
 8002a48:	f000 8087 	beq.w	8002b5a <HAL_ADC_ConfigChannel+0x4da>
  return __builtin_clz(value);
 8002a4c:	fab5 f585 	clz	r5, r5
 8002a50:	3501      	adds	r5, #1
 8002a52:	f005 051f 	and.w	r5, r5, #31
 8002a56:	2601      	movs	r6, #1
 8002a58:	fa06 f505 	lsl.w	r5, r6, r5
 8002a5c:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5e:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8002a62:	2800      	cmp	r0, #0
 8002a64:	d06f      	beq.n	8002b46 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8002a66:	fab0 f080 	clz	r0, r0
 8002a6a:	3001      	adds	r0, #1
 8002a6c:	f000 001f 	and.w	r0, r0, #31
 8002a70:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002a74:	0500      	lsls	r0, r0, #20
 8002a76:	e715      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x224>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a78:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 8002a7c:	b11e      	cbz	r6, 8002a86 <HAL_ADC_ConfigChannel+0x406>
  return __builtin_clz(value);
 8002a7e:	fab6 f686 	clz	r6, r6
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a82:	42b5      	cmp	r5, r6
 8002a84:	d03b      	beq.n	8002afe <HAL_ADC_ConfigChannel+0x47e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002a86:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8002a88:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a8a:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a8e:	fa90 f6a0 	rbit	r6, r0
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a92:	f104 0708 	add.w	r7, r4, #8
 8002a96:	46bc      	mov	ip, r7
  if (value == 0U)
 8002a98:	b11e      	cbz	r6, 8002aa2 <HAL_ADC_ConfigChannel+0x422>
  return __builtin_clz(value);
 8002a9a:	fab6 f686 	clz	r6, r6
 8002a9e:	42ae      	cmp	r6, r5
 8002aa0:	d01d      	beq.n	8002ade <HAL_ADC_ConfigChannel+0x45e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002aa2:	68a5      	ldr	r5, [r4, #8]
 8002aa4:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002aa6:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aaa:	fa90 fca0 	rbit	ip, r0
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002aae:	f104 060c 	add.w	r6, r4, #12
 8002ab2:	46b6      	mov	lr, r6
  if (value == 0U)
 8002ab4:	f1bc 0f00 	cmp.w	ip, #0
 8002ab8:	d003      	beq.n	8002ac2 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8002aba:	fabc fc8c 	clz	ip, ip
 8002abe:	45ac      	cmp	ip, r5
 8002ac0:	d02f      	beq.n	8002b22 <HAL_ADC_ConfigChannel+0x4a2>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ac2:	68e5      	ldr	r5, [r4, #12]
 8002ac4:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ac6:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aca:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002ace:	2d00      	cmp	r5, #0
 8002ad0:	f43f ae06 	beq.w	80026e0 <HAL_ADC_ConfigChannel+0x60>
  return __builtin_clz(value);
 8002ad4:	fab5 f585 	clz	r5, r5
 8002ad8:	e77a      	b.n	80029d0 <HAL_ADC_ConfigChannel+0x350>
 8002ada:	f104 0c08 	add.w	ip, r4, #8
  MODIFY_REG(*preg,
 8002ade:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8002ae0:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002ae4:	6650      	str	r0, [r2, #100]	@ 0x64
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ae6:	68a0      	ldr	r0, [r4, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ae8:	6808      	ldr	r0, [r1, #0]
 8002aea:	68a5      	ldr	r5, [r4, #8]
 8002aec:	f3c0 0612 	ubfx	r6, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002af0:	4667      	mov	r7, ip
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002af2:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002af6:	2e00      	cmp	r6, #0
 8002af8:	f43f af5d 	beq.w	80029b6 <HAL_ADC_ConfigChannel+0x336>
 8002afc:	e7d5      	b.n	8002aaa <HAL_ADC_ConfigChannel+0x42a>
  MODIFY_REG(*preg,
 8002afe:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8002b00:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002b04:	6610      	str	r0, [r2, #96]	@ 0x60
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002b06:	6e50      	ldr	r0, [r2, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b08:	6808      	ldr	r0, [r1, #0]
 8002b0a:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8002b0c:	f3c0 0612 	ubfx	r6, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b10:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b14:	2e00      	cmp	r6, #0
 8002b16:	d1ba      	bne.n	8002a8e <HAL_ADC_ConfigChannel+0x40e>
 8002b18:	f3c0 6684 	ubfx	r6, r0, #26, #5
 8002b1c:	e742      	b.n	80029a4 <HAL_ADC_ConfigChannel+0x324>
 8002b1e:	f104 0e0c 	add.w	lr, r4, #12
  MODIFY_REG(*preg,
 8002b22:	6838      	ldr	r0, [r7, #0]
 8002b24:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002b28:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002b2a:	68e0      	ldr	r0, [r4, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b2c:	6808      	ldr	r0, [r1, #0]
 8002b2e:	68e4      	ldr	r4, [r4, #12]
 8002b30:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b34:	4676      	mov	r6, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b36:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b3a:	2d00      	cmp	r5, #0
 8002b3c:	f43f af46 	beq.w	80029cc <HAL_ADC_ConfigChannel+0x34c>
 8002b40:	e7c3      	b.n	8002aca <HAL_ADC_ConfigChannel+0x44a>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b42:	4908      	ldr	r1, [pc, #32]	@ (8002b64 <HAL_ADC_ConfigChannel+0x4e4>)
 8002b44:	e6ff      	b.n	8002946 <HAL_ADC_ConfigChannel+0x2c6>
 8002b46:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 8002b4a:	e6ab      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x224>
 8002b4c:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8002b50:	e688      	b.n	8002864 <HAL_ADC_ConfigChannel+0x1e4>
 8002b52:	4805      	ldr	r0, [pc, #20]	@ (8002b68 <HAL_ADC_ConfigChannel+0x4e8>)
 8002b54:	e6a6      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x224>
 8002b56:	2502      	movs	r5, #2
 8002b58:	e691      	b.n	800287e <HAL_ADC_ConfigChannel+0x1fe>
 8002b5a:	2502      	movs	r5, #2
 8002b5c:	e77e      	b.n	8002a5c <HAL_ADC_ConfigChannel+0x3dc>
 8002b5e:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8002b62:	e76e      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x3c2>
 8002b64:	50000300 	.word	0x50000300
 8002b68:	fe500000 	.word	0xfe500000

08002b6c <ADC_Enable>:
{
 8002b6c:	b570      	push	{r4, r5, r6, lr}
 8002b6e:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8002b70:	2200      	movs	r2, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b72:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 8002b74:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b76:	689a      	ldr	r2, [r3, #8]
 8002b78:	07d2      	lsls	r2, r2, #31
 8002b7a:	d434      	bmi.n	8002be6 <ADC_Enable+0x7a>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002b7c:	6899      	ldr	r1, [r3, #8]
 8002b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8002c34 <ADC_Enable+0xc8>)
 8002b80:	4211      	tst	r1, r2
 8002b82:	4604      	mov	r4, r0
 8002b84:	d132      	bne.n	8002bec <ADC_Enable+0x80>
  MODIFY_REG(ADCx->CR,
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002b8c:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8002b90:	f042 0201 	orr.w	r2, r2, #1
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002b94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b98:	609a      	str	r2, [r3, #8]
 8002b9a:	d048      	beq.n	8002c2e <ADC_Enable+0xc2>
 8002b9c:	4826      	ldr	r0, [pc, #152]	@ (8002c38 <ADC_Enable+0xcc>)
 8002b9e:	4a27      	ldr	r2, [pc, #156]	@ (8002c3c <ADC_Enable+0xd0>)
 8002ba0:	4927      	ldr	r1, [pc, #156]	@ (8002c40 <ADC_Enable+0xd4>)
 8002ba2:	4283      	cmp	r3, r0
 8002ba4:	bf08      	it	eq
 8002ba6:	460a      	moveq	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002ba8:	6893      	ldr	r3, [r2, #8]
 8002baa:	021b      	lsls	r3, r3, #8
 8002bac:	d429      	bmi.n	8002c02 <ADC_Enable+0x96>
    tickstart = HAL_GetTick();
 8002bae:	f7ff fbf5 	bl	800239c <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bb2:	6823      	ldr	r3, [r4, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	07d6      	lsls	r6, r2, #31
    tickstart = HAL_GetTick();
 8002bb8:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bba:	d414      	bmi.n	8002be6 <ADC_Enable+0x7a>
  MODIFY_REG(ADCx->CR,
 8002bbc:	4e21      	ldr	r6, [pc, #132]	@ (8002c44 <ADC_Enable+0xd8>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	07d0      	lsls	r0, r2, #31
 8002bc2:	d404      	bmi.n	8002bce <ADC_Enable+0x62>
  MODIFY_REG(ADCx->CR,
 8002bc4:	689a      	ldr	r2, [r3, #8]
 8002bc6:	4032      	ands	r2, r6
 8002bc8:	f042 0201 	orr.w	r2, r2, #1
 8002bcc:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bce:	f7ff fbe5 	bl	800239c <HAL_GetTick>
 8002bd2:	1b43      	subs	r3, r0, r5
 8002bd4:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bd6:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bd8:	d902      	bls.n	8002be0 <ADC_Enable+0x74>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	07d1      	lsls	r1, r2, #31
 8002bde:	d505      	bpl.n	8002bec <ADC_Enable+0x80>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	07d2      	lsls	r2, r2, #31
 8002be4:	d5eb      	bpl.n	8002bbe <ADC_Enable+0x52>
  return HAL_OK;
 8002be6:	2000      	movs	r0, #0
}
 8002be8:	b002      	add	sp, #8
 8002bea:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bec:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002bee:	f043 0310 	orr.w	r3, r3, #16
 8002bf2:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bf4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 8002bf6:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bf8:	f043 0301 	orr.w	r3, r3, #1
 8002bfc:	6623      	str	r3, [r4, #96]	@ 0x60
}
 8002bfe:	b002      	add	sp, #8
 8002c00:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c02:	4b11      	ldr	r3, [pc, #68]	@ (8002c48 <ADC_Enable+0xdc>)
 8002c04:	4a11      	ldr	r2, [pc, #68]	@ (8002c4c <ADC_Enable+0xe0>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	099b      	lsrs	r3, r3, #6
 8002c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0e:	099b      	lsrs	r3, r3, #6
 8002c10:	3301      	adds	r3, #1
 8002c12:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8002c1a:	9b01      	ldr	r3, [sp, #4]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d0c6      	beq.n	8002bae <ADC_Enable+0x42>
        wait_loop_index--;
 8002c20:	9b01      	ldr	r3, [sp, #4]
 8002c22:	3b01      	subs	r3, #1
 8002c24:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8002c26:	9b01      	ldr	r3, [sp, #4]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d1f9      	bne.n	8002c20 <ADC_Enable+0xb4>
 8002c2c:	e7bf      	b.n	8002bae <ADC_Enable+0x42>
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002c2e:	4a04      	ldr	r2, [pc, #16]	@ (8002c40 <ADC_Enable+0xd4>)
 8002c30:	e7ba      	b.n	8002ba8 <ADC_Enable+0x3c>
 8002c32:	bf00      	nop
 8002c34:	8000003f 	.word	0x8000003f
 8002c38:	50000100 	.word	0x50000100
 8002c3c:	50000700 	.word	0x50000700
 8002c40:	50000300 	.word	0x50000300
 8002c44:	7fffffc0 	.word	0x7fffffc0
 8002c48:	20005914 	.word	0x20005914
 8002c4c:	053e2d63 	.word	0x053e2d63

08002c50 <HAL_ADC_Start_DMA>:
{
 8002c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c54:	6805      	ldr	r5, [r0, #0]
 8002c56:	f1b5 4fa0 	cmp.w	r5, #1342177280	@ 0x50000000
{
 8002c5a:	4604      	mov	r4, r0
 8002c5c:	460e      	mov	r6, r1
 8002c5e:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c60:	d022      	beq.n	8002ca8 <HAL_ADC_Start_DMA+0x58>
 8002c62:	4a39      	ldr	r2, [pc, #228]	@ (8002d48 <HAL_ADC_Start_DMA+0xf8>)
 8002c64:	4839      	ldr	r0, [pc, #228]	@ (8002d4c <HAL_ADC_Start_DMA+0xfc>)
 8002c66:	4b3a      	ldr	r3, [pc, #232]	@ (8002d50 <HAL_ADC_Start_DMA+0x100>)
 8002c68:	4295      	cmp	r5, r2
 8002c6a:	bf08      	it	eq
 8002c6c:	4618      	moveq	r0, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002c6e:	6882      	ldr	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c70:	68ab      	ldr	r3, [r5, #8]
 8002c72:	075b      	lsls	r3, r3, #29
 8002c74:	d415      	bmi.n	8002ca2 <HAL_ADC_Start_DMA+0x52>
    __HAL_LOCK(hadc);
 8002c76:	f894 3058 	ldrb.w	r3, [r4, #88]	@ 0x58
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d011      	beq.n	8002ca2 <HAL_ADC_Start_DMA+0x52>
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002c7e:	4b35      	ldr	r3, [pc, #212]	@ (8002d54 <HAL_ADC_Start_DMA+0x104>)
    __HAL_LOCK(hadc);
 8002c80:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002c82:	429d      	cmp	r5, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002c84:	f002 081f 	and.w	r8, r2, #31
    __HAL_LOCK(hadc);
 8002c88:	f884 0058 	strb.w	r0, [r4, #88]	@ 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002c8c:	d00e      	beq.n	8002cac <HAL_ADC_Start_DMA+0x5c>
 8002c8e:	f240 2321 	movw	r3, #545	@ 0x221
 8002c92:	fa23 f308 	lsr.w	r3, r3, r8
 8002c96:	4003      	ands	r3, r0
 8002c98:	d108      	bne.n	8002cac <HAL_ADC_Start_DMA+0x5c>
      __HAL_UNLOCK(hadc);
 8002c9a:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 8002c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 8002ca2:	2002      	movs	r0, #2
}
 8002ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ca8:	4829      	ldr	r0, [pc, #164]	@ (8002d50 <HAL_ADC_Start_DMA+0x100>)
 8002caa:	e7e0      	b.n	8002c6e <HAL_ADC_Start_DMA+0x1e>
      tmp_hal_status = ADC_Enable(hadc);
 8002cac:	4620      	mov	r0, r4
 8002cae:	f7ff ff5d 	bl	8002b6c <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8002cb2:	2800      	cmp	r0, #0
 8002cb4:	d13f      	bne.n	8002d36 <HAL_ADC_Start_DMA+0xe6>
        ADC_STATE_CLR_SET(hadc->State,
 8002cb6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002cb8:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8002cba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002cbe:	f023 0301 	bic.w	r3, r3, #1
 8002cc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc6:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002cc8:	4b1f      	ldr	r3, [pc, #124]	@ (8002d48 <HAL_ADC_Start_DMA+0xf8>)
 8002cca:	4299      	cmp	r1, r3
 8002ccc:	d038      	beq.n	8002d40 <HAL_ADC_Start_DMA+0xf0>
 8002cce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002cd2:	4299      	cmp	r1, r3
 8002cd4:	d034      	beq.n	8002d40 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002cd6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002cd8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002cdc:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002cde:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002ce0:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8002ce2:	4d1d      	ldr	r5, [pc, #116]	@ (8002d58 <HAL_ADC_Start_DMA+0x108>)
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002ce4:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ce8:	bf1c      	itt	ne
 8002cea:	6e23      	ldrne	r3, [r4, #96]	@ 0x60
 8002cec:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8002cf0:	6623      	str	r3, [r4, #96]	@ 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002cf2:	62c5      	str	r5, [r0, #44]	@ 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002cf4:	4d19      	ldr	r5, [pc, #100]	@ (8002d5c <HAL_ADC_Start_DMA+0x10c>)
 8002cf6:	6305      	str	r5, [r0, #48]	@ 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002cf8:	4d19      	ldr	r5, [pc, #100]	@ (8002d60 <HAL_ADC_Start_DMA+0x110>)
 8002cfa:	6345      	str	r5, [r0, #52]	@ 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002cfc:	251c      	movs	r5, #28
 8002cfe:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8002d00:	2500      	movs	r5, #0
 8002d02:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d06:	684d      	ldr	r5, [r1, #4]
 8002d08:	f045 0510 	orr.w	r5, r5, #16
 8002d0c:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002d0e:	68cd      	ldr	r5, [r1, #12]
 8002d10:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002d14:	463b      	mov	r3, r7
 8002d16:	4632      	mov	r2, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002d18:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002d1a:	3140      	adds	r1, #64	@ 0x40
 8002d1c:	f000 fbd2 	bl	80034c4 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002d20:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002d22:	6893      	ldr	r3, [r2, #8]
 8002d24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d2c:	f043 0304 	orr.w	r3, r3, #4
 8002d30:	6093      	str	r3, [r2, #8]
}
 8002d32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8002d36:	2300      	movs	r3, #0
 8002d38:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 8002d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d40:	f1b8 0f00 	cmp.w	r8, #0
 8002d44:	d1cb      	bne.n	8002cde <HAL_ADC_Start_DMA+0x8e>
 8002d46:	e7c6      	b.n	8002cd6 <HAL_ADC_Start_DMA+0x86>
 8002d48:	50000100 	.word	0x50000100
 8002d4c:	50000700 	.word	0x50000700
 8002d50:	50000300 	.word	0x50000300
 8002d54:	50000600 	.word	0x50000600
 8002d58:	080025f9 	.word	0x080025f9
 8002d5c:	080025e9 	.word	0x080025e9
 8002d60:	08002665 	.word	0x08002665

08002d64 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002d64:	b470      	push	{r4, r5, r6}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d66:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
  if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002d6a:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8002d6c:	2a01      	cmp	r2, #1
{
 8002d6e:	b09d      	sub	sp, #116	@ 0x74
  __HAL_LOCK(hadc);
 8002d70:	d057      	beq.n	8002e22 <HAL_ADCEx_MultiModeConfigChannel+0xbe>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002d72:	6802      	ldr	r2, [r0, #0]
 8002d74:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002d76:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8002d78:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002d7a:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002d7e:	9418      	str	r4, [sp, #96]	@ 0x60
  __HAL_LOCK(hadc);
 8002d80:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002d84:	9419      	str	r4, [sp, #100]	@ 0x64
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002d86:	d00b      	beq.n	8002da0 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8002d88:	4d4a      	ldr	r5, [pc, #296]	@ (8002eb4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002d8a:	42aa      	cmp	r2, r5
 8002d8c:	d047      	beq.n	8002e1e <HAL_ADCEx_MultiModeConfigChannel+0xba>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d8e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d90:	f883 4058 	strb.w	r4, [r3, #88]	@ 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d94:	f042 0220 	orr.w	r2, r2, #32
 8002d98:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8002d9a:	b01d      	add	sp, #116	@ 0x74
 8002d9c:	bc70      	pop	{r4, r5, r6}
 8002d9e:	4770      	bx	lr
 8002da0:	4845      	ldr	r0, [pc, #276]	@ (8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002da2:	6880      	ldr	r0, [r0, #8]
 8002da4:	0740      	lsls	r0, r0, #29
 8002da6:	d50b      	bpl.n	8002dc0 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8002da8:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002daa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002dac:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8002db0:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002db2:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8002dba:	b01d      	add	sp, #116	@ 0x74
 8002dbc:	bc70      	pop	{r4, r5, r6}
 8002dbe:	4770      	bx	lr
 8002dc0:	6890      	ldr	r0, [r2, #8]
 8002dc2:	0740      	lsls	r0, r0, #29
 8002dc4:	d4f1      	bmi.n	8002daa <HAL_ADCEx_MultiModeConfigChannel+0x46>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002dc6:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8002dca:	d02e      	beq.n	8002e2a <HAL_ADCEx_MultiModeConfigChannel+0xc6>
 8002dcc:	483a      	ldr	r0, [pc, #232]	@ (8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002dce:	4282      	cmp	r2, r0
 8002dd0:	d02b      	beq.n	8002e2a <HAL_ADCEx_MultiModeConfigChannel+0xc6>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002dd2:	2e00      	cmp	r6, #0
 8002dd4:	d05a      	beq.n	8002e8c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002dd6:	4839      	ldr	r0, [pc, #228]	@ (8002ebc <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002dd8:	684c      	ldr	r4, [r1, #4]
 8002dda:	6882      	ldr	r2, [r0, #8]
 8002ddc:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002de0:	4322      	orrs	r2, r4
 8002de2:	f893 4038 	ldrb.w	r4, [r3, #56]	@ 0x38
 8002de6:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8002dea:	6082      	str	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002dec:	4a31      	ldr	r2, [pc, #196]	@ (8002eb4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002dee:	4c34      	ldr	r4, [pc, #208]	@ (8002ec0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002df0:	6895      	ldr	r5, [r2, #8]
 8002df2:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8002df6:	6892      	ldr	r2, [r2, #8]
 8002df8:	68a4      	ldr	r4, [r4, #8]
 8002dfa:	07e4      	lsls	r4, r4, #31
 8002dfc:	d40d      	bmi.n	8002e1a <HAL_ADCEx_MultiModeConfigChannel+0xb6>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002dfe:	432a      	orrs	r2, r5
 8002e00:	43d2      	mvns	r2, r2
 8002e02:	f002 0201 	and.w	r2, r2, #1
 8002e06:	b142      	cbz	r2, 8002e1a <HAL_ADCEx_MultiModeConfigChannel+0xb6>
        MODIFY_REG(tmpADC_Common->CCR,
 8002e08:	6884      	ldr	r4, [r0, #8]
 8002e0a:	688a      	ldr	r2, [r1, #8]
 8002e0c:	f424 6171 	bic.w	r1, r4, #3856	@ 0xf10
 8002e10:	4332      	orrs	r2, r6
 8002e12:	f021 010f 	bic.w	r1, r1, #15
 8002e16:	430a      	orrs	r2, r1
 8002e18:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e1a:	2000      	movs	r0, #0
 8002e1c:	e7ca      	b.n	8002db4 <HAL_ADCEx_MultiModeConfigChannel+0x50>
 8002e1e:	4829      	ldr	r0, [pc, #164]	@ (8002ec4 <HAL_ADCEx_MultiModeConfigChannel+0x160>)
 8002e20:	e7bf      	b.n	8002da2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
  __HAL_LOCK(hadc);
 8002e22:	2002      	movs	r0, #2
}
 8002e24:	b01d      	add	sp, #116	@ 0x74
 8002e26:	bc70      	pop	{r4, r5, r6}
 8002e28:	4770      	bx	lr
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e2a:	b1b6      	cbz	r6, 8002e5a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002e2c:	4826      	ldr	r0, [pc, #152]	@ (8002ec8 <HAL_ADCEx_MultiModeConfigChannel+0x164>)
 8002e2e:	684c      	ldr	r4, [r1, #4]
 8002e30:	6882      	ldr	r2, [r0, #8]
 8002e32:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e36:	4322      	orrs	r2, r4
 8002e38:	f893 4038 	ldrb.w	r4, [r3, #56]	@ 0x38
 8002e3c:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8002e40:	6082      	str	r2, [r0, #8]
 8002e42:	481d      	ldr	r0, [pc, #116]	@ (8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002e44:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002e48:	6892      	ldr	r2, [r2, #8]
 8002e4a:	6880      	ldr	r0, [r0, #8]
 8002e4c:	07c0      	lsls	r0, r0, #31
 8002e4e:	d4e4      	bmi.n	8002e1a <HAL_ADCEx_MultiModeConfigChannel+0xb6>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e50:	43d2      	mvns	r2, r2
 8002e52:	481d      	ldr	r0, [pc, #116]	@ (8002ec8 <HAL_ADCEx_MultiModeConfigChannel+0x164>)
 8002e54:	f002 0201 	and.w	r2, r2, #1
 8002e58:	e7d5      	b.n	8002e06 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002e5a:	491b      	ldr	r1, [pc, #108]	@ (8002ec8 <HAL_ADCEx_MultiModeConfigChannel+0x164>)
 8002e5c:	688a      	ldr	r2, [r1, #8]
 8002e5e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e62:	608a      	str	r2, [r1, #8]
 8002e64:	4914      	ldr	r1, [pc, #80]	@ (8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002e66:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002e6a:	6892      	ldr	r2, [r2, #8]
 8002e6c:	6889      	ldr	r1, [r1, #8]
 8002e6e:	07cd      	lsls	r5, r1, #31
 8002e70:	d4d3      	bmi.n	8002e1a <HAL_ADCEx_MultiModeConfigChannel+0xb6>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e72:	43d2      	mvns	r2, r2
 8002e74:	4914      	ldr	r1, [pc, #80]	@ (8002ec8 <HAL_ADCEx_MultiModeConfigChannel+0x164>)
 8002e76:	f002 0201 	and.w	r2, r2, #1
 8002e7a:	2a00      	cmp	r2, #0
 8002e7c:	d0cd      	beq.n	8002e1a <HAL_ADCEx_MultiModeConfigChannel+0xb6>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002e7e:	688a      	ldr	r2, [r1, #8]
 8002e80:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8002e84:	f022 020f 	bic.w	r2, r2, #15
 8002e88:	608a      	str	r2, [r1, #8]
 8002e8a:	e7c6      	b.n	8002e1a <HAL_ADCEx_MultiModeConfigChannel+0xb6>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002e8c:	490b      	ldr	r1, [pc, #44]	@ (8002ebc <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002e8e:	4c09      	ldr	r4, [pc, #36]	@ (8002eb4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002e90:	688a      	ldr	r2, [r1, #8]
 8002e92:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e96:	608a      	str	r2, [r1, #8]
 8002e98:	68a4      	ldr	r4, [r4, #8]
 8002e9a:	f8d0 2408 	ldr.w	r2, [r0, #1032]	@ 0x408
 8002e9e:	f500 60a0 	add.w	r0, r0, #1280	@ 0x500
 8002ea2:	6880      	ldr	r0, [r0, #8]
 8002ea4:	07c5      	lsls	r5, r0, #31
 8002ea6:	d4b8      	bmi.n	8002e1a <HAL_ADCEx_MultiModeConfigChannel+0xb6>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ea8:	4322      	orrs	r2, r4
 8002eaa:	43d2      	mvns	r2, r2
 8002eac:	f002 0201 	and.w	r2, r2, #1
 8002eb0:	e7e3      	b.n	8002e7a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002eb2:	bf00      	nop
 8002eb4:	50000400 	.word	0x50000400
 8002eb8:	50000100 	.word	0x50000100
 8002ebc:	50000700 	.word	0x50000700
 8002ec0:	50000600 	.word	0x50000600
 8002ec4:	50000500 	.word	0x50000500
 8002ec8:	50000300 	.word	0x50000300

08002ecc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ecc:	4907      	ldr	r1, [pc, #28]	@ (8002eec <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002ece:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ed0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ed2:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ed6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eda:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002edc:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ede:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ee2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8002ee6:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	e000ed00 	.word	0xe000ed00

08002ef0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8002f60 <HAL_NVIC_SetPriority+0x70>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ef8:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002efa:	f1c3 0e07 	rsb	lr, r3, #7
 8002efe:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f02:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f06:	bf28      	it	cs
 8002f08:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f0c:	f1bc 0f06 	cmp.w	ip, #6
 8002f10:	d91c      	bls.n	8002f4c <HAL_NVIC_SetPriority+0x5c>
 8002f12:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f16:	f04f 33ff 	mov.w	r3, #4294967295
 8002f1a:	fa03 f30c 	lsl.w	r3, r3, ip
 8002f1e:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f22:	f04f 33ff 	mov.w	r3, #4294967295
 8002f26:	fa03 f30e 	lsl.w	r3, r3, lr
 8002f2a:	ea21 0303 	bic.w	r3, r1, r3
 8002f2e:	fa03 f30c 	lsl.w	r3, r3, ip
 8002f32:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f34:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8002f36:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f38:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8002f3a:	db0a      	blt.n	8002f52 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f3c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8002f40:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8002f44:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002f48:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f4c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f4e:	4694      	mov	ip, r2
 8002f50:	e7e7      	b.n	8002f22 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f52:	4a04      	ldr	r2, [pc, #16]	@ (8002f64 <HAL_NVIC_SetPriority+0x74>)
 8002f54:	f000 000f 	and.w	r0, r0, #15
 8002f58:	4402      	add	r2, r0
 8002f5a:	7613      	strb	r3, [r2, #24]
 8002f5c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f60:	e000ed00 	.word	0xe000ed00
 8002f64:	e000ecfc 	.word	0xe000ecfc

08002f68 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002f68:	2800      	cmp	r0, #0
 8002f6a:	db07      	blt.n	8002f7c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f6c:	4a04      	ldr	r2, [pc, #16]	@ (8002f80 <HAL_NVIC_EnableIRQ+0x18>)
 8002f6e:	0941      	lsrs	r1, r0, #5
 8002f70:	2301      	movs	r3, #1
 8002f72:	f000 001f 	and.w	r0, r0, #31
 8002f76:	4083      	lsls	r3, r0
 8002f78:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	e000e100 	.word	0xe000e100

08002f84 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8002f84:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002f88:	4905      	ldr	r1, [pc, #20]	@ (8002fa0 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002f8a:	4b06      	ldr	r3, [pc, #24]	@ (8002fa4 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002f8c:	68ca      	ldr	r2, [r1, #12]
 8002f8e:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002f92:	4313      	orrs	r3, r2
 8002f94:	60cb      	str	r3, [r1, #12]
 8002f96:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002f9a:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8002f9c:	e7fd      	b.n	8002f9a <HAL_NVIC_SystemReset+0x16>
 8002f9e:	bf00      	nop
 8002fa0:	e000ed00 	.word	0xe000ed00
 8002fa4:	05fa0004 	.word	0x05fa0004

08002fa8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fa8:	3801      	subs	r0, #1
 8002faa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8002fae:	d301      	bcc.n	8002fb4 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fb0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002fb2:	4770      	bx	lr
{
 8002fb4:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fb6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fba:	4c07      	ldr	r4, [pc, #28]	@ (8002fd8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fbc:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fbe:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8002fc2:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fc6:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fc8:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fca:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fcc:	619a      	str	r2, [r3, #24]
}
 8002fce:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fd2:	6119      	str	r1, [r3, #16]
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	e000ed00 	.word	0xe000ed00

08002fdc <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002fdc:	b188      	cbz	r0, 8003002 <HAL_DAC_Init+0x26>
{
 8002fde:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002fe0:	7903      	ldrb	r3, [r0, #4]
 8002fe2:	4604      	mov	r4, r0
 8002fe4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002fe8:	b13b      	cbz	r3, 8002ffa <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002fea:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8002fec:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002fee:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ff0:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002ff2:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8002ff4:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8002ff6:	4618      	mov	r0, r3
}
 8002ff8:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8002ffa:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8002ffc:	f7fe f896 	bl	800112c <HAL_DAC_MspInit>
 8003000:	e7f3      	b.n	8002fea <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8003002:	2001      	movs	r0, #1
}
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop

08003008 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800300a:	b083      	sub	sp, #12
 800300c:	9f08      	ldr	r7, [sp, #32]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800300e:	2800      	cmp	r0, #0
 8003010:	d073      	beq.n	80030fa <HAL_DAC_Start_DMA+0xf2>
 8003012:	460e      	mov	r6, r1
 8003014:	4611      	mov	r1, r2
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003016:	7942      	ldrb	r2, [r0, #5]
 8003018:	2a01      	cmp	r2, #1
 800301a:	4604      	mov	r4, r0
 800301c:	d076      	beq.n	800310c <HAL_DAC_Start_DMA+0x104>
 800301e:	2201      	movs	r2, #1
 8003020:	7142      	strb	r2, [r0, #5]

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003022:	6805      	ldr	r5, [r0, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8003024:	2202      	movs	r2, #2
 8003026:	7102      	strb	r2, [r0, #4]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003028:	682a      	ldr	r2, [r5, #0]
  if (Channel == DAC_CHANNEL_1)
 800302a:	2e00      	cmp	r6, #0
 800302c:	d13a      	bne.n	80030a4 <HAL_DAC_Start_DMA+0x9c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800302e:	6880      	ldr	r0, [r0, #8]
 8003030:	f8df c0e8 	ldr.w	ip, [pc, #232]	@ 800311c <HAL_DAC_Start_DMA+0x114>
 8003034:	f8c0 c02c 	str.w	ip, [r0, #44]	@ 0x2c
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003038:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 8003120 <HAL_DAC_Start_DMA+0x118>
 800303c:	f8c0 c030 	str.w	ip, [r0, #48]	@ 0x30
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003040:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003044:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 8003124 <HAL_DAC_Start_DMA+0x11c>
 8003048:	f8c0 c034 	str.w	ip, [r0, #52]	@ 0x34
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800304c:	602a      	str	r2, [r5, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800304e:	2f00      	cmp	r7, #0
 8003050:	d059      	beq.n	8003106 <HAL_DAC_Start_DMA+0xfe>
 8003052:	2f04      	cmp	r7, #4
 8003054:	d14b      	bne.n	80030ee <HAL_DAC_Start_DMA+0xe6>
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
        break;
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003056:	f105 020c 	add.w	r2, r5, #12
  }

  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800305a:	682f      	ldr	r7, [r5, #0]
 800305c:	f447 5700 	orr.w	r7, r7, #8192	@ 0x2000
 8003060:	602f      	str	r7, [r5, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003062:	f000 fa2f 	bl	80034c4 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003066:	2300      	movs	r3, #0
 8003068:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 800306a:	2800      	cmp	r0, #0
 800306c:	d139      	bne.n	80030e2 <HAL_DAC_Start_DMA+0xda>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800306e:	6824      	ldr	r4, [r4, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003070:	4b28      	ldr	r3, [pc, #160]	@ (8003114 <HAL_DAC_Start_DMA+0x10c>)
    __HAL_DAC_ENABLE(hdac, Channel);
 8003072:	6825      	ldr	r5, [r4, #0]
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003074:	681b      	ldr	r3, [r3, #0]
    __HAL_DAC_ENABLE(hdac, Channel);
 8003076:	f006 0110 	and.w	r1, r6, #16
 800307a:	2201      	movs	r2, #1
 800307c:	408a      	lsls	r2, r1
 800307e:	432a      	orrs	r2, r5
 8003080:	6022      	str	r2, [r4, #0]
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003082:	4a25      	ldr	r2, [pc, #148]	@ (8003118 <HAL_DAC_Start_DMA+0x110>)
 8003084:	099b      	lsrs	r3, r3, #6
 8003086:	fba2 2303 	umull	r2, r3, r2, r3
 800308a:	099b      	lsrs	r3, r3, #6
 800308c:	3301      	adds	r3, #1
 800308e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003090:	9b01      	ldr	r3, [sp, #4]
 8003092:	b12b      	cbz	r3, 80030a0 <HAL_DAC_Start_DMA+0x98>
    {
      wait_loop_index--;
 8003094:	9b01      	ldr	r3, [sp, #4]
 8003096:	3b01      	subs	r3, #1
 8003098:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800309a:	9b01      	ldr	r3, [sp, #4]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1f9      	bne.n	8003094 <HAL_DAC_Start_DMA+0x8c>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 80030a0:	b003      	add	sp, #12
 80030a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80030a4:	68c0      	ldr	r0, [r0, #12]
 80030a6:	f8df c080 	ldr.w	ip, [pc, #128]	@ 8003128 <HAL_DAC_Start_DMA+0x120>
 80030aa:	f8c0 c02c 	str.w	ip, [r0, #44]	@ 0x2c
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80030ae:	f8df c07c 	ldr.w	ip, [pc, #124]	@ 800312c <HAL_DAC_Start_DMA+0x124>
 80030b2:	f8c0 c030 	str.w	ip, [r0, #48]	@ 0x30
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80030b6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80030ba:	f8df c074 	ldr.w	ip, [pc, #116]	@ 8003130 <HAL_DAC_Start_DMA+0x128>
 80030be:	f8c0 c034 	str.w	ip, [r0, #52]	@ 0x34
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80030c2:	602a      	str	r2, [r5, #0]
    switch (Alignment)
 80030c4:	b1e7      	cbz	r7, 8003100 <HAL_DAC_Start_DMA+0xf8>
 80030c6:	2f04      	cmp	r7, #4
 80030c8:	d114      	bne.n	80030f4 <HAL_DAC_Start_DMA+0xec>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80030ca:	f105 0218 	add.w	r2, r5, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80030ce:	682f      	ldr	r7, [r5, #0]
 80030d0:	f047 5700 	orr.w	r7, r7, #536870912	@ 0x20000000
 80030d4:	602f      	str	r7, [r5, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80030d6:	f000 f9f5 	bl	80034c4 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 80030da:	2300      	movs	r3, #0
 80030dc:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 80030de:	2800      	cmp	r0, #0
 80030e0:	d0c5      	beq.n	800306e <HAL_DAC_Start_DMA+0x66>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80030e2:	6923      	ldr	r3, [r4, #16]
 80030e4:	f043 0304 	orr.w	r3, r3, #4
 80030e8:	6123      	str	r3, [r4, #16]
}
 80030ea:	b003      	add	sp, #12
 80030ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80030ee:	f105 0210 	add.w	r2, r5, #16
  if (Channel == DAC_CHANNEL_1)
 80030f2:	e7b2      	b.n	800305a <HAL_DAC_Start_DMA+0x52>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80030f4:	f105 021c 	add.w	r2, r5, #28
  if (Channel == DAC_CHANNEL_1)
 80030f8:	e7e9      	b.n	80030ce <HAL_DAC_Start_DMA+0xc6>
    return HAL_ERROR;
 80030fa:	2001      	movs	r0, #1
}
 80030fc:	b003      	add	sp, #12
 80030fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003100:	f105 0214 	add.w	r2, r5, #20
  if (Channel == DAC_CHANNEL_1)
 8003104:	e7e3      	b.n	80030ce <HAL_DAC_Start_DMA+0xc6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003106:	f105 0208 	add.w	r2, r5, #8
  if (Channel == DAC_CHANNEL_1)
 800310a:	e7a6      	b.n	800305a <HAL_DAC_Start_DMA+0x52>
  __HAL_LOCK(hdac);
 800310c:	2002      	movs	r0, #2
}
 800310e:	b003      	add	sp, #12
 8003110:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003112:	bf00      	nop
 8003114:	20005914 	.word	0x20005914
 8003118:	053e2d63 	.word	0x053e2d63
 800311c:	08003135 	.word	0x08003135
 8003120:	08003149 	.word	0x08003149
 8003124:	08003159 	.word	0x08003159
 8003128:	08003365 	.word	0x08003365
 800312c:	08003379 	.word	0x08003379
 8003130:	08003389 	.word	0x08003389

08003134 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003134:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003136:	6a84      	ldr	r4, [r0, #40]	@ 0x28

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003138:	4620      	mov	r0, r4
 800313a:	f7fe f917 	bl	800136c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800313e:	2301      	movs	r3, #1
 8003140:	7123      	strb	r3, [r4, #4]
}
 8003142:	bd10      	pop	{r4, pc}

08003144 <HAL_DAC_ConvHalfCpltCallbackCh1>:
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop

08003148 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003148:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800314a:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800314c:	f7ff fffa 	bl	8003144 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003150:	bd08      	pop	{r3, pc}
 8003152:	bf00      	nop

08003154 <HAL_DAC_ErrorCallbackCh1>:
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop

08003158 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003158:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800315a:	6a84      	ldr	r4, [r0, #40]	@ 0x28

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800315c:	6923      	ldr	r3, [r4, #16]
 800315e:	f043 0304 	orr.w	r3, r3, #4
 8003162:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003164:	4620      	mov	r0, r4
 8003166:	f7ff fff5 	bl	8003154 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800316a:	2301      	movs	r3, #1
 800316c:	7123      	strb	r3, [r4, #4]
}
 800316e:	bd10      	pop	{r4, pc}

08003170 <HAL_DAC_ConfigChannel>:
  if ((hdac == NULL) || (sConfig == NULL))
 8003170:	2800      	cmp	r0, #0
 8003172:	f000 80ce 	beq.w	8003312 <HAL_DAC_ConfigChannel+0x1a2>
{
 8003176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800317a:	460f      	mov	r7, r1
  if ((hdac == NULL) || (sConfig == NULL))
 800317c:	2900      	cmp	r1, #0
 800317e:	f000 80ca 	beq.w	8003316 <HAL_DAC_ConfigChannel+0x1a6>
  __HAL_LOCK(hdac);
 8003182:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8003184:	6889      	ldr	r1, [r1, #8]
  __HAL_LOCK(hdac);
 8003186:	2b01      	cmp	r3, #1
 8003188:	4606      	mov	r6, r0
 800318a:	f000 80d3 	beq.w	8003334 <HAL_DAC_ConfigChannel+0x1c4>
 800318e:	2301      	movs	r3, #1
 8003190:	7143      	strb	r3, [r0, #5]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003192:	2904      	cmp	r1, #4
  hdac->State = HAL_DAC_STATE_BUSY;
 8003194:	f04f 0302 	mov.w	r3, #2
 8003198:	4614      	mov	r4, r2
 800319a:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800319c:	d07b      	beq.n	8003296 <HAL_DAC_ConfigChannel+0x126>
    tmpreg1 = hdac->Instance->CCR;
 800319e:	6803      	ldr	r3, [r0, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80031a0:	f002 0410 	and.w	r4, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80031a4:	69fa      	ldr	r2, [r7, #28]
 80031a6:	2a01      	cmp	r2, #1
 80031a8:	d108      	bne.n	80031bc <HAL_DAC_ConfigChannel+0x4c>
    tmpreg1 = hdac->Instance->CCR;
 80031aa:	6b98      	ldr	r0, [r3, #56]	@ 0x38
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80031ac:	6a3a      	ldr	r2, [r7, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80031ae:	251f      	movs	r5, #31
 80031b0:	40a5      	lsls	r5, r4
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80031b2:	40a2      	lsls	r2, r4
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80031b4:	ea20 0005 	bic.w	r0, r0, r5
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80031b8:	4302      	orrs	r2, r0
    hdac->Instance->CCR = tmpreg1;
 80031ba:	639a      	str	r2, [r3, #56]	@ 0x38
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80031bc:	69bd      	ldr	r5, [r7, #24]
  tmpreg1 = hdac->Instance->MCR;
 80031be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80031c0:	f8d7 8014 	ldr.w	r8, [r7, #20]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80031c4:	2007      	movs	r0, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80031c6:	2d01      	cmp	r5, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80031c8:	fa00 f004 	lsl.w	r0, r0, r4
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80031cc:	f000 809e 	beq.w	800330c <HAL_DAC_ConfigChannel+0x19c>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80031d0:	2d02      	cmp	r5, #2
 80031d2:	f000 80a3 	beq.w	800331c <HAL_DAC_ConfigChannel+0x1ac>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80031d6:	fab8 fc88 	clz	ip, r8
 80031da:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80031de:	793d      	ldrb	r5, [r7, #4]
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80031e0:	f897 e005 	ldrb.w	lr, [r7, #5]
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80031e4:	f1a5 0501 	sub.w	r5, r5, #1
 80031e8:	fab5 f585 	clz	r5, r5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80031ec:	f1ae 0e01 	sub.w	lr, lr, #1
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80031f0:	096d      	lsrs	r5, r5, #5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80031f2:	fabe fe8e 	clz	lr, lr
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80031f6:	022d      	lsls	r5, r5, #8
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80031f8:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 80031fc:	ea45 254e 	orr.w	r5, r5, lr, lsl #9
 8003200:	ea45 0508 	orr.w	r5, r5, r8
 8003204:	430d      	orrs	r5, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003206:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800320a:	40a1      	lsls	r1, r4
 800320c:	4301      	orrs	r1, r0
 800320e:	ea22 0801 	bic.w	r8, r2, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003212:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003216:	40a2      	lsls	r2, r4
 8003218:	ea28 0802 	bic.w	r8, r8, r2
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800321c:	683a      	ldr	r2, [r7, #0]
 800321e:	2a02      	cmp	r2, #2
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003220:	ea45 050c 	orr.w	r5, r5, ip
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003224:	f428 4840 	bic.w	r8, r8, #49152	@ 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003228:	d07b      	beq.n	8003322 <HAL_DAC_ConfigChannel+0x1b2>
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800322a:	ea48 0802 	orr.w	r8, r8, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800322e:	40a5      	lsls	r5, r4
 8003230:	ea45 0508 	orr.w	r5, r5, r8
  hdac->Instance->MCR = tmpreg1;
 8003234:	63dd      	str	r5, [r3, #60]	@ 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800323c:	40a1      	lsls	r1, r4
 800323e:	ea22 0201 	bic.w	r2, r2, r1
 8003242:	601a      	str	r2, [r3, #0]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003244:	e9d7 1203 	ldrd	r1, r2, [r7, #12]
  tmpreg1 = hdac->Instance->CR;
 8003248:	681d      	ldr	r5, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800324a:	f640 70fe 	movw	r0, #4094	@ 0xffe
 800324e:	40a0      	lsls	r0, r4
 8003250:	ea25 0500 	bic.w	r5, r5, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003254:	fa01 f004 	lsl.w	r0, r1, r4
 8003258:	4328      	orrs	r0, r5
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800325a:	0192      	lsls	r2, r2, #6
  hdac->Instance->CR = tmpreg1;
 800325c:	6018      	str	r0, [r3, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800325e:	f3c1 0183 	ubfx	r1, r1, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003262:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
 8003266:	430a      	orrs	r2, r1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8003268:	f640 700f 	movw	r0, #3855	@ 0xf0f
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800326c:	6819      	ldr	r1, [r3, #0]
 800326e:	25c0      	movs	r5, #192	@ 0xc0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8003270:	40a0      	lsls	r0, r4
 8003272:	40a2      	lsls	r2, r4
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003274:	fa05 f404 	lsl.w	r4, r5, r4
 8003278:	ea21 0104 	bic.w	r1, r1, r4
 800327c:	6019      	str	r1, [r3, #0]
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800327e:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 8003280:	ea21 0100 	bic.w	r1, r1, r0
  __HAL_UNLOCK(hdac);
 8003284:	2400      	movs	r4, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8003286:	430a      	orrs	r2, r1
  hdac->State = HAL_DAC_STATE_READY;
 8003288:	2101      	movs	r1, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800328a:	661a      	str	r2, [r3, #96]	@ 0x60
  return status;
 800328c:	4620      	mov	r0, r4
  hdac->State = HAL_DAC_STATE_READY;
 800328e:	7131      	strb	r1, [r6, #4]
  __HAL_UNLOCK(hdac);
 8003290:	7174      	strb	r4, [r6, #5]
}
 8003292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 8003296:	f7ff f881 	bl	800239c <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800329a:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800329c:	4605      	mov	r5, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800329e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    if (Channel == DAC_CHANNEL_1)
 80032a0:	b154      	cbz	r4, 80032b8 <HAL_DAC_ConfigChannel+0x148>
 80032a2:	e018      	b.n	80032d6 <HAL_DAC_ConfigChannel+0x166>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80032a4:	f7ff f87a 	bl	800239c <HAL_GetTick>
 80032a8:	1b40      	subs	r0, r0, r5
 80032aa:	2801      	cmp	r0, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80032ac:	6833      	ldr	r3, [r6, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80032ae:	d902      	bls.n	80032b6 <HAL_DAC_ConfigChannel+0x146>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80032b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032b2:	0411      	lsls	r1, r2, #16
 80032b4:	d448      	bmi.n	8003348 <HAL_DAC_ConfigChannel+0x1d8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80032b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032b8:	0412      	lsls	r2, r2, #16
 80032ba:	d4f3      	bmi.n	80032a4 <HAL_DAC_ConfigChannel+0x134>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80032bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032be:	641a      	str	r2, [r3, #64]	@ 0x40
 80032c0:	e00d      	b.n	80032de <HAL_DAC_ConfigChannel+0x16e>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80032c2:	f7ff f86b 	bl	800239c <HAL_GetTick>
 80032c6:	1b40      	subs	r0, r0, r5
 80032c8:	2801      	cmp	r0, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80032ca:	6833      	ldr	r3, [r6, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80032cc:	d902      	bls.n	80032d4 <HAL_DAC_ConfigChannel+0x164>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80032ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032d0:	2a00      	cmp	r2, #0
 80032d2:	db39      	blt.n	8003348 <HAL_DAC_ConfigChannel+0x1d8>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80032d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032d6:	2a00      	cmp	r2, #0
 80032d8:	dbf3      	blt.n	80032c2 <HAL_DAC_ConfigChannel+0x152>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80032da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032dc:	645a      	str	r2, [r3, #68]	@ 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80032de:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032e2:	f004 0410 	and.w	r4, r4, #16
 80032e6:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 80032ea:	40a0      	lsls	r0, r4
 80032ec:	40a1      	lsls	r1, r4
 80032ee:	ea22 0200 	bic.w	r2, r2, r0
 80032f2:	430a      	orrs	r2, r1
 80032f4:	649a      	str	r2, [r3, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80032f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80032f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80032fa:	20ff      	movs	r0, #255	@ 0xff
 80032fc:	40a0      	lsls	r0, r4
 80032fe:	40a1      	lsls	r1, r4
 8003300:	ea22 0200 	bic.w	r2, r2, r0
 8003304:	430a      	orrs	r2, r1
 8003306:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003308:	68b9      	ldr	r1, [r7, #8]
 800330a:	e74b      	b.n	80031a4 <HAL_DAC_ConfigChannel+0x34>
    connectOnChip = 0x00000000UL;
 800330c:	f04f 0c00 	mov.w	ip, #0
 8003310:	e765      	b.n	80031de <HAL_DAC_ConfigChannel+0x6e>
    return HAL_ERROR;
 8003312:	2001      	movs	r0, #1
}
 8003314:	4770      	bx	lr
    return HAL_ERROR;
 8003316:	2001      	movs	r0, #1
}
 8003318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = DAC_MCR_MODE1_0;
 800331c:	f04f 0c01 	mov.w	ip, #1
 8003320:	e75d      	b.n	80031de <HAL_DAC_ConfigChannel+0x6e>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003322:	f000 fe8d 	bl	8004040 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003326:	4b0c      	ldr	r3, [pc, #48]	@ (8003358 <HAL_DAC_ConfigChannel+0x1e8>)
 8003328:	4298      	cmp	r0, r3
 800332a:	d905      	bls.n	8003338 <HAL_DAC_ConfigChannel+0x1c8>
  hdac->Instance->MCR = tmpreg1;
 800332c:	6833      	ldr	r3, [r6, #0]
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800332e:	f448 4800 	orr.w	r8, r8, #32768	@ 0x8000
 8003332:	e77c      	b.n	800322e <HAL_DAC_ConfigChannel+0xbe>
  __HAL_LOCK(hdac);
 8003334:	2002      	movs	r0, #2
 8003336:	e7ac      	b.n	8003292 <HAL_DAC_ConfigChannel+0x122>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003338:	4a08      	ldr	r2, [pc, #32]	@ (800335c <HAL_DAC_ConfigChannel+0x1ec>)
  hdac->Instance->MCR = tmpreg1;
 800333a:	6833      	ldr	r3, [r6, #0]
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800333c:	4290      	cmp	r0, r2
 800333e:	f67f af76 	bls.w	800322e <HAL_DAC_ConfigChannel+0xbe>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003342:	f448 4880 	orr.w	r8, r8, #16384	@ 0x4000
 8003346:	e772      	b.n	800322e <HAL_DAC_ConfigChannel+0xbe>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003348:	6933      	ldr	r3, [r6, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800334a:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800334c:	f043 0308 	orr.w	r3, r3, #8
 8003350:	6133      	str	r3, [r6, #16]
            return HAL_TIMEOUT;
 8003352:	2003      	movs	r0, #3
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003354:	7132      	strb	r2, [r6, #4]
            return HAL_TIMEOUT;
 8003356:	e79c      	b.n	8003292 <HAL_DAC_ConfigChannel+0x122>
 8003358:	09896800 	.word	0x09896800
 800335c:	04c4b400 	.word	0x04c4b400

08003360 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop

08003364 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003364:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003366:	6a84      	ldr	r4, [r0, #40]	@ 0x28

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003368:	4620      	mov	r0, r4
 800336a:	f7ff fff9 	bl	8003360 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800336e:	2301      	movs	r3, #1
 8003370:	7123      	strb	r3, [r4, #4]
}
 8003372:	bd10      	pop	{r4, pc}

08003374 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop

08003378 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003378:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800337a:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800337c:	f7ff fffa 	bl	8003374 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003380:	bd08      	pop	{r3, pc}
 8003382:	bf00      	nop

08003384 <HAL_DACEx_ErrorCallbackCh2>:
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop

08003388 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003388:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800338a:	6a84      	ldr	r4, [r0, #40]	@ 0x28

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800338c:	6923      	ldr	r3, [r4, #16]
 800338e:	f043 0304 	orr.w	r3, r3, #4
 8003392:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003394:	4620      	mov	r0, r4
 8003396:	f7ff fff5 	bl	8003384 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800339a:	2301      	movs	r3, #1
 800339c:	7123      	strb	r3, [r4, #4]
}
 800339e:	bd10      	pop	{r4, pc}

080033a0 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80033a0:	2800      	cmp	r0, #0
 80033a2:	d076      	beq.n	8003492 <HAL_DMA_Init+0xf2>
{
 80033a4:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80033a6:	4a3c      	ldr	r2, [pc, #240]	@ (8003498 <HAL_DMA_Init+0xf8>)
 80033a8:	6804      	ldr	r4, [r0, #0]
 80033aa:	4294      	cmp	r4, r2
 80033ac:	4603      	mov	r3, r0
 80033ae:	d95c      	bls.n	800346a <HAL_DMA_Init+0xca>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80033b0:	493a      	ldr	r1, [pc, #232]	@ (800349c <HAL_DMA_Init+0xfc>)
 80033b2:	4a3b      	ldr	r2, [pc, #236]	@ (80034a0 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 80033b4:	483b      	ldr	r0, [pc, #236]	@ (80034a4 <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80033b6:	4421      	add	r1, r4
 80033b8:	fba2 2101 	umull	r2, r1, r2, r1
 80033bc:	0909      	lsrs	r1, r1, #4
 80033be:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033c0:	2202      	movs	r2, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80033c2:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 80033c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 80033c8:	68da      	ldr	r2, [r3, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80033ca:	4e35      	ldr	r6, [pc, #212]	@ (80034a0 <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80033cc:	4f36      	ldr	r7, [pc, #216]	@ (80034a8 <HAL_DMA_Init+0x108>)
 80033ce:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033d2:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 80033d4:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033d6:	4302      	orrs	r2, r0
 80033d8:	6958      	ldr	r0, [r3, #20]
 80033da:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033dc:	6998      	ldr	r0, [r3, #24]
 80033de:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CCR;
 80033e0:	6820      	ldr	r0, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80033e2:	f420 4cff 	bic.w	ip, r0, #32640	@ 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033e6:	69d8      	ldr	r0, [r3, #28]
 80033e8:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80033ea:	b2e0      	uxtb	r0, r4
 80033ec:	3808      	subs	r0, #8
 80033ee:	fba6 6000 	umull	r6, r0, r6, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80033f2:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80033f4:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80033f8:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 80033fa:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 80033fe:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003400:	4e25      	ldr	r6, [pc, #148]	@ (8003498 <HAL_DMA_Init+0xf8>)
 8003402:	4a2a      	ldr	r2, [pc, #168]	@ (80034ac <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003404:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003408:	42b4      	cmp	r4, r6
 800340a:	bf98      	it	ls
 800340c:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800340e:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003412:	2401      	movs	r4, #1
 8003414:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003418:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800341a:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800341e:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003422:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003424:	649e      	str	r6, [r3, #72]	@ 0x48
 8003426:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800342a:	d027      	beq.n	800347c <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800342c:	685e      	ldr	r6, [r3, #4]
 800342e:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003430:	3e01      	subs	r6, #1
 8003432:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003434:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003438:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800343c:	d824      	bhi.n	8003488 <HAL_DMA_Init+0xe8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800343e:	4a1c      	ldr	r2, [pc, #112]	@ (80034b0 <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003440:	481c      	ldr	r0, [pc, #112]	@ (80034b4 <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003442:	442a      	add	r2, r5
 8003444:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003446:	3d01      	subs	r5, #1
 8003448:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800344a:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800344c:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003450:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003452:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003454:	4a18      	ldr	r2, [pc, #96]	@ (80034b8 <HAL_DMA_Init+0x118>)
 8003456:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003458:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 800345a:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800345c:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 800345e:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8003462:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 8003466:	bcf0      	pop	{r4, r5, r6, r7}
 8003468:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800346a:	4914      	ldr	r1, [pc, #80]	@ (80034bc <HAL_DMA_Init+0x11c>)
 800346c:	4a0c      	ldr	r2, [pc, #48]	@ (80034a0 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 800346e:	4814      	ldr	r0, [pc, #80]	@ (80034c0 <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003470:	4421      	add	r1, r4
 8003472:	fba2 2101 	umull	r2, r1, r2, r1
 8003476:	0909      	lsrs	r1, r1, #4
 8003478:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 800347a:	e7a1      	b.n	80033c0 <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800347c:	2400      	movs	r4, #0
 800347e:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003480:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003484:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 8003488:	2200      	movs	r2, #0
 800348a:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800348e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003490:	e7e2      	b.n	8003458 <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 8003492:	2001      	movs	r0, #1
}
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	40020407 	.word	0x40020407
 800349c:	bffdfbf8 	.word	0xbffdfbf8
 80034a0:	cccccccd 	.word	0xcccccccd
 80034a4:	40020400 	.word	0x40020400
 80034a8:	40020800 	.word	0x40020800
 80034ac:	40020820 	.word	0x40020820
 80034b0:	1000823f 	.word	0x1000823f
 80034b4:	40020940 	.word	0x40020940
 80034b8:	40020900 	.word	0x40020900
 80034bc:	bffdfff8 	.word	0xbffdfff8
 80034c0:	40020000 	.word	0x40020000

080034c4 <HAL_DMA_Start_IT>:
{
 80034c4:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 80034c6:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 80034ca:	2c01      	cmp	r4, #1
 80034cc:	d009      	beq.n	80034e2 <HAL_DMA_Start_IT+0x1e>
 80034ce:	2401      	movs	r4, #1
 80034d0:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 80034d4:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
 80034d8:	2c01      	cmp	r4, #1
 80034da:	d005      	beq.n	80034e8 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 80034dc:	2300      	movs	r3, #0
 80034de:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 80034e2:	2002      	movs	r0, #2
}
 80034e4:	bcf0      	pop	{r4, r5, r6, r7}
 80034e6:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 80034e8:	2402      	movs	r4, #2
 80034ea:	f880 4025 	strb.w	r4, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034ee:	2400      	movs	r4, #0
 80034f0:	63c4      	str	r4, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 80034f2:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80034f4:	6cc6      	ldr	r6, [r0, #76]	@ 0x4c
    __HAL_DMA_DISABLE(hdma);
 80034f6:	6825      	ldr	r5, [r4, #0]
 80034f8:	f025 0501 	bic.w	r5, r5, #1
 80034fc:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80034fe:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	@ 0x50
 8003502:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8003504:	b115      	cbz	r5, 800350c <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003506:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	@ 0x58
 800350a:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800350c:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 800350e:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8003510:	f006 0c1f 	and.w	ip, r6, #31
 8003514:	2601      	movs	r6, #1
 8003516:	fa06 f60c 	lsl.w	r6, r6, ip
 800351a:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 800351c:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800351e:	6883      	ldr	r3, [r0, #8]
 8003520:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8003522:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->Instance->CPAR = DstAddress;
 8003524:	bf0b      	itete	eq
 8003526:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8003528:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 800352a:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 800352c:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 800352e:	b1bb      	cbz	r3, 8003560 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003530:	6823      	ldr	r3, [r4, #0]
 8003532:	f043 030e 	orr.w	r3, r3, #14
 8003536:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003538:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	03d2      	lsls	r2, r2, #15
 800353e:	d503      	bpl.n	8003548 <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003546:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8003548:	b11d      	cbz	r5, 8003552 <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800354a:	682b      	ldr	r3, [r5, #0]
 800354c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003550:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8003552:	6823      	ldr	r3, [r4, #0]
 8003554:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8003558:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800355a:	6023      	str	r3, [r4, #0]
}
 800355c:	bcf0      	pop	{r4, r5, r6, r7}
 800355e:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003560:	6823      	ldr	r3, [r4, #0]
 8003562:	f023 0304 	bic.w	r3, r3, #4
 8003566:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003568:	6823      	ldr	r3, [r4, #0]
 800356a:	f043 030a 	orr.w	r3, r3, #10
 800356e:	6023      	str	r3, [r4, #0]
 8003570:	e7e2      	b.n	8003538 <HAL_DMA_Start_IT+0x74>
 8003572:	bf00      	nop

08003574 <HAL_DMA_IRQHandler>:
{
 8003574:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003576:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003578:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 800357a:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800357c:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800357e:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003580:	f003 031f 	and.w	r3, r3, #31
 8003584:	2204      	movs	r2, #4
 8003586:	409a      	lsls	r2, r3
 8003588:	420a      	tst	r2, r1
 800358a:	d00e      	beq.n	80035aa <HAL_DMA_IRQHandler+0x36>
 800358c:	f014 0f04 	tst.w	r4, #4
 8003590:	d00b      	beq.n	80035aa <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003592:	682b      	ldr	r3, [r5, #0]
 8003594:	069b      	lsls	r3, r3, #26
 8003596:	d403      	bmi.n	80035a0 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003598:	682b      	ldr	r3, [r5, #0]
 800359a:	f023 0304 	bic.w	r3, r3, #4
 800359e:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 80035a0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80035a2:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 80035a4:	b1cb      	cbz	r3, 80035da <HAL_DMA_IRQHandler+0x66>
}
 80035a6:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 80035a8:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80035aa:	2202      	movs	r2, #2
 80035ac:	409a      	lsls	r2, r3
 80035ae:	420a      	tst	r2, r1
 80035b0:	d015      	beq.n	80035de <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 80035b2:	f014 0f02 	tst.w	r4, #2
 80035b6:	d012      	beq.n	80035de <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035b8:	682b      	ldr	r3, [r5, #0]
 80035ba:	0699      	lsls	r1, r3, #26
 80035bc:	d406      	bmi.n	80035cc <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80035be:	682b      	ldr	r3, [r5, #0]
 80035c0:	f023 030a 	bic.w	r3, r3, #10
 80035c4:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80035c6:	2301      	movs	r3, #1
 80035c8:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    if (hdma->XferCpltCallback != NULL)
 80035cc:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80035ce:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 80035d0:	2100      	movs	r1, #0
 80035d2:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d1e5      	bne.n	80035a6 <HAL_DMA_IRQHandler+0x32>
}
 80035da:	bc70      	pop	{r4, r5, r6}
 80035dc:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80035de:	2208      	movs	r2, #8
 80035e0:	409a      	lsls	r2, r3
 80035e2:	420a      	tst	r2, r1
 80035e4:	d0f9      	beq.n	80035da <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 80035e6:	0722      	lsls	r2, r4, #28
 80035e8:	d5f7      	bpl.n	80035da <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035ea:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 80035ec:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035ee:	f022 020e 	bic.w	r2, r2, #14
 80035f2:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80035f4:	2201      	movs	r2, #1
 80035f6:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 80035fa:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80035fc:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80035fe:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8003600:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8003604:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    if (hdma->XferErrorCallback != NULL)
 8003608:	2900      	cmp	r1, #0
 800360a:	d0e6      	beq.n	80035da <HAL_DMA_IRQHandler+0x66>
}
 800360c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800360e:	4708      	bx	r1

08003610 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003614:	680c      	ldr	r4, [r1, #0]
{
 8003616:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003618:	2c00      	cmp	r4, #0
 800361a:	f000 8089 	beq.w	8003730 <HAL_GPIO_Init+0x120>
  uint32_t position = 0x00U;
 800361e:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003620:	f04f 0b01 	mov.w	fp, #1
 8003624:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8003628:	ea1e 0a04 	ands.w	sl, lr, r4
 800362c:	d07b      	beq.n	8003726 <HAL_GPIO_Init+0x116>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800362e:	684d      	ldr	r5, [r1, #4]
 8003630:	f005 0203 	and.w	r2, r5, #3
 8003634:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003638:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800363a:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800363e:	fa06 f70c 	lsl.w	r7, r6, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003642:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003646:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800364a:	d974      	bls.n	8003736 <HAL_GPIO_Init+0x126>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800364c:	2a03      	cmp	r2, #3
 800364e:	f040 80b0 	bne.w	80037b2 <HAL_GPIO_Init+0x1a2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003652:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8003656:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800365a:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800365e:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003660:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8003664:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003666:	d05e      	beq.n	8003726 <HAL_GPIO_Init+0x116>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003668:	4f66      	ldr	r7, [pc, #408]	@ (8003804 <HAL_GPIO_Init+0x1f4>)
 800366a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800366c:	f042 0201 	orr.w	r2, r2, #1
 8003670:	663a      	str	r2, [r7, #96]	@ 0x60
 8003672:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003674:	f002 0201 	and.w	r2, r2, #1
 8003678:	9203      	str	r2, [sp, #12]
 800367a:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800367c:	f023 0203 	bic.w	r2, r3, #3
 8003680:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8003684:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003688:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800368c:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800368e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003692:	260f      	movs	r6, #15
 8003694:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003698:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800369c:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80036a0:	d01d      	beq.n	80036de <HAL_GPIO_Init+0xce>
 80036a2:	4e59      	ldr	r6, [pc, #356]	@ (8003808 <HAL_GPIO_Init+0x1f8>)
 80036a4:	42b0      	cmp	r0, r6
 80036a6:	f000 8097 	beq.w	80037d8 <HAL_GPIO_Init+0x1c8>
 80036aa:	4e58      	ldr	r6, [pc, #352]	@ (800380c <HAL_GPIO_Init+0x1fc>)
 80036ac:	42b0      	cmp	r0, r6
 80036ae:	f000 809a 	beq.w	80037e6 <HAL_GPIO_Init+0x1d6>
 80036b2:	f8df e160 	ldr.w	lr, [pc, #352]	@ 8003814 <HAL_GPIO_Init+0x204>
 80036b6:	4570      	cmp	r0, lr
 80036b8:	f000 8087 	beq.w	80037ca <HAL_GPIO_Init+0x1ba>
 80036bc:	f8df e158 	ldr.w	lr, [pc, #344]	@ 8003818 <HAL_GPIO_Init+0x208>
 80036c0:	4570      	cmp	r0, lr
 80036c2:	f000 8097 	beq.w	80037f4 <HAL_GPIO_Init+0x1e4>
 80036c6:	f8df e154 	ldr.w	lr, [pc, #340]	@ 800381c <HAL_GPIO_Init+0x20c>
 80036ca:	4570      	cmp	r0, lr
 80036cc:	bf0c      	ite	eq
 80036ce:	f04f 0e05 	moveq.w	lr, #5
 80036d2:	f04f 0e06 	movne.w	lr, #6
 80036d6:	fa0e fc0c 	lsl.w	ip, lr, ip
 80036da:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036de:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036e0:	4a4b      	ldr	r2, [pc, #300]	@ (8003810 <HAL_GPIO_Init+0x200>)
 80036e2:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036e4:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 80036e6:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80036ea:	4e49      	ldr	r6, [pc, #292]	@ (8003810 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 80036ec:	bf54      	ite	pl
 80036ee:	403a      	andpl	r2, r7
          temp |= iocurrent;
 80036f0:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 80036f4:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 80036f6:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036f8:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 80036fa:	4e45      	ldr	r6, [pc, #276]	@ (8003810 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 80036fc:	bf54      	ite	pl
 80036fe:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003700:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 8003704:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8003706:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003708:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 800370a:	4e41      	ldr	r6, [pc, #260]	@ (8003810 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 800370c:	bf54      	ite	pl
 800370e:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003710:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 8003714:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003716:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003718:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 800371a:	4d3d      	ldr	r5, [pc, #244]	@ (8003810 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 800371c:	bf54      	ite	pl
 800371e:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003720:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 8003724:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 8003726:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003728:	fa34 f203 	lsrs.w	r2, r4, r3
 800372c:	f47f af7a 	bne.w	8003624 <HAL_GPIO_Init+0x14>
  }
}
 8003730:	b005      	add	sp, #20
 8003732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8003736:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800373a:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800373c:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003740:	fa06 f80c 	lsl.w	r8, r6, ip
 8003744:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8003748:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 800374c:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003750:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003752:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003756:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 800375a:	fa0e fe03 	lsl.w	lr, lr, r3
 800375e:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 8003762:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8003766:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800376a:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800376e:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003772:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003776:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8003778:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800377c:	f47f af69 	bne.w	8003652 <HAL_GPIO_Init+0x42>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003780:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8003782:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003786:	f003 0e07 	and.w	lr, r3, #7
 800378a:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 800378e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003792:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 8003796:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800379a:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800379c:	260f      	movs	r6, #15
 800379e:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80037a2:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80037a4:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80037a8:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 80037ac:	f8c8 e020 	str.w	lr, [r8, #32]
 80037b0:	e74f      	b.n	8003652 <HAL_GPIO_Init+0x42>
        temp = GPIOx->PUPDR;
 80037b2:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037b6:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037b8:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037bc:	fa06 fe0c 	lsl.w	lr, r6, ip
 80037c0:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 80037c4:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037c8:	e743      	b.n	8003652 <HAL_GPIO_Init+0x42>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80037ca:	f04f 0e03 	mov.w	lr, #3
 80037ce:	fa0e fc0c 	lsl.w	ip, lr, ip
 80037d2:	ea47 070c 	orr.w	r7, r7, ip
 80037d6:	e782      	b.n	80036de <HAL_GPIO_Init+0xce>
 80037d8:	f04f 0e01 	mov.w	lr, #1
 80037dc:	fa0e fc0c 	lsl.w	ip, lr, ip
 80037e0:	ea47 070c 	orr.w	r7, r7, ip
 80037e4:	e77b      	b.n	80036de <HAL_GPIO_Init+0xce>
 80037e6:	f04f 0e02 	mov.w	lr, #2
 80037ea:	fa0e fc0c 	lsl.w	ip, lr, ip
 80037ee:	ea47 070c 	orr.w	r7, r7, ip
 80037f2:	e774      	b.n	80036de <HAL_GPIO_Init+0xce>
 80037f4:	f04f 0e04 	mov.w	lr, #4
 80037f8:	fa0e fc0c 	lsl.w	ip, lr, ip
 80037fc:	ea47 070c 	orr.w	r7, r7, ip
 8003800:	e76d      	b.n	80036de <HAL_GPIO_Init+0xce>
 8003802:	bf00      	nop
 8003804:	40021000 	.word	0x40021000
 8003808:	48000400 	.word	0x48000400
 800380c:	48000800 	.word	0x48000800
 8003810:	40010400 	.word	0x40010400
 8003814:	48000c00 	.word	0x48000c00
 8003818:	48001000 	.word	0x48001000
 800381c:	48001400 	.word	0x48001400

08003820 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003820:	b10a      	cbz	r2, 8003826 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003822:	6181      	str	r1, [r0, #24]
 8003824:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003826:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop

0800382c <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop

08003830 <HAL_GPIO_EXTI_IRQHandler>:
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003830:	4a04      	ldr	r2, [pc, #16]	@ (8003844 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8003832:	6951      	ldr	r1, [r2, #20]
 8003834:	4201      	tst	r1, r0
 8003836:	d100      	bne.n	800383a <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003838:	4770      	bx	lr
{
 800383a:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800383c:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800383e:	f7ff fff5 	bl	800382c <HAL_GPIO_EXTI_Callback>
}
 8003842:	bd08      	pop	{r3, pc}
 8003844:	40010400 	.word	0x40010400

08003848 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003848:	4a35      	ldr	r2, [pc, #212]	@ (8003920 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 800384a:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800384c:	b960      	cbnz	r0, 8003868 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800384e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003852:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003856:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800385a:	d01b      	beq.n	8003894 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800385c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003860:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003864:	2000      	movs	r0, #0
}
 8003866:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003868:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800386c:	d006      	beq.n	800387c <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800386e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003872:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003876:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8003878:	2000      	movs	r0, #0
}
 800387a:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800387c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003880:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003884:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003888:	d029      	beq.n	80038de <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800388a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800388e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003892:	e7f1      	b.n	8003878 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003894:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003898:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800389c:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800389e:	4821      	ldr	r0, [pc, #132]	@ (8003924 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 80038a0:	4921      	ldr	r1, [pc, #132]	@ (8003928 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038a2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80038a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80038aa:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038ac:	6803      	ldr	r3, [r0, #0]
 80038ae:	2032      	movs	r0, #50	@ 0x32
 80038b0:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038b4:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038b6:	fba1 1303 	umull	r1, r3, r1, r3
 80038ba:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038bc:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038be:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038c2:	d506      	bpl.n	80038d2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 80038c4:	e000      	b.n	80038c8 <HAL_PWREx_ControlVoltageScaling+0x80>
 80038c6:	b123      	cbz	r3, 80038d2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 80038c8:	6951      	ldr	r1, [r2, #20]
 80038ca:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80038cc:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038d0:	d4f9      	bmi.n	80038c6 <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038d2:	4b13      	ldr	r3, [pc, #76]	@ (8003920 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	055b      	lsls	r3, r3, #21
 80038d8:	d5ce      	bpl.n	8003878 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 80038da:	2003      	movs	r0, #3
 80038dc:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80038de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038e2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038e6:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038e8:	480e      	ldr	r0, [pc, #56]	@ (8003924 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 80038ea:	490f      	ldr	r1, [pc, #60]	@ (8003928 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80038f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80038f4:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038f6:	6803      	ldr	r3, [r0, #0]
 80038f8:	2032      	movs	r0, #50	@ 0x32
 80038fa:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038fe:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003900:	fba1 1303 	umull	r1, r3, r1, r3
 8003904:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003906:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003908:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800390c:	d5e1      	bpl.n	80038d2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 800390e:	e001      	b.n	8003914 <HAL_PWREx_ControlVoltageScaling+0xcc>
 8003910:	2b00      	cmp	r3, #0
 8003912:	d0de      	beq.n	80038d2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8003914:	6951      	ldr	r1, [r2, #20]
 8003916:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8003918:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800391c:	d5d9      	bpl.n	80038d2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 800391e:	e7f7      	b.n	8003910 <HAL_PWREx_ControlVoltageScaling+0xc8>
 8003920:	40007000 	.word	0x40007000
 8003924:	20005914 	.word	0x20005914
 8003928:	431bde83 	.word	0x431bde83

0800392c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800392c:	4a02      	ldr	r2, [pc, #8]	@ (8003938 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 800392e:	6893      	ldr	r3, [r2, #8]
 8003930:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003934:	6093      	str	r3, [r2, #8]
}
 8003936:	4770      	bx	lr
 8003938:	40007000 	.word	0x40007000

0800393c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800393c:	2800      	cmp	r0, #0
 800393e:	f000 81bd 	beq.w	8003cbc <HAL_RCC_OscConfig+0x380>
{
 8003942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003946:	6803      	ldr	r3, [r0, #0]
 8003948:	07d9      	lsls	r1, r3, #31
{
 800394a:	b082      	sub	sp, #8
 800394c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800394e:	d512      	bpl.n	8003976 <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003950:	49a6      	ldr	r1, [pc, #664]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
 8003952:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003954:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003956:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800395a:	2a0c      	cmp	r2, #12
 800395c:	f000 80d0 	beq.w	8003b00 <HAL_RCC_OscConfig+0x1c4>
 8003960:	2a08      	cmp	r2, #8
 8003962:	f040 80d2 	bne.w	8003b0a <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003966:	4aa1      	ldr	r2, [pc, #644]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
 8003968:	6812      	ldr	r2, [r2, #0]
 800396a:	0392      	lsls	r2, r2, #14
 800396c:	d503      	bpl.n	8003976 <HAL_RCC_OscConfig+0x3a>
 800396e:	6862      	ldr	r2, [r4, #4]
 8003970:	2a00      	cmp	r2, #0
 8003972:	f000 8137 	beq.w	8003be4 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003976:	079a      	lsls	r2, r3, #30
 8003978:	d522      	bpl.n	80039c0 <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800397a:	4a9c      	ldr	r2, [pc, #624]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
 800397c:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800397e:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003980:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003984:	2b0c      	cmp	r3, #12
 8003986:	f000 80f8 	beq.w	8003b7a <HAL_RCC_OscConfig+0x23e>
 800398a:	2b04      	cmp	r3, #4
 800398c:	f040 80fa 	bne.w	8003b84 <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003990:	4b96      	ldr	r3, [pc, #600]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	055b      	lsls	r3, r3, #21
 8003996:	d503      	bpl.n	80039a0 <HAL_RCC_OscConfig+0x64>
 8003998:	68e3      	ldr	r3, [r4, #12]
 800399a:	2b00      	cmp	r3, #0
 800399c:	f000 8122 	beq.w	8003be4 <HAL_RCC_OscConfig+0x2a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039a0:	4a92      	ldr	r2, [pc, #584]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
 80039a2:	6920      	ldr	r0, [r4, #16]
 80039a4:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80039a6:	4992      	ldr	r1, [pc, #584]	@ (8003bf0 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039a8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80039ac:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80039b0:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80039b2:	6808      	ldr	r0, [r1, #0]
 80039b4:	f7fe fcb0 	bl	8002318 <HAL_InitTick>
 80039b8:	2800      	cmp	r0, #0
 80039ba:	f040 8113 	bne.w	8003be4 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039be:	6823      	ldr	r3, [r4, #0]
 80039c0:	071a      	lsls	r2, r3, #28
 80039c2:	d519      	bpl.n	80039f8 <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039c4:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039c6:	4d89      	ldr	r5, [pc, #548]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	f000 80c2 	beq.w	8003b52 <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 80039ce:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80039d2:	f043 0301 	orr.w	r3, r3, #1
 80039d6:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039da:	f7fe fcdf 	bl	800239c <HAL_GetTick>
 80039de:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039e0:	e005      	b.n	80039ee <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039e2:	f7fe fcdb 	bl	800239c <HAL_GetTick>
 80039e6:	1b80      	subs	r0, r0, r6
 80039e8:	2802      	cmp	r0, #2
 80039ea:	f200 8117 	bhi.w	8003c1c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039ee:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80039f2:	079b      	lsls	r3, r3, #30
 80039f4:	d5f5      	bpl.n	80039e2 <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039f6:	6823      	ldr	r3, [r4, #0]
 80039f8:	075d      	lsls	r5, r3, #29
 80039fa:	d541      	bpl.n	8003a80 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039fc:	4b7b      	ldr	r3, [pc, #492]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
 80039fe:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003a00:	00d0      	lsls	r0, r2, #3
 8003a02:	f100 810f 	bmi.w	8003c24 <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a06:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003a08:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003a0c:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a14:	9301      	str	r3, [sp, #4]
 8003a16:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003a18:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a1a:	4e76      	ldr	r6, [pc, #472]	@ (8003bf4 <HAL_RCC_OscConfig+0x2b8>)
 8003a1c:	6833      	ldr	r3, [r6, #0]
 8003a1e:	05d9      	lsls	r1, r3, #23
 8003a20:	f140 812e 	bpl.w	8003c80 <HAL_RCC_OscConfig+0x344>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a24:	68a3      	ldr	r3, [r4, #8]
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	f000 80fe 	beq.w	8003c28 <HAL_RCC_OscConfig+0x2ec>
 8003a2c:	2b05      	cmp	r3, #5
 8003a2e:	f000 8184 	beq.w	8003d3a <HAL_RCC_OscConfig+0x3fe>
 8003a32:	4e6e      	ldr	r6, [pc, #440]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
 8003a34:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8003a38:	f022 0201 	bic.w	r2, r2, #1
 8003a3c:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 8003a40:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8003a44:	f022 0204 	bic.w	r2, r2, #4
 8003a48:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f040 80f2 	bne.w	8003c36 <HAL_RCC_OscConfig+0x2fa>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a52:	f7fe fca3 	bl	800239c <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a56:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8003a5a:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a5c:	e005      	b.n	8003a6a <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a5e:	f7fe fc9d 	bl	800239c <HAL_GetTick>
 8003a62:	1bc0      	subs	r0, r0, r7
 8003a64:	4540      	cmp	r0, r8
 8003a66:	f200 80d9 	bhi.w	8003c1c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a6a:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8003a6e:	0799      	lsls	r1, r3, #30
 8003a70:	d4f5      	bmi.n	8003a5e <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a72:	b125      	cbz	r5, 8003a7e <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a74:	4a5d      	ldr	r2, [pc, #372]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
 8003a76:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003a78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a7c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a7e:	6823      	ldr	r3, [r4, #0]
 8003a80:	069a      	lsls	r2, r3, #26
 8003a82:	d518      	bpl.n	8003ab6 <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003a84:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003a86:	4d59      	ldr	r5, [pc, #356]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	f000 80e5 	beq.w	8003c58 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 8003a8e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8003a92:	f043 0301 	orr.w	r3, r3, #1
 8003a96:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a9a:	f7fe fc7f 	bl	800239c <HAL_GetTick>
 8003a9e:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003aa0:	e005      	b.n	8003aae <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003aa2:	f7fe fc7b 	bl	800239c <HAL_GetTick>
 8003aa6:	1b80      	subs	r0, r0, r6
 8003aa8:	2802      	cmp	r0, #2
 8003aaa:	f200 80b7 	bhi.w	8003c1c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003aae:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8003ab2:	079b      	lsls	r3, r3, #30
 8003ab4:	d5f5      	bpl.n	8003aa2 <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003ab6:	69e3      	ldr	r3, [r4, #28]
 8003ab8:	b1f3      	cbz	r3, 8003af8 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003aba:	4d4c      	ldr	r5, [pc, #304]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
 8003abc:	68aa      	ldr	r2, [r5, #8]
 8003abe:	f002 020c 	and.w	r2, r2, #12
 8003ac2:	2a0c      	cmp	r2, #12
 8003ac4:	f000 8147 	beq.w	8003d56 <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ac8:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aca:	682b      	ldr	r3, [r5, #0]
 8003acc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ad0:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ad2:	f000 80f5 	beq.w	8003cc0 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad6:	f7fe fc61 	bl	800239c <HAL_GetTick>
 8003ada:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003adc:	e005      	b.n	8003aea <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ade:	f7fe fc5d 	bl	800239c <HAL_GetTick>
 8003ae2:	1b00      	subs	r0, r0, r4
 8003ae4:	2802      	cmp	r0, #2
 8003ae6:	f200 8099 	bhi.w	8003c1c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aea:	682b      	ldr	r3, [r5, #0]
 8003aec:	019b      	lsls	r3, r3, #6
 8003aee:	d4f6      	bmi.n	8003ade <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003af0:	68ea      	ldr	r2, [r5, #12]
 8003af2:	4b41      	ldr	r3, [pc, #260]	@ (8003bf8 <HAL_RCC_OscConfig+0x2bc>)
 8003af4:	4013      	ands	r3, r2
 8003af6:	60eb      	str	r3, [r5, #12]
      }
    }
  }
  }

  return HAL_OK;
 8003af8:	2000      	movs	r0, #0
}
 8003afa:	b002      	add	sp, #8
 8003afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b00:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003b04:	2903      	cmp	r1, #3
 8003b06:	f43f af2e 	beq.w	8003966 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b0a:	6863      	ldr	r3, [r4, #4]
 8003b0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b10:	d055      	beq.n	8003bbe <HAL_RCC_OscConfig+0x282>
 8003b12:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b16:	f000 80c4 	beq.w	8003ca2 <HAL_RCC_OscConfig+0x366>
 8003b1a:	4d34      	ldr	r5, [pc, #208]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
 8003b1c:	682a      	ldr	r2, [r5, #0]
 8003b1e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003b22:	602a      	str	r2, [r5, #0]
 8003b24:	682a      	ldr	r2, [r5, #0]
 8003b26:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b2a:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d14b      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 8003b30:	f7fe fc34 	bl	800239c <HAL_GetTick>
 8003b34:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b36:	e004      	b.n	8003b42 <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b38:	f7fe fc30 	bl	800239c <HAL_GetTick>
 8003b3c:	1b80      	subs	r0, r0, r6
 8003b3e:	2864      	cmp	r0, #100	@ 0x64
 8003b40:	d86c      	bhi.n	8003c1c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b42:	682b      	ldr	r3, [r5, #0]
 8003b44:	0399      	lsls	r1, r3, #14
 8003b46:	d4f7      	bmi.n	8003b38 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b48:	6823      	ldr	r3, [r4, #0]
 8003b4a:	079a      	lsls	r2, r3, #30
 8003b4c:	f57f af38 	bpl.w	80039c0 <HAL_RCC_OscConfig+0x84>
 8003b50:	e713      	b.n	800397a <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 8003b52:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8003b56:	f023 0301 	bic.w	r3, r3, #1
 8003b5a:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8003b5e:	f7fe fc1d 	bl	800239c <HAL_GetTick>
 8003b62:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b64:	e004      	b.n	8003b70 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b66:	f7fe fc19 	bl	800239c <HAL_GetTick>
 8003b6a:	1b80      	subs	r0, r0, r6
 8003b6c:	2802      	cmp	r0, #2
 8003b6e:	d855      	bhi.n	8003c1c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b70:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8003b74:	079f      	lsls	r7, r3, #30
 8003b76:	d4f6      	bmi.n	8003b66 <HAL_RCC_OscConfig+0x22a>
 8003b78:	e73d      	b.n	80039f6 <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b7a:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003b7e:	2a02      	cmp	r2, #2
 8003b80:	f43f af06 	beq.w	8003990 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b84:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8003b86:	4d19      	ldr	r5, [pc, #100]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d037      	beq.n	8003bfc <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 8003b8c:	682b      	ldr	r3, [r5, #0]
 8003b8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b92:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003b94:	f7fe fc02 	bl	800239c <HAL_GetTick>
 8003b98:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b9a:	e004      	b.n	8003ba6 <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b9c:	f7fe fbfe 	bl	800239c <HAL_GetTick>
 8003ba0:	1b80      	subs	r0, r0, r6
 8003ba2:	2802      	cmp	r0, #2
 8003ba4:	d83a      	bhi.n	8003c1c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ba6:	682b      	ldr	r3, [r5, #0]
 8003ba8:	055f      	lsls	r7, r3, #21
 8003baa:	d5f7      	bpl.n	8003b9c <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bac:	686b      	ldr	r3, [r5, #4]
 8003bae:	6922      	ldr	r2, [r4, #16]
 8003bb0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003bb4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003bb8:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bba:	6823      	ldr	r3, [r4, #0]
 8003bbc:	e700      	b.n	80039c0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bbe:	4a0b      	ldr	r2, [pc, #44]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
 8003bc0:	6813      	ldr	r3, [r2, #0]
 8003bc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bc6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003bc8:	f7fe fbe8 	bl	800239c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bcc:	4e07      	ldr	r6, [pc, #28]	@ (8003bec <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8003bce:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bd0:	e004      	b.n	8003bdc <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bd2:	f7fe fbe3 	bl	800239c <HAL_GetTick>
 8003bd6:	1b40      	subs	r0, r0, r5
 8003bd8:	2864      	cmp	r0, #100	@ 0x64
 8003bda:	d81f      	bhi.n	8003c1c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bdc:	6833      	ldr	r3, [r6, #0]
 8003bde:	039f      	lsls	r7, r3, #14
 8003be0:	d5f7      	bpl.n	8003bd2 <HAL_RCC_OscConfig+0x296>
 8003be2:	e7b1      	b.n	8003b48 <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 8003be4:	2001      	movs	r0, #1
}
 8003be6:	b002      	add	sp, #8
 8003be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	2000591c 	.word	0x2000591c
 8003bf4:	40007000 	.word	0x40007000
 8003bf8:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 8003bfc:	682b      	ldr	r3, [r5, #0]
 8003bfe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c02:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003c04:	f7fe fbca 	bl	800239c <HAL_GetTick>
 8003c08:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c0a:	682b      	ldr	r3, [r5, #0]
 8003c0c:	0559      	lsls	r1, r3, #21
 8003c0e:	f57f aed6 	bpl.w	80039be <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c12:	f7fe fbc3 	bl	800239c <HAL_GetTick>
 8003c16:	1b80      	subs	r0, r0, r6
 8003c18:	2802      	cmp	r0, #2
 8003c1a:	d9f6      	bls.n	8003c0a <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 8003c1c:	2003      	movs	r0, #3
}
 8003c1e:	b002      	add	sp, #8
 8003c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8003c24:	2500      	movs	r5, #0
 8003c26:	e6f8      	b.n	8003a1a <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c28:	4a65      	ldr	r2, [pc, #404]	@ (8003dc0 <HAL_RCC_OscConfig+0x484>)
 8003c2a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8003c2e:	f043 0301 	orr.w	r3, r3, #1
 8003c32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8003c36:	f7fe fbb1 	bl	800239c <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c3a:	4f61      	ldr	r7, [pc, #388]	@ (8003dc0 <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 8003c3c:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c3e:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c42:	e004      	b.n	8003c4e <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c44:	f7fe fbaa 	bl	800239c <HAL_GetTick>
 8003c48:	1b80      	subs	r0, r0, r6
 8003c4a:	4540      	cmp	r0, r8
 8003c4c:	d8e6      	bhi.n	8003c1c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c52:	079b      	lsls	r3, r3, #30
 8003c54:	d5f6      	bpl.n	8003c44 <HAL_RCC_OscConfig+0x308>
 8003c56:	e70c      	b.n	8003a72 <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 8003c58:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8003c5c:	f023 0301 	bic.w	r3, r3, #1
 8003c60:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8003c64:	f7fe fb9a 	bl	800239c <HAL_GetTick>
 8003c68:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c6a:	e004      	b.n	8003c76 <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c6c:	f7fe fb96 	bl	800239c <HAL_GetTick>
 8003c70:	1b80      	subs	r0, r0, r6
 8003c72:	2802      	cmp	r0, #2
 8003c74:	d8d2      	bhi.n	8003c1c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c76:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8003c7a:	079f      	lsls	r7, r3, #30
 8003c7c:	d4f6      	bmi.n	8003c6c <HAL_RCC_OscConfig+0x330>
 8003c7e:	e71a      	b.n	8003ab6 <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c80:	6833      	ldr	r3, [r6, #0]
 8003c82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c86:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003c88:	f7fe fb88 	bl	800239c <HAL_GetTick>
 8003c8c:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c8e:	6833      	ldr	r3, [r6, #0]
 8003c90:	05da      	lsls	r2, r3, #23
 8003c92:	f53f aec7 	bmi.w	8003a24 <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c96:	f7fe fb81 	bl	800239c <HAL_GetTick>
 8003c9a:	1bc0      	subs	r0, r0, r7
 8003c9c:	2802      	cmp	r0, #2
 8003c9e:	d9f6      	bls.n	8003c8e <HAL_RCC_OscConfig+0x352>
 8003ca0:	e7bc      	b.n	8003c1c <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ca2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003ca6:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003cb0:	601a      	str	r2, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003cb8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cba:	e785      	b.n	8003bc8 <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 8003cbc:	2001      	movs	r0, #1
}
 8003cbe:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8003cc0:	f7fe fb6c 	bl	800239c <HAL_GetTick>
 8003cc4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cc6:	e004      	b.n	8003cd2 <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cc8:	f7fe fb68 	bl	800239c <HAL_GetTick>
 8003ccc:	1b80      	subs	r0, r0, r6
 8003cce:	2802      	cmp	r0, #2
 8003cd0:	d8a4      	bhi.n	8003c1c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cd2:	682b      	ldr	r3, [r5, #0]
 8003cd4:	0199      	lsls	r1, r3, #6
 8003cd6:	d4f7      	bmi.n	8003cc8 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cd8:	68e9      	ldr	r1, [r5, #12]
 8003cda:	4b3a      	ldr	r3, [pc, #232]	@ (8003dc4 <HAL_RCC_OscConfig+0x488>)
 8003cdc:	6a22      	ldr	r2, [r4, #32]
 8003cde:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ce0:	4e37      	ldr	r6, [pc, #220]	@ (8003dc0 <HAL_RCC_OscConfig+0x484>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ce2:	400b      	ands	r3, r1
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 8003cea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003cee:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8003cf2:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 8003cf6:	3801      	subs	r0, #1
 8003cf8:	0849      	lsrs	r1, r1, #1
 8003cfa:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8003cfe:	3901      	subs	r1, #1
 8003d00:	0852      	lsrs	r2, r2, #1
 8003d02:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8003d06:	3a01      	subs	r2, #1
 8003d08:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8003d0c:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8003d0e:	682b      	ldr	r3, [r5, #0]
 8003d10:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d14:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d16:	68eb      	ldr	r3, [r5, #12]
 8003d18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d1c:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8003d1e:	f7fe fb3d 	bl	800239c <HAL_GetTick>
 8003d22:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d24:	e005      	b.n	8003d32 <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d26:	f7fe fb39 	bl	800239c <HAL_GetTick>
 8003d2a:	1b00      	subs	r0, r0, r4
 8003d2c:	2802      	cmp	r0, #2
 8003d2e:	f63f af75 	bhi.w	8003c1c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d32:	6833      	ldr	r3, [r6, #0]
 8003d34:	019a      	lsls	r2, r3, #6
 8003d36:	d5f6      	bpl.n	8003d26 <HAL_RCC_OscConfig+0x3ea>
 8003d38:	e6de      	b.n	8003af8 <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d3a:	4b21      	ldr	r3, [pc, #132]	@ (8003dc0 <HAL_RCC_OscConfig+0x484>)
 8003d3c:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8003d40:	f042 0204 	orr.w	r2, r2, #4
 8003d44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8003d48:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8003d4c:	f042 0201 	orr.w	r2, r2, #1
 8003d50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d54:	e76f      	b.n	8003c36 <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	f43f af44 	beq.w	8003be4 <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 8003d5c:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d5e:	6a22      	ldr	r2, [r4, #32]
 8003d60:	f003 0103 	and.w	r1, r3, #3
 8003d64:	4291      	cmp	r1, r2
 8003d66:	f47f af3d 	bne.w	8003be4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d6a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003d6c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003d70:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d72:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8003d76:	f47f af35 	bne.w	8003be4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d7a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003d7c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d80:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8003d84:	f47f af2e 	bne.w	8003be4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d88:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003d8a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d8e:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8003d92:	f47f af27 	bne.w	8003be4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d96:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003d98:	0852      	lsrs	r2, r2, #1
 8003d9a:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8003d9e:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003da0:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8003da4:	f47f af1e 	bne.w	8003be4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003da8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8003daa:	0852      	lsrs	r2, r2, #1
 8003dac:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8003db0:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003db2:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8003db6:	bf14      	ite	ne
 8003db8:	2001      	movne	r0, #1
 8003dba:	2000      	moveq	r0, #0
 8003dbc:	e69d      	b.n	8003afa <HAL_RCC_OscConfig+0x1be>
 8003dbe:	bf00      	nop
 8003dc0:	40021000 	.word	0x40021000
 8003dc4:	019f800c 	.word	0x019f800c

08003dc8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003dc8:	4b18      	ldr	r3, [pc, #96]	@ (8003e2c <HAL_RCC_GetSysClockFreq+0x64>)
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	f002 020c 	and.w	r2, r2, #12
 8003dd0:	2a04      	cmp	r2, #4
 8003dd2:	d026      	beq.n	8003e22 <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003dd4:	689a      	ldr	r2, [r3, #8]
 8003dd6:	f002 020c 	and.w	r2, r2, #12
 8003dda:	2a08      	cmp	r2, #8
 8003ddc:	d023      	beq.n	8003e26 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003dde:	689a      	ldr	r2, [r3, #8]
 8003de0:	f002 020c 	and.w	r2, r2, #12
 8003de4:	2a0c      	cmp	r2, #12
 8003de6:	d001      	beq.n	8003dec <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8003de8:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8003dea:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003dec:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003dee:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003df0:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003df2:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8003df6:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003df8:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003dfc:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e00:	bf0c      	ite	eq
 8003e02:	4b0b      	ldreq	r3, [pc, #44]	@ (8003e30 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e04:	4b0b      	ldrne	r3, [pc, #44]	@ (8003e34 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e06:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e08:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e0c:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e10:	4b06      	ldr	r3, [pc, #24]	@ (8003e2c <HAL_RCC_GetSysClockFreq+0x64>)
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8003e18:	3301      	adds	r3, #1
 8003e1a:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8003e1c:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8003e20:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8003e22:	4804      	ldr	r0, [pc, #16]	@ (8003e34 <HAL_RCC_GetSysClockFreq+0x6c>)
 8003e24:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8003e26:	4802      	ldr	r0, [pc, #8]	@ (8003e30 <HAL_RCC_GetSysClockFreq+0x68>)
 8003e28:	4770      	bx	lr
 8003e2a:	bf00      	nop
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	016e3600 	.word	0x016e3600
 8003e34:	00f42400 	.word	0x00f42400

08003e38 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003e38:	2800      	cmp	r0, #0
 8003e3a:	f000 80ee 	beq.w	800401a <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e3e:	4a78      	ldr	r2, [pc, #480]	@ (8004020 <HAL_RCC_ClockConfig+0x1e8>)
{
 8003e40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e44:	6813      	ldr	r3, [r2, #0]
 8003e46:	f003 030f 	and.w	r3, r3, #15
 8003e4a:	428b      	cmp	r3, r1
 8003e4c:	460d      	mov	r5, r1
 8003e4e:	4604      	mov	r4, r0
 8003e50:	d20c      	bcs.n	8003e6c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e52:	6813      	ldr	r3, [r2, #0]
 8003e54:	f023 030f 	bic.w	r3, r3, #15
 8003e58:	430b      	orrs	r3, r1
 8003e5a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e5c:	6813      	ldr	r3, [r2, #0]
 8003e5e:	f003 030f 	and.w	r3, r3, #15
 8003e62:	428b      	cmp	r3, r1
 8003e64:	d002      	beq.n	8003e6c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8003e66:	2001      	movs	r0, #1
}
 8003e68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e6c:	6823      	ldr	r3, [r4, #0]
 8003e6e:	07df      	lsls	r7, r3, #31
 8003e70:	d569      	bpl.n	8003f46 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e72:	6867      	ldr	r7, [r4, #4]
 8003e74:	2f03      	cmp	r7, #3
 8003e76:	f000 80a0 	beq.w	8003fba <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e7a:	4b6a      	ldr	r3, [pc, #424]	@ (8004024 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e7c:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e7e:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e80:	f000 8097 	beq.w	8003fb2 <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e84:	055b      	lsls	r3, r3, #21
 8003e86:	d5ee      	bpl.n	8003e66 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003e88:	f7ff ff9e 	bl	8003dc8 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8003e8c:	4b66      	ldr	r3, [pc, #408]	@ (8004028 <HAL_RCC_ClockConfig+0x1f0>)
 8003e8e:	4298      	cmp	r0, r3
 8003e90:	f240 80c0 	bls.w	8004014 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003e94:	4a63      	ldr	r2, [pc, #396]	@ (8004024 <HAL_RCC_ClockConfig+0x1ec>)
 8003e96:	6893      	ldr	r3, [r2, #8]
 8003e98:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ea0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003ea2:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ea6:	4e5f      	ldr	r6, [pc, #380]	@ (8004024 <HAL_RCC_ClockConfig+0x1ec>)
 8003ea8:	68b3      	ldr	r3, [r6, #8]
 8003eaa:	f023 0303 	bic.w	r3, r3, #3
 8003eae:	433b      	orrs	r3, r7
 8003eb0:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003eb2:	f7fe fa73 	bl	800239c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eb6:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8003eba:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ebc:	e004      	b.n	8003ec8 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ebe:	f7fe fa6d 	bl	800239c <HAL_GetTick>
 8003ec2:	1bc0      	subs	r0, r0, r7
 8003ec4:	4540      	cmp	r0, r8
 8003ec6:	d871      	bhi.n	8003fac <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ec8:	68b3      	ldr	r3, [r6, #8]
 8003eca:	6862      	ldr	r2, [r4, #4]
 8003ecc:	f003 030c 	and.w	r3, r3, #12
 8003ed0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003ed4:	d1f3      	bne.n	8003ebe <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ed6:	6823      	ldr	r3, [r4, #0]
 8003ed8:	079f      	lsls	r7, r3, #30
 8003eda:	d436      	bmi.n	8003f4a <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8003edc:	f1b9 0f00 	cmp.w	r9, #0
 8003ee0:	d003      	beq.n	8003eea <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003ee2:	68b3      	ldr	r3, [r6, #8]
 8003ee4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ee8:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003eea:	4e4d      	ldr	r6, [pc, #308]	@ (8004020 <HAL_RCC_ClockConfig+0x1e8>)
 8003eec:	6833      	ldr	r3, [r6, #0]
 8003eee:	f003 030f 	and.w	r3, r3, #15
 8003ef2:	42ab      	cmp	r3, r5
 8003ef4:	d846      	bhi.n	8003f84 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ef6:	6823      	ldr	r3, [r4, #0]
 8003ef8:	075a      	lsls	r2, r3, #29
 8003efa:	d506      	bpl.n	8003f0a <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003efc:	4949      	ldr	r1, [pc, #292]	@ (8004024 <HAL_RCC_ClockConfig+0x1ec>)
 8003efe:	68e0      	ldr	r0, [r4, #12]
 8003f00:	688a      	ldr	r2, [r1, #8]
 8003f02:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f06:	4302      	orrs	r2, r0
 8003f08:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f0a:	071b      	lsls	r3, r3, #28
 8003f0c:	d507      	bpl.n	8003f1e <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f0e:	4a45      	ldr	r2, [pc, #276]	@ (8004024 <HAL_RCC_ClockConfig+0x1ec>)
 8003f10:	6921      	ldr	r1, [r4, #16]
 8003f12:	6893      	ldr	r3, [r2, #8]
 8003f14:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8003f18:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003f1c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f1e:	f7ff ff53 	bl	8003dc8 <HAL_RCC_GetSysClockFreq>
 8003f22:	4a40      	ldr	r2, [pc, #256]	@ (8004024 <HAL_RCC_ClockConfig+0x1ec>)
 8003f24:	4c41      	ldr	r4, [pc, #260]	@ (800402c <HAL_RCC_ClockConfig+0x1f4>)
 8003f26:	6892      	ldr	r2, [r2, #8]
 8003f28:	4941      	ldr	r1, [pc, #260]	@ (8004030 <HAL_RCC_ClockConfig+0x1f8>)
 8003f2a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003f2e:	4603      	mov	r3, r0
 8003f30:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8003f32:	4840      	ldr	r0, [pc, #256]	@ (8004034 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f34:	f002 021f 	and.w	r2, r2, #31
 8003f38:	40d3      	lsrs	r3, r2
 8003f3a:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8003f3c:	6800      	ldr	r0, [r0, #0]
}
 8003f3e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8003f42:	f7fe b9e9 	b.w	8002318 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f46:	079e      	lsls	r6, r3, #30
 8003f48:	d5cf      	bpl.n	8003eea <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f4a:	0758      	lsls	r0, r3, #29
 8003f4c:	d504      	bpl.n	8003f58 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f4e:	4935      	ldr	r1, [pc, #212]	@ (8004024 <HAL_RCC_ClockConfig+0x1ec>)
 8003f50:	688a      	ldr	r2, [r1, #8]
 8003f52:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003f56:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f58:	0719      	lsls	r1, r3, #28
 8003f5a:	d506      	bpl.n	8003f6a <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003f5c:	4a31      	ldr	r2, [pc, #196]	@ (8004024 <HAL_RCC_ClockConfig+0x1ec>)
 8003f5e:	6893      	ldr	r3, [r2, #8]
 8003f60:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003f64:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f68:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f6a:	4a2e      	ldr	r2, [pc, #184]	@ (8004024 <HAL_RCC_ClockConfig+0x1ec>)
 8003f6c:	68a1      	ldr	r1, [r4, #8]
 8003f6e:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f70:	4e2b      	ldr	r6, [pc, #172]	@ (8004020 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f76:	430b      	orrs	r3, r1
 8003f78:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f7a:	6833      	ldr	r3, [r6, #0]
 8003f7c:	f003 030f 	and.w	r3, r3, #15
 8003f80:	42ab      	cmp	r3, r5
 8003f82:	d9b8      	bls.n	8003ef6 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f84:	6833      	ldr	r3, [r6, #0]
 8003f86:	f023 030f 	bic.w	r3, r3, #15
 8003f8a:	432b      	orrs	r3, r5
 8003f8c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003f8e:	f7fe fa05 	bl	800239c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f92:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8003f96:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f98:	6833      	ldr	r3, [r6, #0]
 8003f9a:	f003 030f 	and.w	r3, r3, #15
 8003f9e:	42ab      	cmp	r3, r5
 8003fa0:	d0a9      	beq.n	8003ef6 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fa2:	f7fe f9fb 	bl	800239c <HAL_GetTick>
 8003fa6:	1bc0      	subs	r0, r0, r7
 8003fa8:	4540      	cmp	r0, r8
 8003faa:	d9f5      	bls.n	8003f98 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 8003fac:	2003      	movs	r0, #3
}
 8003fae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fb2:	039a      	lsls	r2, r3, #14
 8003fb4:	f53f af68 	bmi.w	8003e88 <HAL_RCC_ClockConfig+0x50>
 8003fb8:	e755      	b.n	8003e66 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fba:	4a1a      	ldr	r2, [pc, #104]	@ (8004024 <HAL_RCC_ClockConfig+0x1ec>)
 8003fbc:	6811      	ldr	r1, [r2, #0]
 8003fbe:	0188      	lsls	r0, r1, #6
 8003fc0:	f57f af51 	bpl.w	8003e66 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fc4:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fc6:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fc8:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 8003fca:	4e17      	ldr	r6, [pc, #92]	@ (8004028 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fcc:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 8003fd0:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fd2:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fd6:	bf0c      	ite	eq
 8003fd8:	4817      	ldreq	r0, [pc, #92]	@ (8004038 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fda:	4818      	ldrne	r0, [pc, #96]	@ (800403c <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fdc:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fde:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003fe2:	4810      	ldr	r0, [pc, #64]	@ (8004024 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fe4:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8003fe8:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003fec:	68c1      	ldr	r1, [r0, #12]
 8003fee:	f3c1 6141 	ubfx	r1, r1, #25, #2
 8003ff2:	3101      	adds	r1, #1
 8003ff4:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8003ff6:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 8003ffa:	42b2      	cmp	r2, r6
 8003ffc:	d90a      	bls.n	8004014 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ffe:	6882      	ldr	r2, [r0, #8]
 8004000:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 8004004:	f43f af46 	beq.w	8003e94 <HAL_RCC_ClockConfig+0x5c>
 8004008:	0799      	lsls	r1, r3, #30
 800400a:	d503      	bpl.n	8004014 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800400c:	68a3      	ldr	r3, [r4, #8]
 800400e:	2b00      	cmp	r3, #0
 8004010:	f43f af40 	beq.w	8003e94 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004014:	f04f 0900 	mov.w	r9, #0
 8004018:	e745      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 800401a:	2001      	movs	r0, #1
}
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	40022000 	.word	0x40022000
 8004024:	40021000 	.word	0x40021000
 8004028:	04c4b400 	.word	0x04c4b400
 800402c:	080068b8 	.word	0x080068b8
 8004030:	20005914 	.word	0x20005914
 8004034:	2000591c 	.word	0x2000591c
 8004038:	016e3600 	.word	0x016e3600
 800403c:	00f42400 	.word	0x00f42400

08004040 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8004040:	4b01      	ldr	r3, [pc, #4]	@ (8004048 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8004042:	6818      	ldr	r0, [r3, #0]
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	20005914 	.word	0x20005914

0800404c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800404c:	4b05      	ldr	r3, [pc, #20]	@ (8004064 <HAL_RCC_GetPCLK1Freq+0x18>)
 800404e:	4a06      	ldr	r2, [pc, #24]	@ (8004068 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004050:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8004052:	4906      	ldr	r1, [pc, #24]	@ (800406c <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004054:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8004058:	6808      	ldr	r0, [r1, #0]
 800405a:	5cd3      	ldrb	r3, [r2, r3]
 800405c:	f003 031f 	and.w	r3, r3, #31
}
 8004060:	40d8      	lsrs	r0, r3
 8004062:	4770      	bx	lr
 8004064:	40021000 	.word	0x40021000
 8004068:	080068b0 	.word	0x080068b0
 800406c:	20005914 	.word	0x20005914

08004070 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004070:	4b05      	ldr	r3, [pc, #20]	@ (8004088 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004072:	4a06      	ldr	r2, [pc, #24]	@ (800408c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004074:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8004076:	4906      	ldr	r1, [pc, #24]	@ (8004090 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004078:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800407c:	6808      	ldr	r0, [r1, #0]
 800407e:	5cd3      	ldrb	r3, [r2, r3]
 8004080:	f003 031f 	and.w	r3, r3, #31
}
 8004084:	40d8      	lsrs	r0, r3
 8004086:	4770      	bx	lr
 8004088:	40021000 	.word	0x40021000
 800408c:	080068b0 	.word	0x080068b0
 8004090:	20005914 	.word	0x20005914

08004094 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004098:	6803      	ldr	r3, [r0, #0]
{
 800409a:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800409c:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 80040a0:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040a2:	d052      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040a4:	4bac      	ldr	r3, [pc, #688]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80040a6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80040a8:	00d5      	lsls	r5, r2, #3
 80040aa:	f140 813a 	bpl.w	8004322 <HAL_RCCEx_PeriphCLKConfig+0x28e>
    FlagStatus       pwrclkchanged = RESET;
 80040ae:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040b0:	4daa      	ldr	r5, [pc, #680]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80040b2:	682b      	ldr	r3, [r5, #0]
 80040b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040b8:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040ba:	f7fe f96f 	bl	800239c <HAL_GetTick>
 80040be:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040c0:	e005      	b.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040c2:	f7fe f96b 	bl	800239c <HAL_GetTick>
 80040c6:	1b83      	subs	r3, r0, r6
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	f200 8135 	bhi.w	8004338 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040ce:	682b      	ldr	r3, [r5, #0]
 80040d0:	05d8      	lsls	r0, r3, #23
 80040d2:	d5f6      	bpl.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040d4:	4da0      	ldr	r5, [pc, #640]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040d6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040d8:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040dc:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80040e0:	d026      	beq.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d024      	beq.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040e6:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040ea:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80040ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040f2:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040f6:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80040fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040fe:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004102:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004106:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8004108:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800410c:	d510      	bpl.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410e:	f7fe f945 	bl	800239c <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004112:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8004116:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004118:	e005      	b.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x92>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800411a:	f7fe f93f 	bl	800239c <HAL_GetTick>
 800411e:	1b80      	subs	r0, r0, r6
 8004120:	4540      	cmp	r0, r8
 8004122:	f200 8109 	bhi.w	8004338 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004126:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800412a:	079b      	lsls	r3, r3, #30
 800412c:	d5f5      	bpl.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800412e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8004130:	4989      	ldr	r1, [pc, #548]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004132:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8004136:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800413a:	4313      	orrs	r3, r2
 800413c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004140:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004142:	2000      	movs	r0, #0
    if(pwrclkchanged == SET)
 8004144:	2f00      	cmp	r7, #0
 8004146:	f040 80fc 	bne.w	8004342 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800414a:	07dd      	lsls	r5, r3, #31
 800414c:	d508      	bpl.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800414e:	4982      	ldr	r1, [pc, #520]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004150:	6865      	ldr	r5, [r4, #4]
 8004152:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004156:	f022 0203 	bic.w	r2, r2, #3
 800415a:	432a      	orrs	r2, r5
 800415c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004160:	0799      	lsls	r1, r3, #30
 8004162:	d508      	bpl.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004164:	497c      	ldr	r1, [pc, #496]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004166:	68a5      	ldr	r5, [r4, #8]
 8004168:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800416c:	f022 020c 	bic.w	r2, r2, #12
 8004170:	432a      	orrs	r2, r5
 8004172:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004176:	075a      	lsls	r2, r3, #29
 8004178:	d508      	bpl.n	800418c <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800417a:	4977      	ldr	r1, [pc, #476]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800417c:	68e5      	ldr	r5, [r4, #12]
 800417e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004182:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8004186:	432a      	orrs	r2, r5
 8004188:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800418c:	071f      	lsls	r7, r3, #28
 800418e:	d508      	bpl.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004190:	4971      	ldr	r1, [pc, #452]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004192:	6925      	ldr	r5, [r4, #16]
 8004194:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004198:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 800419c:	432a      	orrs	r2, r5
 800419e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80041a2:	06de      	lsls	r6, r3, #27
 80041a4:	d508      	bpl.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80041a6:	496c      	ldr	r1, [pc, #432]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041a8:	6965      	ldr	r5, [r4, #20]
 80041aa:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80041ae:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80041b2:	432a      	orrs	r2, r5
 80041b4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041b8:	069d      	lsls	r5, r3, #26
 80041ba:	d508      	bpl.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041bc:	4966      	ldr	r1, [pc, #408]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041be:	69a5      	ldr	r5, [r4, #24]
 80041c0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80041c4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80041c8:	432a      	orrs	r2, r5
 80041ca:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041ce:	0659      	lsls	r1, r3, #25
 80041d0:	d508      	bpl.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041d2:	4961      	ldr	r1, [pc, #388]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041d4:	69e5      	ldr	r5, [r4, #28]
 80041d6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80041da:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80041de:	432a      	orrs	r2, r5
 80041e0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80041e4:	061a      	lsls	r2, r3, #24
 80041e6:	d508      	bpl.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80041e8:	495b      	ldr	r1, [pc, #364]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041ea:	6a25      	ldr	r5, [r4, #32]
 80041ec:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80041f0:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80041f4:	432a      	orrs	r2, r5
 80041f6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80041fa:	05df      	lsls	r7, r3, #23
 80041fc:	d508      	bpl.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80041fe:	4956      	ldr	r1, [pc, #344]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004200:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8004202:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004206:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 800420a:	432a      	orrs	r2, r5
 800420c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004210:	039e      	lsls	r6, r3, #14
 8004212:	d508      	bpl.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004214:	4950      	ldr	r1, [pc, #320]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004216:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8004218:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 800421c:	f022 0203 	bic.w	r2, r2, #3
 8004220:	432a      	orrs	r2, r5
 8004222:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004226:	059d      	lsls	r5, r3, #22
 8004228:	d508      	bpl.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800422a:	494b      	ldr	r1, [pc, #300]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800422c:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 800422e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004232:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8004236:	432a      	orrs	r2, r5
 8004238:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800423c:	0559      	lsls	r1, r3, #21
 800423e:	d50b      	bpl.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004240:	4945      	ldr	r1, [pc, #276]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004242:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8004244:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004248:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800424c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800424e:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004252:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004256:	d07a      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x2ba>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004258:	051a      	lsls	r2, r3, #20
 800425a:	d50b      	bpl.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800425c:	493e      	ldr	r1, [pc, #248]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800425e:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8004260:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004264:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8004268:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800426a:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800426e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004272:	d075      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x2cc>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004274:	04df      	lsls	r7, r3, #19
 8004276:	d50b      	bpl.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004278:	4937      	ldr	r1, [pc, #220]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800427a:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800427c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004280:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004284:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004286:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800428a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800428e:	d06c      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004290:	049e      	lsls	r6, r3, #18
 8004292:	d50b      	bpl.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004294:	4930      	ldr	r1, [pc, #192]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004296:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8004298:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800429c:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80042a0:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80042a2:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042a6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80042aa:	d063      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80042ac:	045d      	lsls	r5, r3, #17
 80042ae:	d50b      	bpl.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042b0:	4929      	ldr	r1, [pc, #164]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042b2:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 80042b4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80042b8:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80042bc:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80042be:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042c2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80042c6:	d05a      	beq.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80042c8:	0419      	lsls	r1, r3, #16
 80042ca:	d50b      	bpl.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80042cc:	4922      	ldr	r1, [pc, #136]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042ce:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 80042d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80042d4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80042d8:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80042da:	f1b5 5f80 	cmp.w	r5, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80042de:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80042e2:	d051      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80042e4:	03da      	lsls	r2, r3, #15
 80042e6:	d50b      	bpl.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80042e8:	491b      	ldr	r1, [pc, #108]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042ea:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 80042ec:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80042f0:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 80042f4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80042f6:	f1b5 4f80 	cmp.w	r5, #1073741824	@ 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80042fa:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80042fe:	d048      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004300:	035b      	lsls	r3, r3, #13
 8004302:	d50b      	bpl.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004304:	4a14      	ldr	r2, [pc, #80]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004306:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8004308:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 800430c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004310:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004312:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004316:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800431a:	d03f      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x308>
  }

#endif /* QUADSPI */

  return status;
}
 800431c:	b002      	add	sp, #8
 800431e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8004322:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004324:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004328:	659a      	str	r2, [r3, #88]	@ 0x58
 800432a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800432c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004330:	9301      	str	r3, [sp, #4]
 8004332:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004334:	2701      	movs	r7, #1
 8004336:	e6bb      	b.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004338:	6823      	ldr	r3, [r4, #0]
        status = ret;
 800433a:	2003      	movs	r0, #3
    if(pwrclkchanged == SET)
 800433c:	2f00      	cmp	r7, #0
 800433e:	f43f af04 	beq.w	800414a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004342:	4905      	ldr	r1, [pc, #20]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004344:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8004346:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800434a:	658a      	str	r2, [r1, #88]	@ 0x58
 800434c:	e6fd      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800434e:	68ca      	ldr	r2, [r1, #12]
 8004350:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004354:	60ca      	str	r2, [r1, #12]
 8004356:	e77f      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 8004358:	40021000 	.word	0x40021000
 800435c:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004360:	68ca      	ldr	r2, [r1, #12]
 8004362:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004366:	60ca      	str	r2, [r1, #12]
 8004368:	e784      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800436a:	68ca      	ldr	r2, [r1, #12]
 800436c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004370:	60ca      	str	r2, [r1, #12]
 8004372:	e78d      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004374:	68ca      	ldr	r2, [r1, #12]
 8004376:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800437a:	60ca      	str	r2, [r1, #12]
 800437c:	e796      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x218>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800437e:	68ca      	ldr	r2, [r1, #12]
 8004380:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004384:	60ca      	str	r2, [r1, #12]
 8004386:	e79f      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004388:	68ca      	ldr	r2, [r1, #12]
 800438a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800438e:	60ca      	str	r2, [r1, #12]
 8004390:	e7a8      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004392:	68ca      	ldr	r2, [r1, #12]
 8004394:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004398:	60ca      	str	r2, [r1, #12]
 800439a:	e7b1      	b.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800439c:	68d3      	ldr	r3, [r2, #12]
 800439e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043a2:	60d3      	str	r3, [r2, #12]
}
 80043a4:	b002      	add	sp, #8
 80043a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043aa:	bf00      	nop

080043ac <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043ac:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d12f      	bne.n	8004414 <HAL_TIM_Base_Start+0x68>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043b4:	6803      	ldr	r3, [r0, #0]
 80043b6:	4a18      	ldr	r2, [pc, #96]	@ (8004418 <HAL_TIM_Base_Start+0x6c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80043b8:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043ba:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 80043bc:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043c0:	d01a      	beq.n	80043f8 <HAL_TIM_Base_Start+0x4c>
 80043c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043c6:	d017      	beq.n	80043f8 <HAL_TIM_Base_Start+0x4c>
 80043c8:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d013      	beq.n	80043f8 <HAL_TIM_Base_Start+0x4c>
 80043d0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d00f      	beq.n	80043f8 <HAL_TIM_Base_Start+0x4c>
 80043d8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80043dc:	4293      	cmp	r3, r2
 80043de:	d00b      	beq.n	80043f8 <HAL_TIM_Base_Start+0x4c>
 80043e0:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d007      	beq.n	80043f8 <HAL_TIM_Base_Start+0x4c>
 80043e8:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d003      	beq.n	80043f8 <HAL_TIM_Base_Start+0x4c>
 80043f0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d107      	bne.n	8004408 <HAL_TIM_Base_Start+0x5c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043f8:	6899      	ldr	r1, [r3, #8]
 80043fa:	4a08      	ldr	r2, [pc, #32]	@ (800441c <HAL_TIM_Base_Start+0x70>)
 80043fc:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043fe:	2a06      	cmp	r2, #6
 8004400:	d006      	beq.n	8004410 <HAL_TIM_Base_Start+0x64>
 8004402:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8004406:	d003      	beq.n	8004410 <HAL_TIM_Base_Start+0x64>
    {
      __HAL_TIM_ENABLE(htim);
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	f042 0201 	orr.w	r2, r2, #1
 800440e:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 8004410:	2000      	movs	r0, #0
 8004412:	4770      	bx	lr
    return HAL_ERROR;
 8004414:	2001      	movs	r0, #1
}
 8004416:	4770      	bx	lr
 8004418:	40012c00 	.word	0x40012c00
 800441c:	00010007 	.word	0x00010007

08004420 <HAL_TIM_ConfigClockSource>:
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004420:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004424:	2b01      	cmp	r3, #1
 8004426:	f000 8091 	beq.w	800454c <HAL_TIM_ConfigClockSource+0x12c>
 800442a:	4602      	mov	r2, r0
{
 800442c:	b430      	push	{r4, r5}

  htim->State = HAL_TIM_STATE_BUSY;
 800442e:	2302      	movs	r3, #2

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004430:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004432:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8004436:	2001      	movs	r0, #1
 8004438:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800443c:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800443e:	4b61      	ldr	r3, [pc, #388]	@ (80045c4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004440:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8004442:	60a3      	str	r3, [r4, #8]

  switch (sClockSourceConfig->ClockSource)
 8004444:	680b      	ldr	r3, [r1, #0]
 8004446:	2b70      	cmp	r3, #112	@ 0x70
 8004448:	f000 80ac 	beq.w	80045a4 <HAL_TIM_ConfigClockSource+0x184>
 800444c:	d827      	bhi.n	800449e <HAL_TIM_ConfigClockSource+0x7e>
 800444e:	2b50      	cmp	r3, #80	@ 0x50
 8004450:	d07e      	beq.n	8004550 <HAL_TIM_ConfigClockSource+0x130>
 8004452:	d93e      	bls.n	80044d2 <HAL_TIM_ConfigClockSource+0xb2>
 8004454:	2b60      	cmp	r3, #96	@ 0x60
 8004456:	d11a      	bne.n	800448e <HAL_TIM_ConfigClockSource+0x6e>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004458:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockFilter);
 800445a:	68c8      	ldr	r0, [r1, #12]
                               sClockSourceConfig->ClockPolarity,
 800445c:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800445e:	6a21      	ldr	r1, [r4, #32]
 8004460:	f021 0110 	bic.w	r1, r1, #16
 8004464:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004466:	69a1      	ldr	r1, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004468:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800446c:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8004470:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004474:	ea41 3100 	orr.w	r1, r1, r0, lsl #12

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004478:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800447a:	6223      	str	r3, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800447c:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800447e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004482:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004486:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800448a:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800448c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800448e:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8004490:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004492:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8004496:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 800449a:	bc30      	pop	{r4, r5}
 800449c:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800449e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044a2:	d06f      	beq.n	8004584 <HAL_TIM_ConfigClockSource+0x164>
 80044a4:	d941      	bls.n	800452a <HAL_TIM_ConfigClockSource+0x10a>
 80044a6:	4948      	ldr	r1, [pc, #288]	@ (80045c8 <HAL_TIM_ConfigClockSource+0x1a8>)
 80044a8:	428b      	cmp	r3, r1
 80044aa:	d008      	beq.n	80044be <HAL_TIM_ConfigClockSource+0x9e>
 80044ac:	d92d      	bls.n	800450a <HAL_TIM_ConfigClockSource+0xea>
 80044ae:	4947      	ldr	r1, [pc, #284]	@ (80045cc <HAL_TIM_ConfigClockSource+0x1ac>)
 80044b0:	428b      	cmp	r3, r1
 80044b2:	d004      	beq.n	80044be <HAL_TIM_ConfigClockSource+0x9e>
 80044b4:	f023 0c20 	bic.w	ip, r3, #32
 80044b8:	3910      	subs	r1, #16
 80044ba:	458c      	cmp	ip, r1
 80044bc:	d1e7      	bne.n	800448e <HAL_TIM_ConfigClockSource+0x6e>
  tmpsmcr = TIMx->SMCR;
 80044be:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80044c0:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 80044c4:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044c8:	4319      	orrs	r1, r3
 80044ca:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 80044ce:	60a1      	str	r1, [r4, #8]
}
 80044d0:	e02e      	b.n	8004530 <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 80044d2:	2b40      	cmp	r3, #64	@ 0x40
 80044d4:	d12e      	bne.n	8004534 <HAL_TIM_ConfigClockSource+0x114>
                               sClockSourceConfig->ClockPolarity,
 80044d6:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80044d8:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 80044da:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044dc:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80044e0:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044e2:	6a23      	ldr	r3, [r4, #32]
 80044e4:	f023 0301 	bic.w	r3, r3, #1
 80044e8:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044ea:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044ec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80044f0:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80044f4:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80044f6:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80044f8:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80044fa:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80044fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004502:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8004506:	60a3      	str	r3, [r4, #8]
}
 8004508:	e012      	b.n	8004530 <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 800450a:	3920      	subs	r1, #32
 800450c:	428b      	cmp	r3, r1
 800450e:	d0d6      	beq.n	80044be <HAL_TIM_ConfigClockSource+0x9e>
 8004510:	d904      	bls.n	800451c <HAL_TIM_ConfigClockSource+0xfc>
 8004512:	492f      	ldr	r1, [pc, #188]	@ (80045d0 <HAL_TIM_ConfigClockSource+0x1b0>)
 8004514:	428b      	cmp	r3, r1
 8004516:	d0d2      	beq.n	80044be <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8004518:	2001      	movs	r0, #1
 800451a:	e7b8      	b.n	800448e <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 800451c:	f023 0110 	bic.w	r1, r3, #16
 8004520:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8004524:	d0cb      	beq.n	80044be <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8004526:	2001      	movs	r0, #1
 8004528:	e7b1      	b.n	800448e <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 800452a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800452e:	d1ae      	bne.n	800448e <HAL_TIM_ConfigClockSource+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8004530:	2000      	movs	r0, #0
 8004532:	e7ac      	b.n	800448e <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8004534:	d8ab      	bhi.n	800448e <HAL_TIM_ConfigClockSource+0x6e>
 8004536:	2b20      	cmp	r3, #32
 8004538:	d0c1      	beq.n	80044be <HAL_TIM_ConfigClockSource+0x9e>
 800453a:	d903      	bls.n	8004544 <HAL_TIM_ConfigClockSource+0x124>
 800453c:	2b30      	cmp	r3, #48	@ 0x30
 800453e:	d0be      	beq.n	80044be <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8004540:	2001      	movs	r0, #1
 8004542:	e7a4      	b.n	800448e <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8004544:	f033 0110 	bics.w	r1, r3, #16
 8004548:	d1a1      	bne.n	800448e <HAL_TIM_ConfigClockSource+0x6e>
 800454a:	e7b8      	b.n	80044be <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 800454c:	2002      	movs	r0, #2
}
 800454e:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 8004550:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8004552:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8004554:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004556:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800455a:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800455c:	6a23      	ldr	r3, [r4, #32]
 800455e:	f023 0301 	bic.w	r3, r3, #1
 8004562:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004564:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004566:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800456a:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800456e:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004570:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8004572:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004574:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004578:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800457c:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8004580:	60a3      	str	r3, [r4, #8]
}
 8004582:	e7d5      	b.n	8004530 <HAL_TIM_ConfigClockSource+0x110>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004584:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8004588:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800458a:	432b      	orrs	r3, r5
 800458c:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800458e:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004592:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8004596:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004598:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800459a:	68a3      	ldr	r3, [r4, #8]
 800459c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045a0:	60a3      	str	r3, [r4, #8]
      break;
 80045a2:	e7c5      	b.n	8004530 <HAL_TIM_ConfigClockSource+0x110>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045a4:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80045a8:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045aa:	432b      	orrs	r3, r5
 80045ac:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045ae:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045b2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80045b6:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80045b8:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80045ba:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80045c0:	60a3      	str	r3, [r4, #8]
      break;
 80045c2:	e7b5      	b.n	8004530 <HAL_TIM_ConfigClockSource+0x110>
 80045c4:	ffce0088 	.word	0xffce0088
 80045c8:	00100040 	.word	0x00100040
 80045cc:	00100060 	.word	0x00100060
 80045d0:	00100030 	.word	0x00100030

080045d4 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop

080045d8 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80045d8:	4770      	bx	lr
 80045da:	bf00      	nop

080045dc <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop

080045e0 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop

080045e4 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80045e4:	4770      	bx	lr
 80045e6:	bf00      	nop

080045e8 <HAL_TIM_IRQHandler>:
{
 80045e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t itsource = htim->Instance->DIER;
 80045ea:	6803      	ldr	r3, [r0, #0]
 80045ec:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80045ee:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045f0:	07a1      	lsls	r1, r4, #30
{
 80045f2:	4605      	mov	r5, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045f4:	d501      	bpl.n	80045fa <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045f6:	07b2      	lsls	r2, r6, #30
 80045f8:	d46e      	bmi.n	80046d8 <HAL_TIM_IRQHandler+0xf0>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045fa:	0760      	lsls	r0, r4, #29
 80045fc:	d501      	bpl.n	8004602 <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045fe:	0771      	lsls	r1, r6, #29
 8004600:	d457      	bmi.n	80046b2 <HAL_TIM_IRQHandler+0xca>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004602:	0722      	lsls	r2, r4, #28
 8004604:	d501      	bpl.n	800460a <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004606:	0733      	lsls	r3, r6, #28
 8004608:	d440      	bmi.n	800468c <HAL_TIM_IRQHandler+0xa4>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800460a:	06e1      	lsls	r1, r4, #27
 800460c:	d501      	bpl.n	8004612 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800460e:	06f2      	lsls	r2, r6, #27
 8004610:	d428      	bmi.n	8004664 <HAL_TIM_IRQHandler+0x7c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004612:	07e3      	lsls	r3, r4, #31
 8004614:	d501      	bpl.n	800461a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004616:	07f7      	lsls	r7, r6, #31
 8004618:	d47c      	bmi.n	8004714 <HAL_TIM_IRQHandler+0x12c>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800461a:	f414 5f02 	tst.w	r4, #8320	@ 0x2080
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800461e:	f404 7780 	and.w	r7, r4, #256	@ 0x100
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004622:	d069      	beq.n	80046f8 <HAL_TIM_IRQHandler+0x110>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004624:	0630      	lsls	r0, r6, #24
 8004626:	d47d      	bmi.n	8004724 <HAL_TIM_IRQHandler+0x13c>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004628:	0662      	lsls	r2, r4, #25
 800462a:	d502      	bpl.n	8004632 <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800462c:	0673      	lsls	r3, r6, #25
 800462e:	f100 808b 	bmi.w	8004748 <HAL_TIM_IRQHandler+0x160>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004632:	06a7      	lsls	r7, r4, #26
 8004634:	d502      	bpl.n	800463c <HAL_TIM_IRQHandler+0x54>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004636:	06b0      	lsls	r0, r6, #26
 8004638:	f100 808e 	bmi.w	8004758 <HAL_TIM_IRQHandler+0x170>
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800463c:	02e1      	lsls	r1, r4, #11
 800463e:	d502      	bpl.n	8004646 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004640:	02f2      	lsls	r2, r6, #11
 8004642:	f100 8091 	bmi.w	8004768 <HAL_TIM_IRQHandler+0x180>
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004646:	02a3      	lsls	r3, r4, #10
 8004648:	d502      	bpl.n	8004650 <HAL_TIM_IRQHandler+0x68>
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800464a:	02b7      	lsls	r7, r6, #10
 800464c:	f100 8094 	bmi.w	8004778 <HAL_TIM_IRQHandler+0x190>
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004650:	0260      	lsls	r0, r4, #9
 8004652:	d502      	bpl.n	800465a <HAL_TIM_IRQHandler+0x72>
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004654:	0271      	lsls	r1, r6, #9
 8004656:	f100 8097 	bmi.w	8004788 <HAL_TIM_IRQHandler+0x1a0>
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800465a:	0222      	lsls	r2, r4, #8
 800465c:	d501      	bpl.n	8004662 <HAL_TIM_IRQHandler+0x7a>
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800465e:	0233      	lsls	r3, r6, #8
 8004660:	d44f      	bmi.n	8004702 <HAL_TIM_IRQHandler+0x11a>
}
 8004662:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004664:	682b      	ldr	r3, [r5, #0]
 8004666:	f06f 0210 	mvn.w	r2, #16
 800466a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800466c:	2208      	movs	r2, #8
 800466e:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8004676:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004678:	f040 8097 	bne.w	80047aa <HAL_TIM_IRQHandler+0x1c2>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800467c:	f7ff ffac 	bl	80045d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004680:	4628      	mov	r0, r5
 8004682:	f7ff ffad 	bl	80045e0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004686:	2300      	movs	r3, #0
 8004688:	772b      	strb	r3, [r5, #28]
 800468a:	e7c2      	b.n	8004612 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800468c:	682b      	ldr	r3, [r5, #0]
 800468e:	f06f 0208 	mvn.w	r2, #8
 8004692:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004694:	2204      	movs	r2, #4
 8004696:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004698:	69db      	ldr	r3, [r3, #28]
 800469a:	079f      	lsls	r7, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800469c:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800469e:	f040 8081 	bne.w	80047a4 <HAL_TIM_IRQHandler+0x1bc>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046a2:	f7ff ff99 	bl	80045d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046a6:	4628      	mov	r0, r5
 80046a8:	f7ff ff9a 	bl	80045e0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ac:	2300      	movs	r3, #0
 80046ae:	772b      	strb	r3, [r5, #28]
 80046b0:	e7ab      	b.n	800460a <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046b2:	682b      	ldr	r3, [r5, #0]
 80046b4:	f06f 0204 	mvn.w	r2, #4
 80046b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046ba:	2202      	movs	r2, #2
 80046bc:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046be:	699b      	ldr	r3, [r3, #24]
 80046c0:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80046c4:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046c6:	d16a      	bne.n	800479e <HAL_TIM_IRQHandler+0x1b6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046c8:	f7ff ff86 	bl	80045d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046cc:	4628      	mov	r0, r5
 80046ce:	f7ff ff87 	bl	80045e0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046d2:	2300      	movs	r3, #0
 80046d4:	772b      	strb	r3, [r5, #28]
 80046d6:	e794      	b.n	8004602 <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046d8:	f06f 0202 	mvn.w	r2, #2
 80046dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046de:	2201      	movs	r2, #1
 80046e0:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	079f      	lsls	r7, r3, #30
 80046e6:	d157      	bne.n	8004798 <HAL_TIM_IRQHandler+0x1b0>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046e8:	f7ff ff76 	bl	80045d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046ec:	4628      	mov	r0, r5
 80046ee:	f7ff ff77 	bl	80045e0 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046f2:	2300      	movs	r3, #0
 80046f4:	772b      	strb	r3, [r5, #28]
 80046f6:	e780      	b.n	80045fa <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80046f8:	2f00      	cmp	r7, #0
 80046fa:	d095      	beq.n	8004628 <HAL_TIM_IRQHandler+0x40>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046fc:	0631      	lsls	r1, r6, #24
 80046fe:	d41b      	bmi.n	8004738 <HAL_TIM_IRQHandler+0x150>
 8004700:	e792      	b.n	8004628 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004702:	682b      	ldr	r3, [r5, #0]
 8004704:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004708:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_TransitionErrorCallback(htim);
 800470a:	4628      	mov	r0, r5
}
 800470c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004710:	f000 b95e 	b.w	80049d0 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004714:	682b      	ldr	r3, [r5, #0]
 8004716:	f06f 0201 	mvn.w	r2, #1
 800471a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800471c:	4628      	mov	r0, r5
 800471e:	f7ff ff59 	bl	80045d4 <HAL_TIM_PeriodElapsedCallback>
 8004722:	e77a      	b.n	800461a <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004724:	682b      	ldr	r3, [r5, #0]
 8004726:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800472a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800472c:	4628      	mov	r0, r5
 800472e:	f000 f945 	bl	80049bc <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004732:	2f00      	cmp	r7, #0
 8004734:	f43f af78 	beq.w	8004628 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004738:	682b      	ldr	r3, [r5, #0]
 800473a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800473e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8004740:	4628      	mov	r0, r5
 8004742:	f000 f93d 	bl	80049c0 <HAL_TIMEx_Break2Callback>
 8004746:	e76f      	b.n	8004628 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004748:	682b      	ldr	r3, [r5, #0]
 800474a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800474e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004750:	4628      	mov	r0, r5
 8004752:	f7ff ff47 	bl	80045e4 <HAL_TIM_TriggerCallback>
 8004756:	e76c      	b.n	8004632 <HAL_TIM_IRQHandler+0x4a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004758:	682b      	ldr	r3, [r5, #0]
 800475a:	f06f 0220 	mvn.w	r2, #32
 800475e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8004760:	4628      	mov	r0, r5
 8004762:	f000 f929 	bl	80049b8 <HAL_TIMEx_CommutCallback>
 8004766:	e769      	b.n	800463c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004768:	682b      	ldr	r3, [r5, #0]
 800476a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800476e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004770:	4628      	mov	r0, r5
 8004772:	f000 f927 	bl	80049c4 <HAL_TIMEx_EncoderIndexCallback>
 8004776:	e766      	b.n	8004646 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004778:	682b      	ldr	r3, [r5, #0]
 800477a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800477e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004780:	4628      	mov	r0, r5
 8004782:	f000 f921 	bl	80049c8 <HAL_TIMEx_DirectionChangeCallback>
 8004786:	e763      	b.n	8004650 <HAL_TIM_IRQHandler+0x68>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004788:	682b      	ldr	r3, [r5, #0]
 800478a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800478e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 8004790:	4628      	mov	r0, r5
 8004792:	f000 f91b 	bl	80049cc <HAL_TIMEx_IndexErrorCallback>
 8004796:	e760      	b.n	800465a <HAL_TIM_IRQHandler+0x72>
          HAL_TIM_IC_CaptureCallback(htim);
 8004798:	f7ff ff20 	bl	80045dc <HAL_TIM_IC_CaptureCallback>
 800479c:	e7a9      	b.n	80046f2 <HAL_TIM_IRQHandler+0x10a>
        HAL_TIM_IC_CaptureCallback(htim);
 800479e:	f7ff ff1d 	bl	80045dc <HAL_TIM_IC_CaptureCallback>
 80047a2:	e796      	b.n	80046d2 <HAL_TIM_IRQHandler+0xea>
        HAL_TIM_IC_CaptureCallback(htim);
 80047a4:	f7ff ff1a 	bl	80045dc <HAL_TIM_IC_CaptureCallback>
 80047a8:	e780      	b.n	80046ac <HAL_TIM_IRQHandler+0xc4>
        HAL_TIM_IC_CaptureCallback(htim);
 80047aa:	f7ff ff17 	bl	80045dc <HAL_TIM_IC_CaptureCallback>
 80047ae:	e76a      	b.n	8004686 <HAL_TIM_IRQHandler+0x9e>

080047b0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047b0:	4a3a      	ldr	r2, [pc, #232]	@ (800489c <TIM_Base_SetConfig+0xec>)
  tmpcr1 = TIMx->CR1;
 80047b2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047b4:	4290      	cmp	r0, r2
{
 80047b6:	b410      	push	{r4}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047b8:	d049      	beq.n	800484e <TIM_Base_SetConfig+0x9e>
 80047ba:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80047be:	d029      	beq.n	8004814 <TIM_Base_SetConfig+0x64>
 80047c0:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80047c4:	4290      	cmp	r0, r2
 80047c6:	d025      	beq.n	8004814 <TIM_Base_SetConfig+0x64>
 80047c8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80047cc:	4290      	cmp	r0, r2
 80047ce:	d021      	beq.n	8004814 <TIM_Base_SetConfig+0x64>
 80047d0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80047d4:	4290      	cmp	r0, r2
 80047d6:	d01d      	beq.n	8004814 <TIM_Base_SetConfig+0x64>
 80047d8:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80047dc:	4290      	cmp	r0, r2
 80047de:	d058      	beq.n	8004892 <TIM_Base_SetConfig+0xe2>
 80047e0:	f502 52e0 	add.w	r2, r2, #7168	@ 0x1c00
 80047e4:	4290      	cmp	r0, r2
 80047e6:	d054      	beq.n	8004892 <TIM_Base_SetConfig+0xe2>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047e8:	f5a2 5280 	sub.w	r2, r2, #4096	@ 0x1000
 80047ec:	4290      	cmp	r0, r2
 80047ee:	d042      	beq.n	8004876 <TIM_Base_SetConfig+0xc6>
 80047f0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80047f4:	4290      	cmp	r0, r2
 80047f6:	d03e      	beq.n	8004876 <TIM_Base_SetConfig+0xc6>
 80047f8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80047fc:	4290      	cmp	r0, r2
 80047fe:	d03a      	beq.n	8004876 <TIM_Base_SetConfig+0xc6>
  TIMx->PSC = Structure->Prescaler;
 8004800:	680a      	ldr	r2, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004802:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004804:	6949      	ldr	r1, [r1, #20]
 8004806:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800480a:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800480c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800480e:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004810:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004812:	e010      	b.n	8004836 <TIM_Base_SetConfig+0x86>
    tmpcr1 |= Structure->CounterMode;
 8004814:	684a      	ldr	r2, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004816:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004818:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800481c:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800481e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004822:	694a      	ldr	r2, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004824:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004826:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800482a:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800482c:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 800482e:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 8004830:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004832:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004834:	6282      	str	r2, [r0, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8004836:	2301      	movs	r3, #1
 8004838:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800483a:	6903      	ldr	r3, [r0, #16]
 800483c:	07db      	lsls	r3, r3, #31
 800483e:	d503      	bpl.n	8004848 <TIM_Base_SetConfig+0x98>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004840:	6903      	ldr	r3, [r0, #16]
 8004842:	f023 0301 	bic.w	r3, r3, #1
 8004846:	6103      	str	r3, [r0, #16]
}
 8004848:	f85d 4b04 	ldr.w	r4, [sp], #4
 800484c:	4770      	bx	lr
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800484e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 |= Structure->CounterMode;
 8004850:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004852:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004856:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 8004858:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800485c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800485e:	694a      	ldr	r2, [r1, #20]
 8004860:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004864:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004866:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004868:	688b      	ldr	r3, [r1, #8]
 800486a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800486c:	680b      	ldr	r3, [r1, #0]
 800486e:	6283      	str	r3, [r0, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8004870:	690b      	ldr	r3, [r1, #16]
 8004872:	6303      	str	r3, [r0, #48]	@ 0x30
 8004874:	e7df      	b.n	8004836 <TIM_Base_SetConfig+0x86>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004876:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004878:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~TIM_CR1_CKD;
 800487a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800487e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004880:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004884:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004886:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8004888:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 800488a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800488c:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800488e:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004890:	e7ee      	b.n	8004870 <TIM_Base_SetConfig+0xc0>
    tmpcr1 |= Structure->CounterMode;
 8004892:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004894:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800489a:	e7dc      	b.n	8004856 <TIM_Base_SetConfig+0xa6>
 800489c:	40012c00 	.word	0x40012c00

080048a0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80048a0:	b370      	cbz	r0, 8004900 <HAL_TIM_Base_Init+0x60>
{
 80048a2:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80048a4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80048a8:	4604      	mov	r4, r0
 80048aa:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80048ae:	b313      	cbz	r3, 80048f6 <HAL_TIM_Base_Init+0x56>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048b0:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 80048b2:	2302      	movs	r3, #2
 80048b4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048b8:	f851 0b04 	ldr.w	r0, [r1], #4
 80048bc:	f7ff ff78 	bl	80047b0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048c0:	2301      	movs	r3, #1
 80048c2:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048c6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80048ca:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80048ce:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80048d2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80048d6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80048da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048de:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80048e2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80048e6:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80048ea:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80048ee:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80048f2:	2000      	movs	r0, #0
}
 80048f4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80048f6:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80048fa:	f7fd fc0b 	bl	8002114 <HAL_TIM_Base_MspInit>
 80048fe:	e7d7      	b.n	80048b0 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8004900:	2001      	movs	r0, #1
}
 8004902:	4770      	bx	lr

08004904 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004904:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004908:	2b01      	cmp	r3, #1
 800490a:	d04e      	beq.n	80049aa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
{
 800490c:	b430      	push	{r4, r5}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800490e:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004910:	4d27      	ldr	r5, [pc, #156]	@ (80049b0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004912:	2302      	movs	r3, #2
 8004914:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004918:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 800491a:	6853      	ldr	r3, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800491c:	680c      	ldr	r4, [r1, #0]
 800491e:	4684      	mov	ip, r0
  tmpsmcr = htim->Instance->SMCR;
 8004920:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004922:	d02c      	beq.n	800497e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004924:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004928:	42aa      	cmp	r2, r5
 800492a:	d033      	beq.n	8004994 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800492c:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8004930:	42aa      	cmp	r2, r5
 8004932:	d024      	beq.n	800497e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
  tmpcr2 &= ~TIM_CR2_MMS;
 8004934:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004938:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800493c:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800493e:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8004942:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004944:	d00e      	beq.n	8004964 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8004946:	4b1b      	ldr	r3, [pc, #108]	@ (80049b4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004948:	429a      	cmp	r2, r3
 800494a:	d00b      	beq.n	8004964 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800494c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004950:	429a      	cmp	r2, r3
 8004952:	d007      	beq.n	8004964 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8004954:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004958:	429a      	cmp	r2, r3
 800495a:	d003      	beq.n	8004964 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800495c:	f503 339a 	add.w	r3, r3, #78848	@ 0x13400
 8004960:	429a      	cmp	r2, r3
 8004962:	d104      	bne.n	800496e <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004964:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004966:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800496a:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800496c:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800496e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004970:	2301      	movs	r3, #1
 8004972:	f88c 303d 	strb.w	r3, [ip, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8004976:	f88c 003c 	strb.w	r0, [ip, #60]	@ 0x3c

  return HAL_OK;
}
 800497a:	bc30      	pop	{r4, r5}
 800497c:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800497e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004980:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004984:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8004986:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800498a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800498e:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 8004990:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004992:	e7e7      	b.n	8004964 <HAL_TIMEx_MasterConfigSynchronization+0x60>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004994:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004996:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800499a:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 800499c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80049a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049a4:	431c      	orrs	r4, r3
  htim->Instance->CR2 = tmpcr2;
 80049a6:	6054      	str	r4, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049a8:	e7dc      	b.n	8004964 <HAL_TIMEx_MasterConfigSynchronization+0x60>
  __HAL_LOCK(htim);
 80049aa:	2002      	movs	r0, #2
}
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	40012c00 	.word	0x40012c00
 80049b4:	40000400 	.word	0x40000400

080049b8 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop

080049bc <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop

080049c0 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop

080049c4 <HAL_TIMEx_EncoderIndexCallback>:
/**
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop

080049c8 <HAL_TIMEx_DirectionChangeCallback>:
/**
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop

080049cc <HAL_TIMEx_IndexErrorCallback>:
/**
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop

080049d0 <HAL_TIMEx_TransitionErrorCallback>:
/**
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop

080049d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80049d4:	b410      	push	{r4}
 80049d6:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d8:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80049dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e0:	e842 3100 	strex	r1, r3, [r2]
 80049e4:	2900      	cmp	r1, #0
 80049e6:	d1f7      	bne.n	80049d8 <UART_EndRxTransfer+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80049e8:	4c14      	ldr	r4, [pc, #80]	@ (8004a3c <UART_EndRxTransfer+0x68>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ea:	f102 0308 	add.w	r3, r2, #8
 80049ee:	e853 3f00 	ldrex	r3, [r3]
 80049f2:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f4:	f102 0c08 	add.w	ip, r2, #8
 80049f8:	e84c 3100 	strex	r1, r3, [ip]
 80049fc:	2900      	cmp	r1, #0
 80049fe:	d1f4      	bne.n	80049ea <UART_EndRxTransfer+0x16>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a00:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d008      	beq.n	8004a18 <UART_EndRxTransfer+0x44>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a06:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8004a08:	2220      	movs	r2, #32
 8004a0a:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
}
 8004a0e:	f85d 4b04 	ldr.w	r4, [sp], #4
  huart->RxISR = NULL;
 8004a12:	6743      	str	r3, [r0, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a14:	66c3      	str	r3, [r0, #108]	@ 0x6c
}
 8004a16:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a18:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a1c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a20:	e842 3100 	strex	r1, r3, [r2]
 8004a24:	2900      	cmp	r1, #0
 8004a26:	d0ee      	beq.n	8004a06 <UART_EndRxTransfer+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a28:	e852 3f00 	ldrex	r3, [r2]
 8004a2c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a30:	e842 3100 	strex	r1, r3, [r2]
 8004a34:	2900      	cmp	r1, #0
 8004a36:	d1ef      	bne.n	8004a18 <UART_EndRxTransfer+0x44>
 8004a38:	e7e5      	b.n	8004a06 <UART_EndRxTransfer+0x32>
 8004a3a:	bf00      	nop
 8004a3c:	effffffe 	.word	0xeffffffe

08004a40 <UART_SetConfig>:
{
 8004a40:	b570      	push	{r4, r5, r6, lr}
 8004a42:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8004a44:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a46:	6882      	ldr	r2, [r0, #8]
 8004a48:	6900      	ldr	r0, [r0, #16]
 8004a4a:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a4c:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a4e:	4302      	orrs	r2, r0
 8004a50:	430a      	orrs	r2, r1
 8004a52:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a54:	49a0      	ldr	r1, [pc, #640]	@ (8004cd8 <UART_SetConfig+0x298>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a56:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a58:	4029      	ands	r1, r5
 8004a5a:	430a      	orrs	r2, r1
 8004a5c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a5e:	685a      	ldr	r2, [r3, #4]
 8004a60:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a62:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a64:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8004a68:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a6a:	499c      	ldr	r1, [pc, #624]	@ (8004cdc <UART_SetConfig+0x29c>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a6c:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a6e:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a70:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a72:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a74:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 8004a78:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a7c:	f000 80d1 	beq.w	8004c22 <UART_SetConfig+0x1e2>
    tmpreg |= huart->Init.OneBitSampling;
 8004a80:	6a26      	ldr	r6, [r4, #32]
 8004a82:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a84:	430a      	orrs	r2, r1
 8004a86:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a8a:	f022 020f 	bic.w	r2, r2, #15
 8004a8e:	432a      	orrs	r2, r5
 8004a90:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a92:	4a93      	ldr	r2, [pc, #588]	@ (8004ce0 <UART_SetConfig+0x2a0>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d039      	beq.n	8004b0c <UART_SetConfig+0xcc>
 8004a98:	4a92      	ldr	r2, [pc, #584]	@ (8004ce4 <UART_SetConfig+0x2a4>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d012      	beq.n	8004ac4 <UART_SetConfig+0x84>
 8004a9e:	4a92      	ldr	r2, [pc, #584]	@ (8004ce8 <UART_SetConfig+0x2a8>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	f000 80a6 	beq.w	8004bf2 <UART_SetConfig+0x1b2>
 8004aa6:	4a91      	ldr	r2, [pc, #580]	@ (8004cec <UART_SetConfig+0x2ac>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d043      	beq.n	8004b34 <UART_SetConfig+0xf4>
 8004aac:	4a90      	ldr	r2, [pc, #576]	@ (8004cf0 <UART_SetConfig+0x2b0>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	f000 808f 	beq.w	8004bd2 <UART_SetConfig+0x192>
        ret = HAL_ERROR;
 8004ab4:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8004ab6:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8004ab8:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->TxISR = NULL;
 8004abc:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8004ac0:	66a2      	str	r2, [r4, #104]	@ 0x68
}
 8004ac2:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ac4:	4b8b      	ldr	r3, [pc, #556]	@ (8004cf4 <UART_SetConfig+0x2b4>)
 8004ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aca:	f003 030c 	and.w	r3, r3, #12
 8004ace:	2b0c      	cmp	r3, #12
 8004ad0:	d8f0      	bhi.n	8004ab4 <UART_SetConfig+0x74>
 8004ad2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ad8 <UART_SetConfig+0x98>)
 8004ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad8:	08004be7 	.word	0x08004be7
 8004adc:	08004ab5 	.word	0x08004ab5
 8004ae0:	08004ab5 	.word	0x08004ab5
 8004ae4:	08004ab5 	.word	0x08004ab5
 8004ae8:	08004b4d 	.word	0x08004b4d
 8004aec:	08004ab5 	.word	0x08004ab5
 8004af0:	08004ab5 	.word	0x08004ab5
 8004af4:	08004ab5 	.word	0x08004ab5
 8004af8:	08004b95 	.word	0x08004b95
 8004afc:	08004ab5 	.word	0x08004ab5
 8004b00:	08004ab5 	.word	0x08004ab5
 8004b04:	08004ab5 	.word	0x08004ab5
 8004b08:	08004b65 	.word	0x08004b65
 8004b0c:	4b79      	ldr	r3, [pc, #484]	@ (8004cf4 <UART_SetConfig+0x2b4>)
 8004b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b12:	f003 0303 	and.w	r3, r3, #3
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d03c      	beq.n	8004b94 <UART_SetConfig+0x154>
 8004b1a:	2b03      	cmp	r3, #3
 8004b1c:	d022      	beq.n	8004b64 <UART_SetConfig+0x124>
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d014      	beq.n	8004b4c <UART_SetConfig+0x10c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b22:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004b26:	f000 80ce 	beq.w	8004cc6 <UART_SetConfig+0x286>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b2a:	f7ff faa1 	bl	8004070 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8004b2e:	b9a8      	cbnz	r0, 8004b5c <UART_SetConfig+0x11c>
        ret = HAL_ERROR;
 8004b30:	2000      	movs	r0, #0
 8004b32:	e7c0      	b.n	8004ab6 <UART_SetConfig+0x76>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b34:	4b6f      	ldr	r3, [pc, #444]	@ (8004cf4 <UART_SetConfig+0x2b4>)
 8004b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b3a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004b3e:	2b80      	cmp	r3, #128	@ 0x80
 8004b40:	d028      	beq.n	8004b94 <UART_SetConfig+0x154>
 8004b42:	d863      	bhi.n	8004c0c <UART_SetConfig+0x1cc>
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d04e      	beq.n	8004be6 <UART_SetConfig+0x1a6>
 8004b48:	2b40      	cmp	r3, #64	@ 0x40
 8004b4a:	d1b3      	bne.n	8004ab4 <UART_SetConfig+0x74>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b4c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004b50:	f000 80be 	beq.w	8004cd0 <UART_SetConfig+0x290>
        pclk = HAL_RCC_GetSysClockFreq();
 8004b54:	f7ff f938 	bl	8003dc8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8004b58:	2800      	cmp	r0, #0
 8004b5a:	d0e9      	beq.n	8004b30 <UART_SetConfig+0xf0>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b5c:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8004b5e:	e006      	b.n	8004b6e <UART_SetConfig+0x12e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b60:	2b30      	cmp	r3, #48	@ 0x30
 8004b62:	d1a7      	bne.n	8004ab4 <UART_SetConfig+0x74>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b64:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004b68:	d018      	beq.n	8004b9c <UART_SetConfig+0x15c>
        pclk = (uint32_t) LSE_VALUE;
 8004b6a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b6e:	6863      	ldr	r3, [r4, #4]
 8004b70:	4a61      	ldr	r2, [pc, #388]	@ (8004cf8 <UART_SetConfig+0x2b8>)
 8004b72:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
 8004b76:	fbb0 f0f1 	udiv	r0, r0, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b7a:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b7e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004b82:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b86:	f1a0 0310 	sub.w	r3, r0, #16
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d892      	bhi.n	8004ab4 <UART_SetConfig+0x74>
          huart->Instance->BRR = usartdiv;
 8004b8e:	6823      	ldr	r3, [r4, #0]
 8004b90:	60d8      	str	r0, [r3, #12]
 8004b92:	e7cd      	b.n	8004b30 <UART_SetConfig+0xf0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b94:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8004b98:	4858      	ldr	r0, [pc, #352]	@ (8004cfc <UART_SetConfig+0x2bc>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b9a:	d1e8      	bne.n	8004b6e <UART_SetConfig+0x12e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b9c:	6862      	ldr	r2, [r4, #4]
 8004b9e:	4b56      	ldr	r3, [pc, #344]	@ (8004cf8 <UART_SetConfig+0x2b8>)
 8004ba0:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8004ba4:	fbb0 f0f1 	udiv	r0, r0, r1
 8004ba8:	0853      	lsrs	r3, r2, #1
 8004baa:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bae:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004bb2:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bb6:	f1a3 0210 	sub.w	r2, r3, #16
 8004bba:	428a      	cmp	r2, r1
 8004bbc:	f63f af7a 	bhi.w	8004ab4 <UART_SetConfig+0x74>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004bc0:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8004bc4:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004bc6:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bc8:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60cb      	str	r3, [r1, #12]
 8004bd0:	e7ae      	b.n	8004b30 <UART_SetConfig+0xf0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bd2:	4b48      	ldr	r3, [pc, #288]	@ (8004cf4 <UART_SetConfig+0x2b4>)
 8004bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004be0:	d0d8      	beq.n	8004b94 <UART_SetConfig+0x154>
 8004be2:	d81a      	bhi.n	8004c1a <UART_SetConfig+0x1da>
 8004be4:	b9ab      	cbnz	r3, 8004c12 <UART_SetConfig+0x1d2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004be6:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004bea:	d065      	beq.n	8004cb8 <UART_SetConfig+0x278>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bec:	f7ff fa2e 	bl	800404c <HAL_RCC_GetPCLK1Freq>
        break;
 8004bf0:	e79d      	b.n	8004b2e <UART_SetConfig+0xee>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bf2:	4b40      	ldr	r3, [pc, #256]	@ (8004cf4 <UART_SetConfig+0x2b4>)
 8004bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004bfc:	2b20      	cmp	r3, #32
 8004bfe:	d0c9      	beq.n	8004b94 <UART_SetConfig+0x154>
 8004c00:	d8ae      	bhi.n	8004b60 <UART_SetConfig+0x120>
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d0ef      	beq.n	8004be6 <UART_SetConfig+0x1a6>
 8004c06:	2b10      	cmp	r3, #16
 8004c08:	d0a0      	beq.n	8004b4c <UART_SetConfig+0x10c>
 8004c0a:	e753      	b.n	8004ab4 <UART_SetConfig+0x74>
 8004c0c:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c0e:	d0a9      	beq.n	8004b64 <UART_SetConfig+0x124>
 8004c10:	e750      	b.n	8004ab4 <UART_SetConfig+0x74>
 8004c12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c16:	d099      	beq.n	8004b4c <UART_SetConfig+0x10c>
 8004c18:	e74c      	b.n	8004ab4 <UART_SetConfig+0x74>
 8004c1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c1e:	d0a1      	beq.n	8004b64 <UART_SetConfig+0x124>
 8004c20:	e748      	b.n	8004ab4 <UART_SetConfig+0x74>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c22:	4311      	orrs	r1, r2
 8004c24:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004c26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c28:	4932      	ldr	r1, [pc, #200]	@ (8004cf4 <UART_SetConfig+0x2b4>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004c2a:	f022 020f 	bic.w	r2, r2, #15
 8004c2e:	432a      	orrs	r2, r5
 8004c30:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c32:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8004c36:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004c3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c3e:	d045      	beq.n	8004ccc <UART_SetConfig+0x28c>
 8004c40:	d833      	bhi.n	8004caa <UART_SetConfig+0x26a>
 8004c42:	b37b      	cbz	r3, 8004ca4 <UART_SetConfig+0x264>
 8004c44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c48:	f47f af34 	bne.w	8004ab4 <UART_SetConfig+0x74>
        pclk = HAL_RCC_GetSysClockFreq();
 8004c4c:	f7ff f8bc 	bl	8003dc8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8004c50:	2800      	cmp	r0, #0
 8004c52:	f43f af6d 	beq.w	8004b30 <UART_SetConfig+0xf0>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004c56:	6a65      	ldr	r5, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c58:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004c5a:	4b27      	ldr	r3, [pc, #156]	@ (8004cf8 <UART_SetConfig+0x2b8>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c5c:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004c60:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
 8004c64:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c68:	4299      	cmp	r1, r3
 8004c6a:	f63f af23 	bhi.w	8004ab4 <UART_SetConfig+0x74>
 8004c6e:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 8004c72:	f63f af1f 	bhi.w	8004ab4 <UART_SetConfig+0x74>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c76:	2300      	movs	r3, #0
 8004c78:	4619      	mov	r1, r3
 8004c7a:	f7fb ffd1 	bl	8000c20 <__aeabi_uldivmod>
 8004c7e:	0872      	lsrs	r2, r6, #1
 8004c80:	0203      	lsls	r3, r0, #8
 8004c82:	0209      	lsls	r1, r1, #8
 8004c84:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8004c88:	1898      	adds	r0, r3, r2
 8004c8a:	f141 0100 	adc.w	r1, r1, #0
 8004c8e:	4632      	mov	r2, r6
 8004c90:	2300      	movs	r3, #0
 8004c92:	f7fb ffc5 	bl	8000c20 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c96:	4b1a      	ldr	r3, [pc, #104]	@ (8004d00 <UART_SetConfig+0x2c0>)
 8004c98:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	f63f af09 	bhi.w	8004ab4 <UART_SetConfig+0x74>
 8004ca2:	e774      	b.n	8004b8e <UART_SetConfig+0x14e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ca4:	f7ff f9d2 	bl	800404c <HAL_RCC_GetPCLK1Freq>
        break;
 8004ca8:	e7d2      	b.n	8004c50 <UART_SetConfig+0x210>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004caa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004cae:	f47f af01 	bne.w	8004ab4 <UART_SetConfig+0x74>
        pclk = (uint32_t) LSE_VALUE;
 8004cb2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004cb6:	e7cf      	b.n	8004c58 <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004cb8:	f7ff f9c8 	bl	800404c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004cbc:	2800      	cmp	r0, #0
 8004cbe:	f43f af37 	beq.w	8004b30 <UART_SetConfig+0xf0>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004cc2:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8004cc4:	e76a      	b.n	8004b9c <UART_SetConfig+0x15c>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004cc6:	f7ff f9d3 	bl	8004070 <HAL_RCC_GetPCLK2Freq>
        break;
 8004cca:	e7f7      	b.n	8004cbc <UART_SetConfig+0x27c>
        pclk = (uint32_t) HSI_VALUE;
 8004ccc:	480b      	ldr	r0, [pc, #44]	@ (8004cfc <UART_SetConfig+0x2bc>)
 8004cce:	e7c3      	b.n	8004c58 <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetSysClockFreq();
 8004cd0:	f7ff f87a 	bl	8003dc8 <HAL_RCC_GetSysClockFreq>
        break;
 8004cd4:	e7f2      	b.n	8004cbc <UART_SetConfig+0x27c>
 8004cd6:	bf00      	nop
 8004cd8:	cfff69f3 	.word	0xcfff69f3
 8004cdc:	40008000 	.word	0x40008000
 8004ce0:	40013800 	.word	0x40013800
 8004ce4:	40004400 	.word	0x40004400
 8004ce8:	40004800 	.word	0x40004800
 8004cec:	40004c00 	.word	0x40004c00
 8004cf0:	40005000 	.word	0x40005000
 8004cf4:	40021000 	.word	0x40021000
 8004cf8:	080068c8 	.word	0x080068c8
 8004cfc:	00f42400 	.word	0x00f42400
 8004d00:	000ffcff 	.word	0x000ffcff

08004d04 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d04:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004d06:	071a      	lsls	r2, r3, #28
{
 8004d08:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d0a:	d506      	bpl.n	8004d1a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d0c:	6801      	ldr	r1, [r0, #0]
 8004d0e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8004d10:	684a      	ldr	r2, [r1, #4]
 8004d12:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d16:	4322      	orrs	r2, r4
 8004d18:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004d1a:	07dc      	lsls	r4, r3, #31
 8004d1c:	d506      	bpl.n	8004d2c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004d1e:	6801      	ldr	r1, [r0, #0]
 8004d20:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8004d22:	684a      	ldr	r2, [r1, #4]
 8004d24:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004d28:	4322      	orrs	r2, r4
 8004d2a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d2c:	0799      	lsls	r1, r3, #30
 8004d2e:	d506      	bpl.n	8004d3e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d30:	6801      	ldr	r1, [r0, #0]
 8004d32:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8004d34:	684a      	ldr	r2, [r1, #4]
 8004d36:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004d3a:	4322      	orrs	r2, r4
 8004d3c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d3e:	075a      	lsls	r2, r3, #29
 8004d40:	d506      	bpl.n	8004d50 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d42:	6801      	ldr	r1, [r0, #0]
 8004d44:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8004d46:	684a      	ldr	r2, [r1, #4]
 8004d48:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004d4c:	4322      	orrs	r2, r4
 8004d4e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d50:	06dc      	lsls	r4, r3, #27
 8004d52:	d506      	bpl.n	8004d62 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d54:	6801      	ldr	r1, [r0, #0]
 8004d56:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8004d58:	688a      	ldr	r2, [r1, #8]
 8004d5a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d5e:	4322      	orrs	r2, r4
 8004d60:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d62:	0699      	lsls	r1, r3, #26
 8004d64:	d506      	bpl.n	8004d74 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d66:	6801      	ldr	r1, [r0, #0]
 8004d68:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8004d6a:	688a      	ldr	r2, [r1, #8]
 8004d6c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d70:	4322      	orrs	r2, r4
 8004d72:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d74:	065a      	lsls	r2, r3, #25
 8004d76:	d509      	bpl.n	8004d8c <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d78:	6801      	ldr	r1, [r0, #0]
 8004d7a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8004d7c:	684a      	ldr	r2, [r1, #4]
 8004d7e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8004d82:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d84:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d88:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d8a:	d00b      	beq.n	8004da4 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d8c:	061b      	lsls	r3, r3, #24
 8004d8e:	d506      	bpl.n	8004d9e <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d90:	6802      	ldr	r2, [r0, #0]
 8004d92:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8004d94:	6853      	ldr	r3, [r2, #4]
 8004d96:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8004d9a:	430b      	orrs	r3, r1
 8004d9c:	6053      	str	r3, [r2, #4]
}
 8004d9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004da2:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004da4:	684a      	ldr	r2, [r1, #4]
 8004da6:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8004da8:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8004dac:	4322      	orrs	r2, r4
 8004dae:	604a      	str	r2, [r1, #4]
 8004db0:	e7ec      	b.n	8004d8c <UART_AdvFeatureConfig+0x88>
 8004db2:	bf00      	nop

08004db4 <UART_WaitOnFlagUntilTimeout>:
{
 8004db4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004db8:	9f08      	ldr	r7, [sp, #32]
 8004dba:	460d      	mov	r5, r1
 8004dbc:	4680      	mov	r8, r0
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dbe:	6801      	ldr	r1, [r0, #0]
{
 8004dc0:	4616      	mov	r6, r2
 8004dc2:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dc4:	e001      	b.n	8004dca <UART_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 8004dc6:	1c78      	adds	r0, r7, #1
 8004dc8:	d10a      	bne.n	8004de0 <UART_WaitOnFlagUntilTimeout+0x2c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dca:	69cc      	ldr	r4, [r1, #28]
 8004dcc:	ea35 0404 	bics.w	r4, r5, r4
 8004dd0:	bf0c      	ite	eq
 8004dd2:	2401      	moveq	r4, #1
 8004dd4:	2400      	movne	r4, #0
 8004dd6:	42b4      	cmp	r4, r6
 8004dd8:	d0f5      	beq.n	8004dc6 <UART_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 8004dda:	2000      	movs	r0, #0
}
 8004ddc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004de0:	f7fd fadc 	bl	800239c <HAL_GetTick>
 8004de4:	eba0 0009 	sub.w	r0, r0, r9
 8004de8:	42b8      	cmp	r0, r7
 8004dea:	d81b      	bhi.n	8004e24 <UART_WaitOnFlagUntilTimeout+0x70>
 8004dec:	b1d7      	cbz	r7, 8004e24 <UART_WaitOnFlagUntilTimeout+0x70>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004dee:	f8d8 1000 	ldr.w	r1, [r8]
 8004df2:	680b      	ldr	r3, [r1, #0]
 8004df4:	075a      	lsls	r2, r3, #29
 8004df6:	d5e8      	bpl.n	8004dca <UART_WaitOnFlagUntilTimeout+0x16>
 8004df8:	2d80      	cmp	r5, #128	@ 0x80
 8004dfa:	d0e6      	beq.n	8004dca <UART_WaitOnFlagUntilTimeout+0x16>
 8004dfc:	2d40      	cmp	r5, #64	@ 0x40
 8004dfe:	d0e4      	beq.n	8004dca <UART_WaitOnFlagUntilTimeout+0x16>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e00:	69cc      	ldr	r4, [r1, #28]
 8004e02:	f014 0408 	ands.w	r4, r4, #8
 8004e06:	d10f      	bne.n	8004e28 <UART_WaitOnFlagUntilTimeout+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e08:	69cb      	ldr	r3, [r1, #28]
 8004e0a:	051b      	lsls	r3, r3, #20
 8004e0c:	d5dd      	bpl.n	8004dca <UART_WaitOnFlagUntilTimeout+0x16>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e0e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004e12:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8004e14:	4640      	mov	r0, r8
 8004e16:	f7ff fddd 	bl	80049d4 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e1a:	2320      	movs	r3, #32
 8004e1c:	f8c8 3090 	str.w	r3, [r8, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8004e20:	f888 4084 	strb.w	r4, [r8, #132]	@ 0x84
        return HAL_TIMEOUT;
 8004e24:	2003      	movs	r0, #3
 8004e26:	e7d9      	b.n	8004ddc <UART_WaitOnFlagUntilTimeout+0x28>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e28:	2408      	movs	r4, #8
          UART_EndRxTransfer(huart);
 8004e2a:	4640      	mov	r0, r8
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e2c:	620c      	str	r4, [r1, #32]
          UART_EndRxTransfer(huart);
 8004e2e:	f7ff fdd1 	bl	80049d4 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8004e32:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e34:	f8c8 4090 	str.w	r4, [r8, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8004e38:	f888 3084 	strb.w	r3, [r8, #132]	@ 0x84
          return HAL_ERROR;
 8004e3c:	2001      	movs	r0, #1
 8004e3e:	e7cd      	b.n	8004ddc <UART_WaitOnFlagUntilTimeout+0x28>

08004e40 <UART_CheckIdleState>:
{
 8004e40:	b570      	push	{r4, r5, r6, lr}
 8004e42:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e44:	2600      	movs	r6, #0
{
 8004e46:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e48:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8004e4c:	f7fd faa6 	bl	800239c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e50:	6823      	ldr	r3, [r4, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 8004e56:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e58:	d410      	bmi.n	8004e7c <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	075b      	lsls	r3, r3, #29
 8004e5e:	d427      	bmi.n	8004eb0 <UART_CheckIdleState+0x70>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e60:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8004e62:	2220      	movs	r2, #32
 8004e64:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  return HAL_OK;
 8004e68:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8004e6a:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e6e:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e70:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8004e72:	2300      	movs	r3, #0
 8004e74:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8004e78:	b002      	add	sp, #8
 8004e7a:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e7c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e80:	9300      	str	r3, [sp, #0]
 8004e82:	4632      	mov	r2, r6
 8004e84:	4603      	mov	r3, r0
 8004e86:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004e8a:	4620      	mov	r0, r4
 8004e8c:	f7ff ff92 	bl	8004db4 <UART_WaitOnFlagUntilTimeout>
 8004e90:	6823      	ldr	r3, [r4, #0]
 8004e92:	2800      	cmp	r0, #0
 8004e94:	d0e1      	beq.n	8004e5a <UART_CheckIdleState+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e96:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004e9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e9e:	e843 2100 	strex	r1, r2, [r3]
 8004ea2:	2900      	cmp	r1, #0
 8004ea4:	d1f7      	bne.n	8004e96 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8004ea6:	2320      	movs	r3, #32
 8004ea8:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8004eac:	2003      	movs	r0, #3
 8004eae:	e7e0      	b.n	8004e72 <UART_CheckIdleState+0x32>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004eb0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004eb4:	9300      	str	r3, [sp, #0]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	462b      	mov	r3, r5
 8004eba:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004ebe:	4620      	mov	r0, r4
 8004ec0:	f7ff ff78 	bl	8004db4 <UART_WaitOnFlagUntilTimeout>
 8004ec4:	2800      	cmp	r0, #0
 8004ec6:	d0cb      	beq.n	8004e60 <UART_CheckIdleState+0x20>
 8004ec8:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eca:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004ece:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed2:	e843 2100 	strex	r1, r2, [r3]
 8004ed6:	2900      	cmp	r1, #0
 8004ed8:	d1f7      	bne.n	8004eca <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eda:	f103 0208 	add.w	r2, r3, #8
 8004ede:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ee2:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee6:	f103 0008 	add.w	r0, r3, #8
 8004eea:	e840 2100 	strex	r1, r2, [r0]
 8004eee:	2900      	cmp	r1, #0
 8004ef0:	d1f3      	bne.n	8004eda <UART_CheckIdleState+0x9a>
      huart->RxState = HAL_UART_STATE_READY;
 8004ef2:	2320      	movs	r3, #32
 8004ef4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8004ef8:	e7d8      	b.n	8004eac <UART_CheckIdleState+0x6c>
 8004efa:	bf00      	nop

08004efc <HAL_UART_Init>:
  if (huart == NULL)
 8004efc:	b380      	cbz	r0, 8004f60 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004efe:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 8004f02:	b510      	push	{r4, lr}
 8004f04:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004f06:	b333      	cbz	r3, 8004f56 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 8004f08:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f0a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 8004f0c:	2324      	movs	r3, #36	@ 0x24
 8004f0e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8004f12:	6813      	ldr	r3, [r2, #0]
 8004f14:	f023 0301 	bic.w	r3, r3, #1
 8004f18:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f1a:	b9c1      	cbnz	r1, 8004f4e <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f1c:	4620      	mov	r0, r4
 8004f1e:	f7ff fd8f 	bl	8004a40 <UART_SetConfig>
 8004f22:	2801      	cmp	r0, #1
 8004f24:	d011      	beq.n	8004f4a <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f26:	6823      	ldr	r3, [r4, #0]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f30:	689a      	ldr	r2, [r3, #8]
 8004f32:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f36:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8004f3e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8004f40:	601a      	str	r2, [r3, #0]
}
 8004f42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8004f46:	f7ff bf7b 	b.w	8004e40 <UART_CheckIdleState>
}
 8004f4a:	2001      	movs	r0, #1
 8004f4c:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8004f4e:	4620      	mov	r0, r4
 8004f50:	f7ff fed8 	bl	8004d04 <UART_AdvFeatureConfig>
 8004f54:	e7e2      	b.n	8004f1c <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8004f56:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8004f5a:	f7fd f965 	bl	8002228 <HAL_UART_MspInit>
 8004f5e:	e7d3      	b.n	8004f08 <HAL_UART_Init+0xc>
}
 8004f60:	2001      	movs	r0, #1
 8004f62:	4770      	bx	lr

08004f64 <UARTEx_SetNbDataToProcess.part.0>:
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004f64:	6803      	ldr	r3, [r0, #0]
 8004f66:	6899      	ldr	r1, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004f68:	689b      	ldr	r3, [r3, #8]
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
 8004f6a:	b430      	push	{r4, r5}
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004f6c:	ea4f 7c53 	mov.w	ip, r3, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f70:	4d0a      	ldr	r5, [pc, #40]	@ (8004f9c <UARTEx_SetNbDataToProcess.part.0+0x38>)
                               (uint16_t)denominator[tx_fifo_threshold];
 8004f72:	4c0b      	ldr	r4, [pc, #44]	@ (8004fa0 <UARTEx_SetNbDataToProcess.part.0+0x3c>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f74:	f815 200c 	ldrb.w	r2, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f78:	f3c1 6142 	ubfx	r1, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f7c:	00d2      	lsls	r2, r2, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f7e:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 8004f80:	f814 500c 	ldrb.w	r5, [r4, ip]
                               (uint16_t)denominator[rx_fifo_threshold];
 8004f84:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f86:	fbb2 f2f5 	udiv	r2, r2, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f8a:	00db      	lsls	r3, r3, #3
  }
}
 8004f8c:	bc30      	pop	{r4, r5}
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f8e:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f92:	f8a0 206a 	strh.w	r2, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f96:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
}
 8004f9a:	4770      	bx	lr
 8004f9c:	080068e8 	.word	0x080068e8
 8004fa0:	080068e0 	.word	0x080068e0

08004fa4 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8004fa4:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d017      	beq.n	8004fdc <HAL_UARTEx_DisableFifoMode+0x38>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fac:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004fae:	2324      	movs	r3, #36	@ 0x24
{
 8004fb0:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 8004fb2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fb6:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8004fb8:	6814      	ldr	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004fba:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8004fbc:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004fc0:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 8004fc4:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004fc6:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fc8:	6011      	str	r1, [r2, #0]
  __HAL_UNLOCK(huart);
 8004fca:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 8004fce:	2220      	movs	r2, #32
 8004fd0:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
}
 8004fd4:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8004fd8:	4618      	mov	r0, r3
}
 8004fda:	4770      	bx	lr
  __HAL_LOCK(huart);
 8004fdc:	2002      	movs	r0, #2
}
 8004fde:	4770      	bx	lr

08004fe0 <HAL_UARTEx_SetTxFifoThreshold>:
  __HAL_LOCK(huart);
 8004fe0:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d01f      	beq.n	8005028 <HAL_UARTEx_SetTxFifoThreshold+0x48>
{
 8004fe8:	b570      	push	{r4, r5, r6, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8004fea:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fec:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004fee:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ff2:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8004ff4:	682b      	ldr	r3, [r5, #0]
 8004ff6:	f023 0301 	bic.w	r3, r3, #1
 8004ffa:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004ffc:	68ab      	ldr	r3, [r5, #8]
 8004ffe:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8005002:	4319      	orrs	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005004:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005006:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005008:	4604      	mov	r4, r0
 800500a:	b14b      	cbz	r3, 8005020 <HAL_UARTEx_SetTxFifoThreshold+0x40>
 800500c:	f7ff ffaa 	bl	8004f64 <UARTEx_SetNbDataToProcess.part.0>
  __HAL_UNLOCK(huart);
 8005010:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005012:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005014:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8005016:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 800501a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 800501e:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 8005020:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8005024:	6683      	str	r3, [r0, #104]	@ 0x68
 8005026:	e7f3      	b.n	8005010 <HAL_UARTEx_SetTxFifoThreshold+0x30>
  __HAL_LOCK(huart);
 8005028:	2002      	movs	r0, #2
}
 800502a:	4770      	bx	lr

0800502c <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800502c:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8005030:	2b01      	cmp	r3, #1
 8005032:	d01f      	beq.n	8005074 <HAL_UARTEx_SetRxFifoThreshold+0x48>
{
 8005034:	b570      	push	{r4, r5, r6, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8005036:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005038:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800503a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800503e:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8005040:	682b      	ldr	r3, [r5, #0]
 8005042:	f023 0301 	bic.w	r3, r3, #1
 8005046:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005048:	68ab      	ldr	r3, [r5, #8]
 800504a:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 800504e:	4319      	orrs	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005050:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005052:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005054:	4604      	mov	r4, r0
 8005056:	b14b      	cbz	r3, 800506c <HAL_UARTEx_SetRxFifoThreshold+0x40>
 8005058:	f7ff ff84 	bl	8004f64 <UARTEx_SetNbDataToProcess.part.0>
  __HAL_UNLOCK(huart);
 800505c:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800505e:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005060:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8005062:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 8005066:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 800506a:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 800506c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8005070:	6683      	str	r3, [r0, #104]	@ 0x68
 8005072:	e7f3      	b.n	800505c <HAL_UARTEx_SetRxFifoThreshold+0x30>
  __HAL_LOCK(huart);
 8005074:	2002      	movs	r0, #2
}
 8005076:	4770      	bx	lr

08005078 <arm_cfft_init_f32>:
 8005078:	4603      	mov	r3, r0
 800507a:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800507e:	f04f 0000 	mov.w	r0, #0
 8005082:	b410      	push	{r4}
 8005084:	8019      	strh	r1, [r3, #0]
 8005086:	6058      	str	r0, [r3, #4]
 8005088:	d033      	beq.n	80050f2 <arm_cfft_init_f32+0x7a>
 800508a:	d918      	bls.n	80050be <arm_cfft_init_f32+0x46>
 800508c:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8005090:	d027      	beq.n	80050e2 <arm_cfft_init_f32+0x6a>
 8005092:	d90c      	bls.n	80050ae <arm_cfft_init_f32+0x36>
 8005094:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8005098:	d11e      	bne.n	80050d8 <arm_cfft_init_f32+0x60>
 800509a:	4a17      	ldr	r2, [pc, #92]	@ (80050f8 <arm_cfft_init_f32+0x80>)
 800509c:	8994      	ldrh	r4, [r2, #12]
 800509e:	819c      	strh	r4, [r3, #12]
 80050a0:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 80050a4:	e9c3 2101 	strd	r2, r1, [r3, #4]
 80050a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80050b2:	d018      	beq.n	80050e6 <arm_cfft_init_f32+0x6e>
 80050b4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80050b8:	d10e      	bne.n	80050d8 <arm_cfft_init_f32+0x60>
 80050ba:	4a10      	ldr	r2, [pc, #64]	@ (80050fc <arm_cfft_init_f32+0x84>)
 80050bc:	e7ee      	b.n	800509c <arm_cfft_init_f32+0x24>
 80050be:	2940      	cmp	r1, #64	@ 0x40
 80050c0:	d013      	beq.n	80050ea <arm_cfft_init_f32+0x72>
 80050c2:	d903      	bls.n	80050cc <arm_cfft_init_f32+0x54>
 80050c4:	2980      	cmp	r1, #128	@ 0x80
 80050c6:	d107      	bne.n	80050d8 <arm_cfft_init_f32+0x60>
 80050c8:	4a0d      	ldr	r2, [pc, #52]	@ (8005100 <arm_cfft_init_f32+0x88>)
 80050ca:	e7e7      	b.n	800509c <arm_cfft_init_f32+0x24>
 80050cc:	2910      	cmp	r1, #16
 80050ce:	d00e      	beq.n	80050ee <arm_cfft_init_f32+0x76>
 80050d0:	2920      	cmp	r1, #32
 80050d2:	d101      	bne.n	80050d8 <arm_cfft_init_f32+0x60>
 80050d4:	4a0b      	ldr	r2, [pc, #44]	@ (8005104 <arm_cfft_init_f32+0x8c>)
 80050d6:	e7e1      	b.n	800509c <arm_cfft_init_f32+0x24>
 80050d8:	f04f 30ff 	mov.w	r0, #4294967295
 80050dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	4a09      	ldr	r2, [pc, #36]	@ (8005108 <arm_cfft_init_f32+0x90>)
 80050e4:	e7da      	b.n	800509c <arm_cfft_init_f32+0x24>
 80050e6:	4a09      	ldr	r2, [pc, #36]	@ (800510c <arm_cfft_init_f32+0x94>)
 80050e8:	e7d8      	b.n	800509c <arm_cfft_init_f32+0x24>
 80050ea:	4a09      	ldr	r2, [pc, #36]	@ (8005110 <arm_cfft_init_f32+0x98>)
 80050ec:	e7d6      	b.n	800509c <arm_cfft_init_f32+0x24>
 80050ee:	4a09      	ldr	r2, [pc, #36]	@ (8005114 <arm_cfft_init_f32+0x9c>)
 80050f0:	e7d4      	b.n	800509c <arm_cfft_init_f32+0x24>
 80050f2:	4a09      	ldr	r2, [pc, #36]	@ (8005118 <arm_cfft_init_f32+0xa0>)
 80050f4:	e7d2      	b.n	800509c <arm_cfft_init_f32+0x24>
 80050f6:	bf00      	nop
 80050f8:	08006950 	.word	0x08006950
 80050fc:	080068f0 	.word	0x080068f0
 8005100:	08006900 	.word	0x08006900
 8005104:	08006940 	.word	0x08006940
 8005108:	08006920 	.word	0x08006920
 800510c:	08006960 	.word	0x08006960
 8005110:	08006970 	.word	0x08006970
 8005114:	08006910 	.word	0x08006910
 8005118:	08006930 	.word	0x08006930

0800511c <arm_cfft_radix8by2_f32>:
 800511c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005120:	ed2d 8b08 	vpush	{d8-d11}
 8005124:	f8b0 c000 	ldrh.w	ip, [r0]
 8005128:	6842      	ldr	r2, [r0, #4]
 800512a:	4607      	mov	r7, r0
 800512c:	4608      	mov	r0, r1
 800512e:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8005132:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8005136:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800513a:	b082      	sub	sp, #8
 800513c:	f000 80b0 	beq.w	80052a0 <arm_cfft_radix8by2_f32+0x184>
 8005140:	008c      	lsls	r4, r1, #2
 8005142:	3410      	adds	r4, #16
 8005144:	f100 0310 	add.w	r3, r0, #16
 8005148:	1906      	adds	r6, r0, r4
 800514a:	3210      	adds	r2, #16
 800514c:	4444      	add	r4, r8
 800514e:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8005152:	f108 0510 	add.w	r5, r8, #16
 8005156:	ed15 2a04 	vldr	s4, [r5, #-16]
 800515a:	ed55 2a03 	vldr	s5, [r5, #-12]
 800515e:	ed54 4a04 	vldr	s9, [r4, #-16]
 8005162:	ed14 4a03 	vldr	s8, [r4, #-12]
 8005166:	ed14 6a02 	vldr	s12, [r4, #-8]
 800516a:	ed54 5a01 	vldr	s11, [r4, #-4]
 800516e:	ed53 3a04 	vldr	s7, [r3, #-16]
 8005172:	ed15 0a02 	vldr	s0, [r5, #-8]
 8005176:	ed55 0a01 	vldr	s1, [r5, #-4]
 800517a:	ed56 6a04 	vldr	s13, [r6, #-16]
 800517e:	ed16 3a03 	vldr	s6, [r6, #-12]
 8005182:	ed13 7a03 	vldr	s14, [r3, #-12]
 8005186:	ed13 5a02 	vldr	s10, [r3, #-8]
 800518a:	ed53 7a01 	vldr	s15, [r3, #-4]
 800518e:	ed16 1a02 	vldr	s2, [r6, #-8]
 8005192:	ed56 1a01 	vldr	s3, [r6, #-4]
 8005196:	ee73 ba82 	vadd.f32	s23, s7, s4
 800519a:	ee37 ba22 	vadd.f32	s22, s14, s5
 800519e:	ee76 9aa4 	vadd.f32	s19, s13, s9
 80051a2:	ee33 9a04 	vadd.f32	s18, s6, s8
 80051a6:	ee31 8aa5 	vadd.f32	s16, s3, s11
 80051aa:	ee75 aa00 	vadd.f32	s21, s10, s0
 80051ae:	ee37 aaa0 	vadd.f32	s20, s15, s1
 80051b2:	ee71 8a06 	vadd.f32	s17, s2, s12
 80051b6:	ed43 ba04 	vstr	s23, [r3, #-16]
 80051ba:	ed03 ba03 	vstr	s22, [r3, #-12]
 80051be:	ed43 aa02 	vstr	s21, [r3, #-8]
 80051c2:	ed03 aa01 	vstr	s20, [r3, #-4]
 80051c6:	ed06 8a01 	vstr	s16, [r6, #-4]
 80051ca:	ed46 9a04 	vstr	s19, [r6, #-16]
 80051ce:	ed06 9a03 	vstr	s18, [r6, #-12]
 80051d2:	ed46 8a02 	vstr	s17, [r6, #-8]
 80051d6:	ee37 7a62 	vsub.f32	s14, s14, s5
 80051da:	ee74 4ae6 	vsub.f32	s9, s9, s13
 80051de:	ee34 4a43 	vsub.f32	s8, s8, s6
 80051e2:	ed52 6a03 	vldr	s13, [r2, #-12]
 80051e6:	ed12 3a04 	vldr	s6, [r2, #-16]
 80051ea:	ee73 3ac2 	vsub.f32	s7, s7, s4
 80051ee:	ee27 8a26 	vmul.f32	s16, s14, s13
 80051f2:	ee64 2aa6 	vmul.f32	s5, s9, s13
 80051f6:	ee23 2a83 	vmul.f32	s4, s7, s6
 80051fa:	ee64 4a83 	vmul.f32	s9, s9, s6
 80051fe:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8005202:	ee27 7a03 	vmul.f32	s14, s14, s6
 8005206:	ee64 6a26 	vmul.f32	s13, s8, s13
 800520a:	ee24 4a03 	vmul.f32	s8, s8, s6
 800520e:	ee37 7a63 	vsub.f32	s14, s14, s7
 8005212:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8005216:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800521a:	ee32 3a08 	vadd.f32	s6, s4, s16
 800521e:	ed05 7a03 	vstr	s14, [r5, #-12]
 8005222:	ed05 3a04 	vstr	s6, [r5, #-16]
 8005226:	ed04 4a04 	vstr	s8, [r4, #-16]
 800522a:	ed44 6a03 	vstr	s13, [r4, #-12]
 800522e:	ed12 7a01 	vldr	s14, [r2, #-4]
 8005232:	ee76 6a41 	vsub.f32	s13, s12, s2
 8005236:	ee35 5a40 	vsub.f32	s10, s10, s0
 800523a:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800523e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8005242:	ed52 5a02 	vldr	s11, [r2, #-8]
 8005246:	ee67 3a87 	vmul.f32	s7, s15, s14
 800524a:	ee66 4a87 	vmul.f32	s9, s13, s14
 800524e:	ee25 4a25 	vmul.f32	s8, s10, s11
 8005252:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005256:	ee25 5a07 	vmul.f32	s10, s10, s14
 800525a:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800525e:	ee26 7a07 	vmul.f32	s14, s12, s14
 8005262:	ee26 6a25 	vmul.f32	s12, s12, s11
 8005266:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800526a:	ee74 5a23 	vadd.f32	s11, s8, s7
 800526e:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8005272:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005276:	3310      	adds	r3, #16
 8005278:	4563      	cmp	r3, ip
 800527a:	ed45 5a02 	vstr	s11, [r5, #-8]
 800527e:	f106 0610 	add.w	r6, r6, #16
 8005282:	ed45 7a01 	vstr	s15, [r5, #-4]
 8005286:	f102 0210 	add.w	r2, r2, #16
 800528a:	ed04 6a02 	vstr	s12, [r4, #-8]
 800528e:	ed04 7a01 	vstr	s14, [r4, #-4]
 8005292:	f105 0510 	add.w	r5, r5, #16
 8005296:	f104 0410 	add.w	r4, r4, #16
 800529a:	f47f af5c 	bne.w	8005156 <arm_cfft_radix8by2_f32+0x3a>
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	b289      	uxth	r1, r1
 80052a2:	2302      	movs	r3, #2
 80052a4:	9101      	str	r1, [sp, #4]
 80052a6:	f000 faf9 	bl	800589c <arm_radix8_butterfly_f32>
 80052aa:	9901      	ldr	r1, [sp, #4]
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	4640      	mov	r0, r8
 80052b0:	2302      	movs	r3, #2
 80052b2:	b002      	add	sp, #8
 80052b4:	ecbd 8b08 	vpop	{d8-d11}
 80052b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052bc:	f000 baee 	b.w	800589c <arm_radix8_butterfly_f32>

080052c0 <arm_cfft_radix8by4_f32>:
 80052c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052c4:	ed2d 8b0a 	vpush	{d8-d12}
 80052c8:	8803      	ldrh	r3, [r0, #0]
 80052ca:	6842      	ldr	r2, [r0, #4]
 80052cc:	b08d      	sub	sp, #52	@ 0x34
 80052ce:	085b      	lsrs	r3, r3, #1
 80052d0:	900a      	str	r0, [sp, #40]	@ 0x28
 80052d2:	4608      	mov	r0, r1
 80052d4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80052d8:	edd1 5a00 	vldr	s11, [r1]
 80052dc:	edd0 7a00 	vldr	s15, [r0]
 80052e0:	edd1 3a01 	vldr	s7, [r1, #4]
 80052e4:	ed90 5a01 	vldr	s10, [r0, #4]
 80052e8:	9108      	str	r1, [sp, #32]
 80052ea:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 80052ee:	ed96 7a00 	vldr	s14, [r6]
 80052f2:	ed96 4a01 	vldr	s8, [r6, #4]
 80052f6:	9607      	str	r6, [sp, #28]
 80052f8:	ee37 6aa5 	vadd.f32	s12, s15, s11
 80052fc:	eb01 0883 	add.w	r8, r1, r3, lsl #2
 8005300:	edd8 4a00 	vldr	s9, [r8]
 8005304:	ed98 3a01 	vldr	s6, [r8, #4]
 8005308:	ee77 6a06 	vadd.f32	s13, s14, s12
 800530c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8005310:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8005314:	4604      	mov	r4, r0
 8005316:	edc0 6a00 	vstr	s13, [r0]
 800531a:	edd6 5a01 	vldr	s11, [r6, #4]
 800531e:	edd8 2a01 	vldr	s5, [r8, #4]
 8005322:	ee75 6a23 	vadd.f32	s13, s10, s7
 8005326:	ee35 5a63 	vsub.f32	s10, s10, s7
 800532a:	ee36 6a47 	vsub.f32	s12, s12, s14
 800532e:	ee74 3a27 	vadd.f32	s7, s8, s15
 8005332:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8005336:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800533a:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800533e:	3408      	adds	r4, #8
 8005340:	ee35 4a47 	vsub.f32	s8, s10, s14
 8005344:	460d      	mov	r5, r1
 8005346:	ee37 7a05 	vadd.f32	s14, s14, s10
 800534a:	4637      	mov	r7, r6
 800534c:	9402      	str	r4, [sp, #8]
 800534e:	3708      	adds	r7, #8
 8005350:	460c      	mov	r4, r1
 8005352:	3508      	adds	r5, #8
 8005354:	0859      	lsrs	r1, r3, #1
 8005356:	9109      	str	r1, [sp, #36]	@ 0x24
 8005358:	9706      	str	r7, [sp, #24]
 800535a:	9505      	str	r5, [sp, #20]
 800535c:	f102 0708 	add.w	r7, r2, #8
 8005360:	ee36 6a64 	vsub.f32	s12, s12, s9
 8005364:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8005368:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800536c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8005370:	ee77 7a83 	vadd.f32	s15, s15, s6
 8005374:	ee34 5a24 	vadd.f32	s10, s8, s9
 8005378:	ee37 7a64 	vsub.f32	s14, s14, s9
 800537c:	3902      	subs	r1, #2
 800537e:	4645      	mov	r5, r8
 8005380:	9701      	str	r7, [sp, #4]
 8005382:	f102 0c18 	add.w	ip, r2, #24
 8005386:	f102 0710 	add.w	r7, r2, #16
 800538a:	3508      	adds	r5, #8
 800538c:	0849      	lsrs	r1, r1, #1
 800538e:	edc0 5a01 	vstr	s11, [r0, #4]
 8005392:	9703      	str	r7, [sp, #12]
 8005394:	edc6 3a00 	vstr	s7, [r6]
 8005398:	ed86 5a01 	vstr	s10, [r6, #4]
 800539c:	f8cd c000 	str.w	ip, [sp]
 80053a0:	ed84 6a00 	vstr	s12, [r4]
 80053a4:	edc4 6a01 	vstr	s13, [r4, #4]
 80053a8:	9504      	str	r5, [sp, #16]
 80053aa:	edc8 7a00 	vstr	s15, [r8]
 80053ae:	ed88 7a01 	vstr	s14, [r8, #4]
 80053b2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80053b4:	f000 8138 	beq.w	8005628 <arm_cfft_radix8by4_f32+0x368>
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	3b0c      	subs	r3, #12
 80053bc:	f1a6 0c0c 	sub.w	ip, r6, #12
 80053c0:	f106 0510 	add.w	r5, r6, #16
 80053c4:	4626      	mov	r6, r4
 80053c6:	46bb      	mov	fp, r7
 80053c8:	f102 0a20 	add.w	sl, r2, #32
 80053cc:	f102 0930 	add.w	r9, r2, #48	@ 0x30
 80053d0:	f106 0710 	add.w	r7, r6, #16
 80053d4:	4443      	add	r3, r8
 80053d6:	f100 0e10 	add.w	lr, r0, #16
 80053da:	3c0c      	subs	r4, #12
 80053dc:	f1a8 060c 	sub.w	r6, r8, #12
 80053e0:	f108 0210 	add.w	r2, r8, #16
 80053e4:	ed1e 5a02 	vldr	s10, [lr, #-8]
 80053e8:	ed57 5a02 	vldr	s11, [r7, #-8]
 80053ec:	ed55 7a02 	vldr	s15, [r5, #-8]
 80053f0:	ed52 1a02 	vldr	s3, [r2, #-8]
 80053f4:	ed57 6a01 	vldr	s13, [r7, #-4]
 80053f8:	ed1e 0a01 	vldr	s0, [lr, #-4]
 80053fc:	ed12 1a01 	vldr	s2, [r2, #-4]
 8005400:	ed15 8a01 	vldr	s16, [r5, #-4]
 8005404:	ee35 4a25 	vadd.f32	s8, s10, s11
 8005408:	ee30 6a26 	vadd.f32	s12, s0, s13
 800540c:	ee37 7a84 	vadd.f32	s14, s15, s8
 8005410:	ee30 0a66 	vsub.f32	s0, s0, s13
 8005414:	ee37 7a21 	vadd.f32	s14, s14, s3
 8005418:	ee75 5a65 	vsub.f32	s11, s10, s11
 800541c:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8005420:	ed15 7a01 	vldr	s14, [r5, #-4]
 8005424:	ed52 6a01 	vldr	s13, [r2, #-4]
 8005428:	ee36 7a07 	vadd.f32	s14, s12, s14
 800542c:	ee78 aa25 	vadd.f32	s21, s16, s11
 8005430:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005434:	ee70 3a67 	vsub.f32	s7, s0, s15
 8005438:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800543c:	ed96 7a02 	vldr	s14, [r6, #8]
 8005440:	ed9c 2a02 	vldr	s4, [ip, #8]
 8005444:	ed94 ba02 	vldr	s22, [r4, #8]
 8005448:	edd3 9a02 	vldr	s19, [r3, #8]
 800544c:	edd6 2a01 	vldr	s5, [r6, #4]
 8005450:	ed9c 9a01 	vldr	s18, [ip, #4]
 8005454:	ed93 5a01 	vldr	s10, [r3, #4]
 8005458:	edd4 0a01 	vldr	s1, [r4, #4]
 800545c:	ee72 6a07 	vadd.f32	s13, s4, s14
 8005460:	ee32 2a47 	vsub.f32	s4, s4, s14
 8005464:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8005468:	ee79 4a22 	vadd.f32	s9, s18, s5
 800546c:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8005470:	ee79 2a62 	vsub.f32	s5, s18, s5
 8005474:	ed8c 7a02 	vstr	s14, [ip, #8]
 8005478:	ed94 7a01 	vldr	s14, [r4, #4]
 800547c:	edd3 8a01 	vldr	s17, [r3, #4]
 8005480:	ee34 7a87 	vadd.f32	s14, s9, s14
 8005484:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8005488:	ee37 7a28 	vadd.f32	s14, s14, s17
 800548c:	ee32 9a60 	vsub.f32	s18, s4, s1
 8005490:	ed8c 7a01 	vstr	s14, [ip, #4]
 8005494:	ed1b 7a01 	vldr	s14, [fp, #-4]
 8005498:	ed1b aa02 	vldr	s20, [fp, #-8]
 800549c:	ee73 8a22 	vadd.f32	s17, s6, s5
 80054a0:	ee39 9a05 	vadd.f32	s18, s18, s10
 80054a4:	ee7a aac1 	vsub.f32	s21, s21, s2
 80054a8:	ee73 3aa1 	vadd.f32	s7, s7, s3
 80054ac:	ee2a ca8a 	vmul.f32	s24, s21, s20
 80054b0:	ee69 ba07 	vmul.f32	s23, s18, s14
 80054b4:	ee6a aa87 	vmul.f32	s21, s21, s14
 80054b8:	ee29 9a0a 	vmul.f32	s18, s18, s20
 80054bc:	ee63 ca87 	vmul.f32	s25, s7, s14
 80054c0:	ee63 3a8a 	vmul.f32	s7, s7, s20
 80054c4:	ee28 aa8a 	vmul.f32	s20, s17, s20
 80054c8:	ee68 8a87 	vmul.f32	s17, s17, s14
 80054cc:	ee73 3aea 	vsub.f32	s7, s7, s21
 80054d0:	ee78 8a89 	vadd.f32	s17, s17, s18
 80054d4:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 80054d8:	ee3b aaca 	vsub.f32	s20, s23, s20
 80054dc:	ee34 4a67 	vsub.f32	s8, s8, s15
 80054e0:	ee76 6acb 	vsub.f32	s13, s13, s22
 80054e4:	ee36 6a48 	vsub.f32	s12, s12, s16
 80054e8:	ee74 4ae0 	vsub.f32	s9, s9, s1
 80054ec:	ed05 7a02 	vstr	s14, [r5, #-8]
 80054f0:	ed45 3a01 	vstr	s7, [r5, #-4]
 80054f4:	edc4 8a01 	vstr	s17, [r4, #4]
 80054f8:	ed84 aa02 	vstr	s20, [r4, #8]
 80054fc:	ed5a 3a04 	vldr	s7, [sl, #-16]
 8005500:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8005504:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8005508:	ed5a 6a03 	vldr	s13, [sl, #-12]
 800550c:	ee34 4a61 	vsub.f32	s8, s8, s3
 8005510:	ee36 6a41 	vsub.f32	s12, s12, s2
 8005514:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8005518:	ee66 9a26 	vmul.f32	s19, s12, s13
 800551c:	ee24 9a23 	vmul.f32	s18, s8, s7
 8005520:	ee26 6a23 	vmul.f32	s12, s12, s7
 8005524:	ee24 4a26 	vmul.f32	s8, s8, s13
 8005528:	ee27 7a26 	vmul.f32	s14, s14, s13
 800552c:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8005530:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8005534:	ee36 6a44 	vsub.f32	s12, s12, s8
 8005538:	ee37 7a64 	vsub.f32	s14, s14, s9
 800553c:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8005540:	ee79 3a29 	vadd.f32	s7, s18, s19
 8005544:	ee75 6a60 	vsub.f32	s13, s10, s1
 8005548:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800554c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005550:	ed47 3a02 	vstr	s7, [r7, #-8]
 8005554:	ed07 6a01 	vstr	s12, [r7, #-4]
 8005558:	ed86 7a01 	vstr	s14, [r6, #4]
 800555c:	ed86 4a02 	vstr	s8, [r6, #8]
 8005560:	ee35 6a81 	vadd.f32	s12, s11, s2
 8005564:	ee36 7ac2 	vsub.f32	s14, s13, s4
 8005568:	ed59 5a06 	vldr	s11, [r9, #-24]	@ 0xffffffe8
 800556c:	ed59 6a05 	vldr	s13, [r9, #-20]	@ 0xffffffec
 8005570:	ee33 3a62 	vsub.f32	s6, s6, s5
 8005574:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8005578:	ee67 2a26 	vmul.f32	s5, s14, s13
 800557c:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8005580:	ee26 5a25 	vmul.f32	s10, s12, s11
 8005584:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005588:	ee26 6a26 	vmul.f32	s12, s12, s13
 800558c:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005590:	ee63 6a26 	vmul.f32	s13, s6, s13
 8005594:	ee23 3a25 	vmul.f32	s6, s6, s11
 8005598:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800559c:	ee75 5a24 	vadd.f32	s11, s10, s9
 80055a0:	ee32 3ac3 	vsub.f32	s6, s5, s6
 80055a4:	ee36 7a87 	vadd.f32	s14, s13, s14
 80055a8:	3901      	subs	r1, #1
 80055aa:	ed42 5a02 	vstr	s11, [r2, #-8]
 80055ae:	ed42 7a01 	vstr	s15, [r2, #-4]
 80055b2:	f10e 0e08 	add.w	lr, lr, #8
 80055b6:	ed83 3a02 	vstr	s6, [r3, #8]
 80055ba:	ed83 7a01 	vstr	s14, [r3, #4]
 80055be:	f1ac 0c08 	sub.w	ip, ip, #8
 80055c2:	f10b 0b08 	add.w	fp, fp, #8
 80055c6:	f105 0508 	add.w	r5, r5, #8
 80055ca:	f1a4 0408 	sub.w	r4, r4, #8
 80055ce:	f10a 0a10 	add.w	sl, sl, #16
 80055d2:	f107 0708 	add.w	r7, r7, #8
 80055d6:	f1a6 0608 	sub.w	r6, r6, #8
 80055da:	f109 0918 	add.w	r9, r9, #24
 80055de:	f102 0208 	add.w	r2, r2, #8
 80055e2:	f1a3 0308 	sub.w	r3, r3, #8
 80055e6:	f47f aefd 	bne.w	80053e4 <arm_cfft_radix8by4_f32+0x124>
 80055ea:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80055ec:	9902      	ldr	r1, [sp, #8]
 80055ee:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80055f2:	9102      	str	r1, [sp, #8]
 80055f4:	9901      	ldr	r1, [sp, #4]
 80055f6:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80055fa:	9101      	str	r1, [sp, #4]
 80055fc:	9906      	ldr	r1, [sp, #24]
 80055fe:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005602:	9106      	str	r1, [sp, #24]
 8005604:	9903      	ldr	r1, [sp, #12]
 8005606:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 800560a:	9103      	str	r1, [sp, #12]
 800560c:	9905      	ldr	r1, [sp, #20]
 800560e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005612:	9105      	str	r1, [sp, #20]
 8005614:	9904      	ldr	r1, [sp, #16]
 8005616:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800561a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800561e:	9204      	str	r2, [sp, #16]
 8005620:	9a00      	ldr	r2, [sp, #0]
 8005622:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005626:	9300      	str	r3, [sp, #0]
 8005628:	9902      	ldr	r1, [sp, #8]
 800562a:	9d05      	ldr	r5, [sp, #20]
 800562c:	ed91 4a00 	vldr	s8, [r1]
 8005630:	edd5 6a00 	vldr	s13, [r5]
 8005634:	9b06      	ldr	r3, [sp, #24]
 8005636:	9c04      	ldr	r4, [sp, #16]
 8005638:	edd3 7a00 	vldr	s15, [r3]
 800563c:	ed94 3a00 	vldr	s6, [r4]
 8005640:	edd5 4a01 	vldr	s9, [r5, #4]
 8005644:	edd1 3a01 	vldr	s7, [r1, #4]
 8005648:	ed94 2a01 	vldr	s4, [r4, #4]
 800564c:	ed93 7a01 	vldr	s14, [r3, #4]
 8005650:	9a01      	ldr	r2, [sp, #4]
 8005652:	ee34 6a26 	vadd.f32	s12, s8, s13
 8005656:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800565a:	ee37 5a86 	vadd.f32	s10, s15, s12
 800565e:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8005662:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005666:	ee74 6a66 	vsub.f32	s13, s8, s13
 800566a:	ed81 5a00 	vstr	s10, [r1]
 800566e:	ed93 5a01 	vldr	s10, [r3, #4]
 8005672:	edd4 4a01 	vldr	s9, [r4, #4]
 8005676:	ee35 5a85 	vadd.f32	s10, s11, s10
 800567a:	ee37 4a26 	vadd.f32	s8, s14, s13
 800567e:	ee35 5a24 	vadd.f32	s10, s10, s9
 8005682:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8005686:	ed81 5a01 	vstr	s10, [r1, #4]
 800568a:	edd2 1a00 	vldr	s3, [r2]
 800568e:	edd2 2a01 	vldr	s5, [r2, #4]
 8005692:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8005696:	ee34 5a83 	vadd.f32	s10, s9, s6
 800569a:	ee34 4a42 	vsub.f32	s8, s8, s4
 800569e:	ee36 6a67 	vsub.f32	s12, s12, s15
 80056a2:	ee64 4a21 	vmul.f32	s9, s8, s3
 80056a6:	ee24 4a22 	vmul.f32	s8, s8, s5
 80056aa:	ee65 2a22 	vmul.f32	s5, s10, s5
 80056ae:	ee25 5a21 	vmul.f32	s10, s10, s3
 80056b2:	ee74 2aa2 	vadd.f32	s5, s9, s5
 80056b6:	ee35 5a44 	vsub.f32	s10, s10, s8
 80056ba:	edc3 2a00 	vstr	s5, [r3]
 80056be:	ed83 5a01 	vstr	s10, [r3, #4]
 80056c2:	ee75 5ac7 	vsub.f32	s11, s11, s14
 80056c6:	9b03      	ldr	r3, [sp, #12]
 80056c8:	ee36 6a43 	vsub.f32	s12, s12, s6
 80056cc:	ed93 4a01 	vldr	s8, [r3, #4]
 80056d0:	ed93 5a00 	vldr	s10, [r3]
 80056d4:	9b00      	ldr	r3, [sp, #0]
 80056d6:	ee75 5ac2 	vsub.f32	s11, s11, s4
 80056da:	ee66 4a05 	vmul.f32	s9, s12, s10
 80056de:	ee25 5a85 	vmul.f32	s10, s11, s10
 80056e2:	ee26 6a04 	vmul.f32	s12, s12, s8
 80056e6:	ee65 5a84 	vmul.f32	s11, s11, s8
 80056ea:	ee35 6a46 	vsub.f32	s12, s10, s12
 80056ee:	ee74 5aa5 	vadd.f32	s11, s9, s11
 80056f2:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80056f6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80056fa:	ed85 6a01 	vstr	s12, [r5, #4]
 80056fe:	edc5 5a00 	vstr	s11, [r5]
 8005702:	edd3 5a01 	vldr	s11, [r3, #4]
 8005706:	edd3 6a00 	vldr	s13, [r3]
 800570a:	ee37 7a02 	vadd.f32	s14, s14, s4
 800570e:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8005712:	ee27 6a26 	vmul.f32	s12, s14, s13
 8005716:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800571a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800571e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005722:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005726:	ee76 7a27 	vadd.f32	s15, s12, s15
 800572a:	ed84 7a01 	vstr	s14, [r4, #4]
 800572e:	edc4 7a00 	vstr	s15, [r4]
 8005732:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005734:	9100      	str	r1, [sp, #0]
 8005736:	6862      	ldr	r2, [r4, #4]
 8005738:	2304      	movs	r3, #4
 800573a:	f000 f8af 	bl	800589c <arm_radix8_butterfly_f32>
 800573e:	9807      	ldr	r0, [sp, #28]
 8005740:	9900      	ldr	r1, [sp, #0]
 8005742:	6862      	ldr	r2, [r4, #4]
 8005744:	2304      	movs	r3, #4
 8005746:	f000 f8a9 	bl	800589c <arm_radix8_butterfly_f32>
 800574a:	9808      	ldr	r0, [sp, #32]
 800574c:	9900      	ldr	r1, [sp, #0]
 800574e:	6862      	ldr	r2, [r4, #4]
 8005750:	2304      	movs	r3, #4
 8005752:	f000 f8a3 	bl	800589c <arm_radix8_butterfly_f32>
 8005756:	9900      	ldr	r1, [sp, #0]
 8005758:	6862      	ldr	r2, [r4, #4]
 800575a:	4640      	mov	r0, r8
 800575c:	2304      	movs	r3, #4
 800575e:	b00d      	add	sp, #52	@ 0x34
 8005760:	ecbd 8b0a 	vpop	{d8-d12}
 8005764:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005768:	f000 b898 	b.w	800589c <arm_radix8_butterfly_f32>

0800576c <arm_cfft_f32>:
 800576c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005770:	2a01      	cmp	r2, #1
 8005772:	8805      	ldrh	r5, [r0, #0]
 8005774:	4607      	mov	r7, r0
 8005776:	4690      	mov	r8, r2
 8005778:	460c      	mov	r4, r1
 800577a:	4699      	mov	r9, r3
 800577c:	d05c      	beq.n	8005838 <arm_cfft_f32+0xcc>
 800577e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8005782:	d054      	beq.n	800582e <arm_cfft_f32+0xc2>
 8005784:	d810      	bhi.n	80057a8 <arm_cfft_f32+0x3c>
 8005786:	2d40      	cmp	r5, #64	@ 0x40
 8005788:	d015      	beq.n	80057b6 <arm_cfft_f32+0x4a>
 800578a:	d94c      	bls.n	8005826 <arm_cfft_f32+0xba>
 800578c:	2d80      	cmp	r5, #128	@ 0x80
 800578e:	d103      	bne.n	8005798 <arm_cfft_f32+0x2c>
 8005790:	4621      	mov	r1, r4
 8005792:	4638      	mov	r0, r7
 8005794:	f7ff fcc2 	bl	800511c <arm_cfft_radix8by2_f32>
 8005798:	f1b9 0f00 	cmp.w	r9, #0
 800579c:	d114      	bne.n	80057c8 <arm_cfft_f32+0x5c>
 800579e:	f1b8 0f01 	cmp.w	r8, #1
 80057a2:	d019      	beq.n	80057d8 <arm_cfft_f32+0x6c>
 80057a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057a8:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 80057ac:	d03f      	beq.n	800582e <arm_cfft_f32+0xc2>
 80057ae:	d933      	bls.n	8005818 <arm_cfft_f32+0xac>
 80057b0:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80057b4:	d1f0      	bne.n	8005798 <arm_cfft_f32+0x2c>
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	2301      	movs	r3, #1
 80057ba:	4629      	mov	r1, r5
 80057bc:	4620      	mov	r0, r4
 80057be:	f000 f86d 	bl	800589c <arm_radix8_butterfly_f32>
 80057c2:	f1b9 0f00 	cmp.w	r9, #0
 80057c6:	d0ea      	beq.n	800579e <arm_cfft_f32+0x32>
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	89b9      	ldrh	r1, [r7, #12]
 80057cc:	4620      	mov	r0, r4
 80057ce:	f000 f845 	bl	800585c <arm_bitreversal_32>
 80057d2:	f1b8 0f01 	cmp.w	r8, #1
 80057d6:	d1e5      	bne.n	80057a4 <arm_cfft_f32+0x38>
 80057d8:	ee07 5a90 	vmov	s15, r5
 80057dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057e4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80057e8:	2d00      	cmp	r5, #0
 80057ea:	d0db      	beq.n	80057a4 <arm_cfft_f32+0x38>
 80057ec:	f104 0108 	add.w	r1, r4, #8
 80057f0:	2300      	movs	r3, #0
 80057f2:	3301      	adds	r3, #1
 80057f4:	429d      	cmp	r5, r3
 80057f6:	f101 0108 	add.w	r1, r1, #8
 80057fa:	ed11 7a04 	vldr	s14, [r1, #-16]
 80057fe:	ed51 7a03 	vldr	s15, [r1, #-12]
 8005802:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005806:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800580a:	ed01 7a04 	vstr	s14, [r1, #-16]
 800580e:	ed41 7a03 	vstr	s15, [r1, #-12]
 8005812:	d1ee      	bne.n	80057f2 <arm_cfft_f32+0x86>
 8005814:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005818:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800581c:	d0cb      	beq.n	80057b6 <arm_cfft_f32+0x4a>
 800581e:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8005822:	d0b5      	beq.n	8005790 <arm_cfft_f32+0x24>
 8005824:	e7b8      	b.n	8005798 <arm_cfft_f32+0x2c>
 8005826:	2d10      	cmp	r5, #16
 8005828:	d0b2      	beq.n	8005790 <arm_cfft_f32+0x24>
 800582a:	2d20      	cmp	r5, #32
 800582c:	d1b4      	bne.n	8005798 <arm_cfft_f32+0x2c>
 800582e:	4621      	mov	r1, r4
 8005830:	4638      	mov	r0, r7
 8005832:	f7ff fd45 	bl	80052c0 <arm_cfft_radix8by4_f32>
 8005836:	e7af      	b.n	8005798 <arm_cfft_f32+0x2c>
 8005838:	b16d      	cbz	r5, 8005856 <arm_cfft_f32+0xea>
 800583a:	310c      	adds	r1, #12
 800583c:	2600      	movs	r6, #0
 800583e:	ed51 7a02 	vldr	s15, [r1, #-8]
 8005842:	3601      	adds	r6, #1
 8005844:	eef1 7a67 	vneg.f32	s15, s15
 8005848:	42b5      	cmp	r5, r6
 800584a:	ed41 7a02 	vstr	s15, [r1, #-8]
 800584e:	f101 0108 	add.w	r1, r1, #8
 8005852:	d1f4      	bne.n	800583e <arm_cfft_f32+0xd2>
 8005854:	e793      	b.n	800577e <arm_cfft_f32+0x12>
 8005856:	2b00      	cmp	r3, #0
 8005858:	d0a4      	beq.n	80057a4 <arm_cfft_f32+0x38>
 800585a:	e7b5      	b.n	80057c8 <arm_cfft_f32+0x5c>

0800585c <arm_bitreversal_32>:
 800585c:	b1e9      	cbz	r1, 800589a <arm_bitreversal_32+0x3e>
 800585e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005860:	2500      	movs	r5, #0
 8005862:	f102 0e02 	add.w	lr, r2, #2
 8005866:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800586a:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800586e:	08a4      	lsrs	r4, r4, #2
 8005870:	089b      	lsrs	r3, r3, #2
 8005872:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8005876:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800587a:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800587e:	00a6      	lsls	r6, r4, #2
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8005886:	3304      	adds	r3, #4
 8005888:	1d34      	adds	r4, r6, #4
 800588a:	3502      	adds	r5, #2
 800588c:	58c6      	ldr	r6, [r0, r3]
 800588e:	5907      	ldr	r7, [r0, r4]
 8005890:	50c7      	str	r7, [r0, r3]
 8005892:	428d      	cmp	r5, r1
 8005894:	5106      	str	r6, [r0, r4]
 8005896:	d3e6      	bcc.n	8005866 <arm_bitreversal_32+0xa>
 8005898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800589a:	4770      	bx	lr

0800589c <arm_radix8_butterfly_f32>:
 800589c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058a0:	ed2d 8b10 	vpush	{d8-d15}
 80058a4:	b093      	sub	sp, #76	@ 0x4c
 80058a6:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 80058aa:	4603      	mov	r3, r0
 80058ac:	3304      	adds	r3, #4
 80058ae:	ed9f bac0 	vldr	s22, [pc, #768]	@ 8005bb0 <arm_radix8_butterfly_f32+0x314>
 80058b2:	9010      	str	r0, [sp, #64]	@ 0x40
 80058b4:	468b      	mov	fp, r1
 80058b6:	9311      	str	r3, [sp, #68]	@ 0x44
 80058b8:	4689      	mov	r9, r1
 80058ba:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 80058bc:	ea4f 05db 	mov.w	r5, fp, lsr #3
 80058c0:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 80058c4:	eb02 1105 	add.w	r1, r2, r5, lsl #4
 80058c8:	eba5 0385 	sub.w	r3, r5, r5, lsl #2
 80058cc:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 80058d0:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 80058d4:	eb05 0a85 	add.w	sl, r5, r5, lsl #2
 80058d8:	9100      	str	r1, [sp, #0]
 80058da:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 80058de:	f108 0004 	add.w	r0, r8, #4
 80058e2:	f10e 0104 	add.w	r1, lr, #4
 80058e6:	462e      	mov	r6, r5
 80058e8:	4420      	add	r0, r4
 80058ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80058ee:	4421      	add	r1, r4
 80058f0:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 80058f4:	960d      	str	r6, [sp, #52]	@ 0x34
 80058f6:	9402      	str	r4, [sp, #8]
 80058f8:	012c      	lsls	r4, r5, #4
 80058fa:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 80058fe:	9403      	str	r4, [sp, #12]
 8005900:	00ec      	lsls	r4, r5, #3
 8005902:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8005904:	9404      	str	r4, [sp, #16]
 8005906:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 800590a:	9405      	str	r4, [sp, #20]
 800590c:	016c      	lsls	r4, r5, #5
 800590e:	9401      	str	r4, [sp, #4]
 8005910:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8005912:	9c00      	ldr	r4, [sp, #0]
 8005914:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 8005918:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800591c:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8005920:	f04f 0c00 	mov.w	ip, #0
 8005924:	edd6 6a00 	vldr	s13, [r6]
 8005928:	edd7 1a00 	vldr	s3, [r7]
 800592c:	ed15 aa01 	vldr	s20, [r5, #-4]
 8005930:	edd2 5a00 	vldr	s11, [r2]
 8005934:	ed51 9a01 	vldr	s19, [r1, #-4]
 8005938:	ed94 6a00 	vldr	s12, [r4]
 800593c:	ed50 7a01 	vldr	s15, [r0, #-4]
 8005940:	ed93 3a00 	vldr	s6, [r3]
 8005944:	ee39 0a86 	vadd.f32	s0, s19, s12
 8005948:	ee33 2a21 	vadd.f32	s4, s6, s3
 800594c:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8005950:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8005954:	ee35 7a02 	vadd.f32	s14, s10, s4
 8005958:	ee34 4a80 	vadd.f32	s8, s9, s0
 800595c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005960:	ee74 6a07 	vadd.f32	s13, s8, s14
 8005964:	ee34 4a47 	vsub.f32	s8, s8, s14
 8005968:	ed45 6a01 	vstr	s13, [r5, #-4]
 800596c:	ed82 4a00 	vstr	s8, [r2]
 8005970:	edd0 6a00 	vldr	s13, [r0]
 8005974:	ed96 9a01 	vldr	s18, [r6, #4]
 8005978:	edd3 2a01 	vldr	s5, [r3, #4]
 800597c:	edd7 8a01 	vldr	s17, [r7, #4]
 8005980:	edd5 0a00 	vldr	s1, [r5]
 8005984:	edd2 3a01 	vldr	s7, [r2, #4]
 8005988:	ed94 8a01 	vldr	s16, [r4, #4]
 800598c:	ed91 7a00 	vldr	s14, [r1]
 8005990:	ee33 3a61 	vsub.f32	s6, s6, s3
 8005994:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8005998:	ee72 aae8 	vsub.f32	s21, s5, s17
 800599c:	ee77 1ac3 	vsub.f32	s3, s15, s6
 80059a0:	ee34 1a2a 	vadd.f32	s2, s8, s21
 80059a4:	ee77 7a83 	vadd.f32	s15, s15, s6
 80059a8:	ee34 4a6a 	vsub.f32	s8, s8, s21
 80059ac:	ee30 3aa3 	vadd.f32	s6, s1, s7
 80059b0:	ee39 6ac6 	vsub.f32	s12, s19, s12
 80059b4:	ee70 3ae3 	vsub.f32	s7, s1, s7
 80059b8:	ee72 2aa8 	vadd.f32	s5, s5, s17
 80059bc:	ee77 0a08 	vadd.f32	s1, s14, s16
 80059c0:	ee21 1a0b 	vmul.f32	s2, s2, s22
 80059c4:	ee37 7a48 	vsub.f32	s14, s14, s16
 80059c8:	ee61 1a8b 	vmul.f32	s3, s3, s22
 80059cc:	ee7a 5a65 	vsub.f32	s11, s20, s11
 80059d0:	ee76 6a89 	vadd.f32	s13, s13, s18
 80059d4:	ee24 4a0b 	vmul.f32	s8, s8, s22
 80059d8:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80059dc:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80059e0:	ee35 5a42 	vsub.f32	s10, s10, s4
 80059e4:	ee36 0aa2 	vadd.f32	s0, s13, s5
 80059e8:	ee33 2a20 	vadd.f32	s4, s6, s1
 80059ec:	ee76 6ae2 	vsub.f32	s13, s13, s5
 80059f0:	ee33 3a60 	vsub.f32	s6, s6, s1
 80059f4:	ee75 2aa1 	vadd.f32	s5, s11, s3
 80059f8:	ee77 0a01 	vadd.f32	s1, s14, s2
 80059fc:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8005a00:	ee37 7a41 	vsub.f32	s14, s14, s2
 8005a04:	ee73 1a84 	vadd.f32	s3, s7, s8
 8005a08:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8005a0c:	ee76 3a27 	vadd.f32	s7, s12, s15
 8005a10:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005a14:	ee32 8a00 	vadd.f32	s16, s4, s0
 8005a18:	ee33 1a45 	vsub.f32	s2, s6, s10
 8005a1c:	ee32 2a40 	vsub.f32	s4, s4, s0
 8005a20:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005a24:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8005a28:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8005a2c:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8005a30:	ee34 6a67 	vsub.f32	s12, s8, s15
 8005a34:	ee75 4a87 	vadd.f32	s9, s11, s14
 8005a38:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8005a3c:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8005a40:	ee77 7a84 	vadd.f32	s15, s15, s8
 8005a44:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8005a48:	44dc      	add	ip, fp
 8005a4a:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8005a4e:	45e1      	cmp	r9, ip
 8005a50:	ed85 8a00 	vstr	s16, [r5]
 8005a54:	ed82 2a01 	vstr	s4, [r2, #4]
 8005a58:	4455      	add	r5, sl
 8005a5a:	ed01 0a01 	vstr	s0, [r1, #-4]
 8005a5e:	4452      	add	r2, sl
 8005a60:	edc4 6a00 	vstr	s13, [r4]
 8005a64:	ed81 1a00 	vstr	s2, [r1]
 8005a68:	ed84 5a01 	vstr	s10, [r4, #4]
 8005a6c:	4451      	add	r1, sl
 8005a6e:	ed00 3a01 	vstr	s6, [r0, #-4]
 8005a72:	4454      	add	r4, sl
 8005a74:	edc7 2a00 	vstr	s5, [r7]
 8005a78:	edc6 4a00 	vstr	s9, [r6]
 8005a7c:	ed83 7a00 	vstr	s14, [r3]
 8005a80:	edc0 5a00 	vstr	s11, [r0]
 8005a84:	edc7 3a01 	vstr	s7, [r7, #4]
 8005a88:	4450      	add	r0, sl
 8005a8a:	ed86 6a01 	vstr	s12, [r6, #4]
 8005a8e:	4457      	add	r7, sl
 8005a90:	edc3 7a01 	vstr	s15, [r3, #4]
 8005a94:	4456      	add	r6, sl
 8005a96:	4453      	add	r3, sl
 8005a98:	f63f af44 	bhi.w	8005924 <arm_radix8_butterfly_f32+0x88>
 8005a9c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a9e:	2b07      	cmp	r3, #7
 8005aa0:	f240 81c3 	bls.w	8005e2a <arm_radix8_butterfly_f32+0x58e>
 8005aa4:	9805      	ldr	r0, [sp, #20]
 8005aa6:	9a01      	ldr	r2, [sp, #4]
 8005aa8:	9b03      	ldr	r3, [sp, #12]
 8005aaa:	9d04      	ldr	r5, [sp, #16]
 8005aac:	9902      	ldr	r1, [sp, #8]
 8005aae:	f100 0c08 	add.w	ip, r0, #8
 8005ab2:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8005ab4:	3208      	adds	r2, #8
 8005ab6:	1882      	adds	r2, r0, r2
 8005ab8:	3308      	adds	r3, #8
 8005aba:	920a      	str	r2, [sp, #40]	@ 0x28
 8005abc:	4602      	mov	r2, r0
 8005abe:	18d3      	adds	r3, r2, r3
 8005ac0:	3108      	adds	r1, #8
 8005ac2:	3508      	adds	r5, #8
 8005ac4:	1851      	adds	r1, r2, r1
 8005ac6:	9307      	str	r3, [sp, #28]
 8005ac8:	4613      	mov	r3, r2
 8005aca:	442a      	add	r2, r5
 8005acc:	9206      	str	r2, [sp, #24]
 8005ace:	461a      	mov	r2, r3
 8005ad0:	4462      	add	r2, ip
 8005ad2:	f10e 0e0c 	add.w	lr, lr, #12
 8005ad6:	9205      	str	r2, [sp, #20]
 8005ad8:	461a      	mov	r2, r3
 8005ada:	4472      	add	r2, lr
 8005adc:	f108 0808 	add.w	r8, r8, #8
 8005ae0:	330c      	adds	r3, #12
 8005ae2:	4440      	add	r0, r8
 8005ae4:	f04f 0e00 	mov.w	lr, #0
 8005ae8:	9203      	str	r2, [sp, #12]
 8005aea:	9304      	str	r3, [sp, #16]
 8005aec:	465a      	mov	r2, fp
 8005aee:	464b      	mov	r3, r9
 8005af0:	46f3      	mov	fp, lr
 8005af2:	46d1      	mov	r9, sl
 8005af4:	9009      	str	r0, [sp, #36]	@ 0x24
 8005af6:	9108      	str	r1, [sp, #32]
 8005af8:	f04f 0801 	mov.w	r8, #1
 8005afc:	469a      	mov	sl, r3
 8005afe:	4696      	mov	lr, r2
 8005b00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b02:	449b      	add	fp, r3
 8005b04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b06:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005b0a:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8005b0e:	eb02 00cb 	add.w	r0, r2, fp, lsl #3
 8005b12:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 8005b16:	eb04 05cb 	add.w	r5, r4, fp, lsl #3
 8005b1a:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 8005b1e:	930c      	str	r3, [sp, #48]	@ 0x30
 8005b20:	eb06 07cb 	add.w	r7, r6, fp, lsl #3
 8005b24:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 8005b28:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005b2a:	eb07 1203 	add.w	r2, r7, r3, lsl #4
 8005b2e:	eb02 0ccb 	add.w	ip, r2, fp, lsl #3
 8005b32:	eb0c 03cb 	add.w	r3, ip, fp, lsl #3
 8005b36:	9202      	str	r2, [sp, #8]
 8005b38:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8005b3c:	9301      	str	r3, [sp, #4]
 8005b3e:	4613      	mov	r3, r2
 8005b40:	edd3 da01 	vldr	s27, [r3, #4]
 8005b44:	9b01      	ldr	r3, [sp, #4]
 8005b46:	edd0 7a00 	vldr	s15, [r0]
 8005b4a:	ed93 da01 	vldr	s26, [r3, #4]
 8005b4e:	9b02      	ldr	r3, [sp, #8]
 8005b50:	edcd 7a02 	vstr	s15, [sp, #8]
 8005b54:	ed93 ca01 	vldr	s24, [r3, #4]
 8005b58:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b5a:	eddc ca01 	vldr	s25, [ip, #4]
 8005b5e:	edd3 7a00 	vldr	s15, [r3]
 8005b62:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b64:	edcd 7a01 	vstr	s15, [sp, #4]
 8005b68:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8005b6c:	eb02 01cb 	add.w	r1, r2, fp, lsl #3
 8005b70:	9200      	str	r2, [sp, #0]
 8005b72:	eb01 02cb 	add.w	r2, r1, fp, lsl #3
 8005b76:	edd3 7a00 	vldr	s15, [r3]
 8005b7a:	ed92 fa01 	vldr	s30, [r2, #4]
 8005b7e:	9a00      	ldr	r2, [sp, #0]
 8005b80:	edd1 ea01 	vldr	s29, [r1, #4]
 8005b84:	ed92 ea01 	vldr	s28, [r2, #4]
 8005b88:	edd7 ba00 	vldr	s23, [r7]
 8005b8c:	edd6 aa00 	vldr	s21, [r6]
 8005b90:	ed95 aa00 	vldr	s20, [r5]
 8005b94:	edd4 9a00 	vldr	s19, [r4]
 8005b98:	edcd 7a00 	vstr	s15, [sp]
 8005b9c:	e9dd 7603 	ldrd	r7, r6, [sp, #12]
 8005ba0:	e9dd 5405 	ldrd	r5, r4, [sp, #20]
 8005ba4:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 8005ba8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	@ 0x24
 8005bac:	46c4      	mov	ip, r8
 8005bae:	e001      	b.n	8005bb4 <arm_radix8_butterfly_f32+0x318>
 8005bb0:	3f3504f3 	.word	0x3f3504f3
 8005bb4:	ed91 6a00 	vldr	s12, [r1]
 8005bb8:	ed93 5a00 	vldr	s10, [r3]
 8005bbc:	edd0 fa00 	vldr	s31, [r0]
 8005bc0:	edd4 7a00 	vldr	s15, [r4]
 8005bc4:	ed95 7a00 	vldr	s14, [r5]
 8005bc8:	ed56 3a01 	vldr	s7, [r6, #-4]
 8005bcc:	ed17 3a01 	vldr	s6, [r7, #-4]
 8005bd0:	ed92 2a00 	vldr	s4, [r2]
 8005bd4:	ed96 0a00 	vldr	s0, [r6]
 8005bd8:	ee33 8a85 	vadd.f32	s16, s7, s10
 8005bdc:	ee32 1a06 	vadd.f32	s2, s4, s12
 8005be0:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8005be4:	ee77 4a87 	vadd.f32	s9, s15, s14
 8005be8:	ee78 1a04 	vadd.f32	s3, s16, s8
 8005bec:	ee71 6a24 	vadd.f32	s13, s2, s9
 8005bf0:	ee32 2a46 	vsub.f32	s4, s4, s12
 8005bf4:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8005bf8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005bfc:	ed06 6a01 	vstr	s12, [r6, #-4]
 8005c00:	edd4 8a01 	vldr	s17, [r4, #4]
 8005c04:	ed92 9a01 	vldr	s18, [r2, #4]
 8005c08:	edd7 0a00 	vldr	s1, [r7]
 8005c0c:	edd1 2a01 	vldr	s5, [r1, #4]
 8005c10:	ed95 7a01 	vldr	s14, [r5, #4]
 8005c14:	ed93 6a01 	vldr	s12, [r3, #4]
 8005c18:	edd0 5a01 	vldr	s11, [r0, #4]
 8005c1c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8005c20:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8005c24:	ee39 5a62 	vsub.f32	s10, s18, s5
 8005c28:	ee78 fac7 	vsub.f32	s31, s17, s14
 8005c2c:	ee38 4a44 	vsub.f32	s8, s16, s8
 8005c30:	ee38 7a87 	vadd.f32	s14, s17, s14
 8005c34:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8005c38:	ee79 2a22 	vadd.f32	s5, s18, s5
 8005c3c:	ee32 9a27 	vadd.f32	s18, s4, s15
 8005c40:	ee72 7a67 	vsub.f32	s15, s4, s15
 8005c44:	ee30 2a06 	vadd.f32	s4, s0, s12
 8005c48:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8005c4c:	ee71 4a64 	vsub.f32	s9, s2, s9
 8005c50:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8005c54:	ee32 1a08 	vadd.f32	s2, s4, s16
 8005c58:	ee72 fa87 	vadd.f32	s31, s5, s14
 8005c5c:	ee32 2a48 	vsub.f32	s4, s4, s16
 8005c60:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8005c64:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8005c68:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8005c6c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8005c70:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8005c74:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8005c78:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8005c7c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8005c80:	ee30 6a46 	vsub.f32	s12, s0, s12
 8005c84:	ee74 0a22 	vadd.f32	s1, s8, s5
 8005c88:	ee36 0a28 	vadd.f32	s0, s12, s17
 8005c8c:	ee74 2a62 	vsub.f32	s5, s8, s5
 8005c90:	ee36 6a68 	vsub.f32	s12, s12, s17
 8005c94:	ee32 4a64 	vsub.f32	s8, s4, s9
 8005c98:	ee73 8a09 	vadd.f32	s17, s6, s18
 8005c9c:	ee74 4a82 	vadd.f32	s9, s9, s4
 8005ca0:	ee33 9a49 	vsub.f32	s18, s6, s18
 8005ca4:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8005ca8:	ee35 3a85 	vadd.f32	s6, s11, s10
 8005cac:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8005cb0:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8005cb4:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8005cb8:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8005cbc:	ee30 7a68 	vsub.f32	s14, s0, s17
 8005cc0:	ee35 8a03 	vadd.f32	s16, s10, s6
 8005cc4:	ee38 0a80 	vadd.f32	s0, s17, s0
 8005cc8:	ee73 3a82 	vadd.f32	s7, s7, s4
 8005ccc:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8005cd0:	ed9d 2a00 	vldr	s4, [sp]
 8005cd4:	eddd 1a01 	vldr	s3, [sp, #4]
 8005cd8:	ee35 5a43 	vsub.f32	s10, s10, s6
 8005cdc:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8005ce0:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8005ce4:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8005ce8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8005cec:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8005cf0:	ee76 5a49 	vsub.f32	s11, s12, s18
 8005cf4:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8005cf8:	ee39 6a06 	vadd.f32	s12, s18, s12
 8005cfc:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8005d00:	ee21 4a84 	vmul.f32	s8, s3, s8
 8005d04:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8005d08:	ee22 7a07 	vmul.f32	s14, s4, s14
 8005d0c:	ee22 2a08 	vmul.f32	s4, s4, s16
 8005d10:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8005d14:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8005d18:	ee31 1a09 	vadd.f32	s2, s2, s18
 8005d1c:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8005d20:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8005d24:	ee74 0a60 	vsub.f32	s1, s8, s1
 8005d28:	ee37 7a48 	vsub.f32	s14, s14, s16
 8005d2c:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8005d30:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8005d34:	ee72 1a21 	vadd.f32	s3, s4, s3
 8005d38:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8005d3c:	ee38 2a89 	vadd.f32	s4, s17, s18
 8005d40:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8005d44:	ee38 8a04 	vadd.f32	s16, s16, s8
 8005d48:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8005d4c:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8005d50:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8005d54:	eddd 5a02 	vldr	s11, [sp, #8]
 8005d58:	edc6 fa00 	vstr	s31, [r6]
 8005d5c:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8005d60:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8005d64:	ee30 0a45 	vsub.f32	s0, s0, s10
 8005d68:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8005d6c:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8005d70:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8005d74:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8005d78:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8005d7c:	ee25 6a86 	vmul.f32	s12, s11, s12
 8005d80:	ee74 4a89 	vadd.f32	s9, s9, s18
 8005d84:	ee34 3a43 	vsub.f32	s6, s8, s6
 8005d88:	ee78 8a85 	vadd.f32	s17, s17, s10
 8005d8c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005d90:	44f4      	add	ip, lr
 8005d92:	45e2      	cmp	sl, ip
 8005d94:	edc3 3a00 	vstr	s7, [r3]
 8005d98:	edc3 6a01 	vstr	s13, [r3, #4]
 8005d9c:	444e      	add	r6, r9
 8005d9e:	ed07 1a01 	vstr	s2, [r7, #-4]
 8005da2:	edc7 0a00 	vstr	s1, [r7]
 8005da6:	444b      	add	r3, r9
 8005da8:	ed80 2a00 	vstr	s4, [r0]
 8005dac:	edc0 2a01 	vstr	s5, [r0, #4]
 8005db0:	444f      	add	r7, r9
 8005db2:	edc2 1a00 	vstr	s3, [r2]
 8005db6:	ed82 7a01 	vstr	s14, [r2, #4]
 8005dba:	4448      	add	r0, r9
 8005dbc:	ed85 8a00 	vstr	s16, [r5]
 8005dc0:	ed85 0a01 	vstr	s0, [r5, #4]
 8005dc4:	444a      	add	r2, r9
 8005dc6:	edc1 4a00 	vstr	s9, [r1]
 8005dca:	444d      	add	r5, r9
 8005dcc:	ed81 3a01 	vstr	s6, [r1, #4]
 8005dd0:	edc4 8a00 	vstr	s17, [r4]
 8005dd4:	ed84 6a01 	vstr	s12, [r4, #4]
 8005dd8:	4449      	add	r1, r9
 8005dda:	444c      	add	r4, r9
 8005ddc:	f63f aeea 	bhi.w	8005bb4 <arm_radix8_butterfly_f32+0x318>
 8005de0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005de2:	3308      	adds	r3, #8
 8005de4:	930a      	str	r3, [sp, #40]	@ 0x28
 8005de6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005de8:	3308      	adds	r3, #8
 8005dea:	9309      	str	r3, [sp, #36]	@ 0x24
 8005dec:	9b08      	ldr	r3, [sp, #32]
 8005dee:	3308      	adds	r3, #8
 8005df0:	9308      	str	r3, [sp, #32]
 8005df2:	9b07      	ldr	r3, [sp, #28]
 8005df4:	3308      	adds	r3, #8
 8005df6:	9307      	str	r3, [sp, #28]
 8005df8:	9b06      	ldr	r3, [sp, #24]
 8005dfa:	3308      	adds	r3, #8
 8005dfc:	9306      	str	r3, [sp, #24]
 8005dfe:	9b05      	ldr	r3, [sp, #20]
 8005e00:	3308      	adds	r3, #8
 8005e02:	9305      	str	r3, [sp, #20]
 8005e04:	9b04      	ldr	r3, [sp, #16]
 8005e06:	3308      	adds	r3, #8
 8005e08:	9304      	str	r3, [sp, #16]
 8005e0a:	9b03      	ldr	r3, [sp, #12]
 8005e0c:	3308      	adds	r3, #8
 8005e0e:	9303      	str	r3, [sp, #12]
 8005e10:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e12:	f108 0801 	add.w	r8, r8, #1
 8005e16:	4543      	cmp	r3, r8
 8005e18:	f47f ae72 	bne.w	8005b00 <arm_radix8_butterfly_f32+0x264>
 8005e1c:	469b      	mov	fp, r3
 8005e1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e20:	00db      	lsls	r3, r3, #3
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	46d1      	mov	r9, sl
 8005e26:	930e      	str	r3, [sp, #56]	@ 0x38
 8005e28:	e547      	b.n	80058ba <arm_radix8_butterfly_f32+0x1e>
 8005e2a:	b013      	add	sp, #76	@ 0x4c
 8005e2c:	ecbd 8b10 	vpop	{d8-d15}
 8005e30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005e34 <swapfunc>:
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	b510      	push	{r4, lr}
 8005e38:	d00a      	beq.n	8005e50 <swapfunc+0x1c>
 8005e3a:	0892      	lsrs	r2, r2, #2
 8005e3c:	3a01      	subs	r2, #1
 8005e3e:	6803      	ldr	r3, [r0, #0]
 8005e40:	680c      	ldr	r4, [r1, #0]
 8005e42:	f840 4b04 	str.w	r4, [r0], #4
 8005e46:	2a00      	cmp	r2, #0
 8005e48:	f841 3b04 	str.w	r3, [r1], #4
 8005e4c:	dcf6      	bgt.n	8005e3c <swapfunc+0x8>
 8005e4e:	bd10      	pop	{r4, pc}
 8005e50:	4402      	add	r2, r0
 8005e52:	780c      	ldrb	r4, [r1, #0]
 8005e54:	7803      	ldrb	r3, [r0, #0]
 8005e56:	f800 4b01 	strb.w	r4, [r0], #1
 8005e5a:	f801 3b01 	strb.w	r3, [r1], #1
 8005e5e:	1a13      	subs	r3, r2, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	dcf6      	bgt.n	8005e52 <swapfunc+0x1e>
 8005e64:	e7f3      	b.n	8005e4e <swapfunc+0x1a>

08005e66 <med3.constprop.0>:
 8005e66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e68:	460f      	mov	r7, r1
 8005e6a:	4616      	mov	r6, r2
 8005e6c:	4604      	mov	r4, r0
 8005e6e:	461d      	mov	r5, r3
 8005e70:	4798      	blx	r3
 8005e72:	2800      	cmp	r0, #0
 8005e74:	4631      	mov	r1, r6
 8005e76:	4638      	mov	r0, r7
 8005e78:	da0c      	bge.n	8005e94 <med3.constprop.0+0x2e>
 8005e7a:	47a8      	blx	r5
 8005e7c:	2800      	cmp	r0, #0
 8005e7e:	da02      	bge.n	8005e86 <med3.constprop.0+0x20>
 8005e80:	463c      	mov	r4, r7
 8005e82:	4620      	mov	r0, r4
 8005e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e86:	4631      	mov	r1, r6
 8005e88:	4620      	mov	r0, r4
 8005e8a:	47a8      	blx	r5
 8005e8c:	2800      	cmp	r0, #0
 8005e8e:	daf8      	bge.n	8005e82 <med3.constprop.0+0x1c>
 8005e90:	4634      	mov	r4, r6
 8005e92:	e7f6      	b.n	8005e82 <med3.constprop.0+0x1c>
 8005e94:	47a8      	blx	r5
 8005e96:	2800      	cmp	r0, #0
 8005e98:	dcf2      	bgt.n	8005e80 <med3.constprop.0+0x1a>
 8005e9a:	4631      	mov	r1, r6
 8005e9c:	4620      	mov	r0, r4
 8005e9e:	47a8      	blx	r5
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	daf5      	bge.n	8005e90 <med3.constprop.0+0x2a>
 8005ea4:	e7ed      	b.n	8005e82 <med3.constprop.0+0x1c>

08005ea6 <qsort>:
 8005ea6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eaa:	b095      	sub	sp, #84	@ 0x54
 8005eac:	4606      	mov	r6, r0
 8005eae:	9300      	str	r3, [sp, #0]
 8005eb0:	ea40 0302 	orr.w	r3, r0, r2
 8005eb4:	079b      	lsls	r3, r3, #30
 8005eb6:	4614      	mov	r4, r2
 8005eb8:	d118      	bne.n	8005eec <qsort+0x46>
 8005eba:	f1b2 0804 	subs.w	r8, r2, #4
 8005ebe:	bf18      	it	ne
 8005ec0:	f04f 0801 	movne.w	r8, #1
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	9301      	str	r3, [sp, #4]
 8005ec8:	fb04 f701 	mul.w	r7, r4, r1
 8005ecc:	19f3      	adds	r3, r6, r7
 8005ece:	2906      	cmp	r1, #6
 8005ed0:	eb06 0b04 	add.w	fp, r6, r4
 8005ed4:	9302      	str	r3, [sp, #8]
 8005ed6:	d828      	bhi.n	8005f2a <qsort+0x84>
 8005ed8:	9b02      	ldr	r3, [sp, #8]
 8005eda:	459b      	cmp	fp, r3
 8005edc:	d310      	bcc.n	8005f00 <qsort+0x5a>
 8005ede:	9b01      	ldr	r3, [sp, #4]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f040 8117 	bne.w	8006114 <qsort+0x26e>
 8005ee6:	b015      	add	sp, #84	@ 0x54
 8005ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eec:	f04f 0802 	mov.w	r8, #2
 8005ef0:	e7e8      	b.n	8005ec4 <qsort+0x1e>
 8005ef2:	4643      	mov	r3, r8
 8005ef4:	4622      	mov	r2, r4
 8005ef6:	4639      	mov	r1, r7
 8005ef8:	4628      	mov	r0, r5
 8005efa:	f7ff ff9b 	bl	8005e34 <swapfunc>
 8005efe:	e00f      	b.n	8005f20 <qsort+0x7a>
 8005f00:	465d      	mov	r5, fp
 8005f02:	e00e      	b.n	8005f22 <qsort+0x7c>
 8005f04:	1b2f      	subs	r7, r5, r4
 8005f06:	9b00      	ldr	r3, [sp, #0]
 8005f08:	4629      	mov	r1, r5
 8005f0a:	4638      	mov	r0, r7
 8005f0c:	4798      	blx	r3
 8005f0e:	2800      	cmp	r0, #0
 8005f10:	dd09      	ble.n	8005f26 <qsort+0x80>
 8005f12:	f1b8 0f00 	cmp.w	r8, #0
 8005f16:	d1ec      	bne.n	8005ef2 <qsort+0x4c>
 8005f18:	682b      	ldr	r3, [r5, #0]
 8005f1a:	683a      	ldr	r2, [r7, #0]
 8005f1c:	602a      	str	r2, [r5, #0]
 8005f1e:	603b      	str	r3, [r7, #0]
 8005f20:	463d      	mov	r5, r7
 8005f22:	42ae      	cmp	r6, r5
 8005f24:	d3ee      	bcc.n	8005f04 <qsort+0x5e>
 8005f26:	44a3      	add	fp, r4
 8005f28:	e7d6      	b.n	8005ed8 <qsort+0x32>
 8005f2a:	ea4f 0951 	mov.w	r9, r1, lsr #1
 8005f2e:	1b3f      	subs	r7, r7, r4
 8005f30:	2907      	cmp	r1, #7
 8005f32:	fb04 6909 	mla	r9, r4, r9, r6
 8005f36:	4437      	add	r7, r6
 8005f38:	d021      	beq.n	8005f7e <qsort+0xd8>
 8005f3a:	2928      	cmp	r1, #40	@ 0x28
 8005f3c:	d944      	bls.n	8005fc8 <qsort+0x122>
 8005f3e:	08cd      	lsrs	r5, r1, #3
 8005f40:	4365      	muls	r5, r4
 8005f42:	9b00      	ldr	r3, [sp, #0]
 8005f44:	eb06 0245 	add.w	r2, r6, r5, lsl #1
 8005f48:	1971      	adds	r1, r6, r5
 8005f4a:	4630      	mov	r0, r6
 8005f4c:	f7ff ff8b 	bl	8005e66 <med3.constprop.0>
 8005f50:	4649      	mov	r1, r9
 8005f52:	eb09 0205 	add.w	r2, r9, r5
 8005f56:	9b00      	ldr	r3, [sp, #0]
 8005f58:	4682      	mov	sl, r0
 8005f5a:	1b48      	subs	r0, r1, r5
 8005f5c:	f7ff ff83 	bl	8005e66 <med3.constprop.0>
 8005f60:	463a      	mov	r2, r7
 8005f62:	9b00      	ldr	r3, [sp, #0]
 8005f64:	4681      	mov	r9, r0
 8005f66:	1b79      	subs	r1, r7, r5
 8005f68:	eba7 0045 	sub.w	r0, r7, r5, lsl #1
 8005f6c:	f7ff ff7b 	bl	8005e66 <med3.constprop.0>
 8005f70:	4602      	mov	r2, r0
 8005f72:	4649      	mov	r1, r9
 8005f74:	9b00      	ldr	r3, [sp, #0]
 8005f76:	4650      	mov	r0, sl
 8005f78:	f7ff ff75 	bl	8005e66 <med3.constprop.0>
 8005f7c:	4681      	mov	r9, r0
 8005f7e:	f1b8 0f00 	cmp.w	r8, #0
 8005f82:	d124      	bne.n	8005fce <qsort+0x128>
 8005f84:	6833      	ldr	r3, [r6, #0]
 8005f86:	f8d9 2000 	ldr.w	r2, [r9]
 8005f8a:	6032      	str	r2, [r6, #0]
 8005f8c:	f8c9 3000 	str.w	r3, [r9]
 8005f90:	46d9      	mov	r9, fp
 8005f92:	46ba      	mov	sl, r7
 8005f94:	465d      	mov	r5, fp
 8005f96:	2300      	movs	r3, #0
 8005f98:	45b9      	cmp	r9, r7
 8005f9a:	d857      	bhi.n	800604c <qsort+0x1a6>
 8005f9c:	9303      	str	r3, [sp, #12]
 8005f9e:	4631      	mov	r1, r6
 8005fa0:	9b00      	ldr	r3, [sp, #0]
 8005fa2:	4648      	mov	r0, r9
 8005fa4:	4798      	blx	r3
 8005fa6:	2800      	cmp	r0, #0
 8005fa8:	9b03      	ldr	r3, [sp, #12]
 8005faa:	dc2c      	bgt.n	8006006 <qsort+0x160>
 8005fac:	d10a      	bne.n	8005fc4 <qsort+0x11e>
 8005fae:	f1b8 0f00 	cmp.w	r8, #0
 8005fb2:	d113      	bne.n	8005fdc <qsort+0x136>
 8005fb4:	682b      	ldr	r3, [r5, #0]
 8005fb6:	f8d9 2000 	ldr.w	r2, [r9]
 8005fba:	602a      	str	r2, [r5, #0]
 8005fbc:	f8c9 3000 	str.w	r3, [r9]
 8005fc0:	4425      	add	r5, r4
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	44a1      	add	r9, r4
 8005fc6:	e7e7      	b.n	8005f98 <qsort+0xf2>
 8005fc8:	463a      	mov	r2, r7
 8005fca:	46b2      	mov	sl, r6
 8005fcc:	e7d1      	b.n	8005f72 <qsort+0xcc>
 8005fce:	4643      	mov	r3, r8
 8005fd0:	4622      	mov	r2, r4
 8005fd2:	4649      	mov	r1, r9
 8005fd4:	4630      	mov	r0, r6
 8005fd6:	f7ff ff2d 	bl	8005e34 <swapfunc>
 8005fda:	e7d9      	b.n	8005f90 <qsort+0xea>
 8005fdc:	4643      	mov	r3, r8
 8005fde:	4622      	mov	r2, r4
 8005fe0:	4649      	mov	r1, r9
 8005fe2:	4628      	mov	r0, r5
 8005fe4:	f7ff ff26 	bl	8005e34 <swapfunc>
 8005fe8:	e7ea      	b.n	8005fc0 <qsort+0x11a>
 8005fea:	d10b      	bne.n	8006004 <qsort+0x15e>
 8005fec:	f1b8 0f00 	cmp.w	r8, #0
 8005ff0:	d11e      	bne.n	8006030 <qsort+0x18a>
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	f8da 2000 	ldr.w	r2, [sl]
 8005ff8:	603a      	str	r2, [r7, #0]
 8005ffa:	f8ca 3000 	str.w	r3, [sl]
 8005ffe:	ebaa 0a04 	sub.w	sl, sl, r4
 8006002:	2301      	movs	r3, #1
 8006004:	1b3f      	subs	r7, r7, r4
 8006006:	45b9      	cmp	r9, r7
 8006008:	d820      	bhi.n	800604c <qsort+0x1a6>
 800600a:	9303      	str	r3, [sp, #12]
 800600c:	4631      	mov	r1, r6
 800600e:	9b00      	ldr	r3, [sp, #0]
 8006010:	4638      	mov	r0, r7
 8006012:	4798      	blx	r3
 8006014:	2800      	cmp	r0, #0
 8006016:	9b03      	ldr	r3, [sp, #12]
 8006018:	dae7      	bge.n	8005fea <qsort+0x144>
 800601a:	f1b8 0f00 	cmp.w	r8, #0
 800601e:	d10e      	bne.n	800603e <qsort+0x198>
 8006020:	f8d9 3000 	ldr.w	r3, [r9]
 8006024:	683a      	ldr	r2, [r7, #0]
 8006026:	f8c9 2000 	str.w	r2, [r9]
 800602a:	603b      	str	r3, [r7, #0]
 800602c:	1b3f      	subs	r7, r7, r4
 800602e:	e7c8      	b.n	8005fc2 <qsort+0x11c>
 8006030:	4643      	mov	r3, r8
 8006032:	4622      	mov	r2, r4
 8006034:	4651      	mov	r1, sl
 8006036:	4638      	mov	r0, r7
 8006038:	f7ff fefc 	bl	8005e34 <swapfunc>
 800603c:	e7df      	b.n	8005ffe <qsort+0x158>
 800603e:	4643      	mov	r3, r8
 8006040:	4622      	mov	r2, r4
 8006042:	4639      	mov	r1, r7
 8006044:	4648      	mov	r0, r9
 8006046:	f7ff fef5 	bl	8005e34 <swapfunc>
 800604a:	e7ef      	b.n	800602c <qsort+0x186>
 800604c:	b9fb      	cbnz	r3, 800608e <qsort+0x1e8>
 800604e:	9b02      	ldr	r3, [sp, #8]
 8006050:	459b      	cmp	fp, r3
 8006052:	f4bf af44 	bcs.w	8005ede <qsort+0x38>
 8006056:	465d      	mov	r5, fp
 8006058:	e015      	b.n	8006086 <qsort+0x1e0>
 800605a:	4643      	mov	r3, r8
 800605c:	4622      	mov	r2, r4
 800605e:	4639      	mov	r1, r7
 8006060:	4628      	mov	r0, r5
 8006062:	f7ff fee7 	bl	8005e34 <swapfunc>
 8006066:	e00d      	b.n	8006084 <qsort+0x1de>
 8006068:	1b2f      	subs	r7, r5, r4
 800606a:	9b00      	ldr	r3, [sp, #0]
 800606c:	4629      	mov	r1, r5
 800606e:	4638      	mov	r0, r7
 8006070:	4798      	blx	r3
 8006072:	2800      	cmp	r0, #0
 8006074:	dd09      	ble.n	800608a <qsort+0x1e4>
 8006076:	f1b8 0f00 	cmp.w	r8, #0
 800607a:	d1ee      	bne.n	800605a <qsort+0x1b4>
 800607c:	682b      	ldr	r3, [r5, #0]
 800607e:	683a      	ldr	r2, [r7, #0]
 8006080:	602a      	str	r2, [r5, #0]
 8006082:	603b      	str	r3, [r7, #0]
 8006084:	463d      	mov	r5, r7
 8006086:	42ae      	cmp	r6, r5
 8006088:	d3ee      	bcc.n	8006068 <qsort+0x1c2>
 800608a:	44a3      	add	fp, r4
 800608c:	e7df      	b.n	800604e <qsort+0x1a8>
 800608e:	eba9 0b05 	sub.w	fp, r9, r5
 8006092:	1baa      	subs	r2, r5, r6
 8006094:	455a      	cmp	r2, fp
 8006096:	bfa8      	it	ge
 8006098:	465a      	movge	r2, fp
 800609a:	b12a      	cbz	r2, 80060a8 <qsort+0x202>
 800609c:	4643      	mov	r3, r8
 800609e:	eba9 0102 	sub.w	r1, r9, r2
 80060a2:	4630      	mov	r0, r6
 80060a4:	f7ff fec6 	bl	8005e34 <swapfunc>
 80060a8:	9b02      	ldr	r3, [sp, #8]
 80060aa:	eba3 020a 	sub.w	r2, r3, sl
 80060ae:	ebaa 0507 	sub.w	r5, sl, r7
 80060b2:	1b12      	subs	r2, r2, r4
 80060b4:	42aa      	cmp	r2, r5
 80060b6:	bf28      	it	cs
 80060b8:	462a      	movcs	r2, r5
 80060ba:	b12a      	cbz	r2, 80060c8 <qsort+0x222>
 80060bc:	9902      	ldr	r1, [sp, #8]
 80060be:	4643      	mov	r3, r8
 80060c0:	1a89      	subs	r1, r1, r2
 80060c2:	4648      	mov	r0, r9
 80060c4:	f7ff feb6 	bl	8005e34 <swapfunc>
 80060c8:	9b02      	ldr	r3, [sp, #8]
 80060ca:	455d      	cmp	r5, fp
 80060cc:	465f      	mov	r7, fp
 80060ce:	eba3 0005 	sub.w	r0, r3, r5
 80060d2:	d904      	bls.n	80060de <qsort+0x238>
 80060d4:	4633      	mov	r3, r6
 80060d6:	462f      	mov	r7, r5
 80060d8:	4606      	mov	r6, r0
 80060da:	465d      	mov	r5, fp
 80060dc:	4618      	mov	r0, r3
 80060de:	42a5      	cmp	r5, r4
 80060e0:	d921      	bls.n	8006126 <qsort+0x280>
 80060e2:	fbb5 f1f4 	udiv	r1, r5, r4
 80060e6:	9b01      	ldr	r3, [sp, #4]
 80060e8:	2b07      	cmp	r3, #7
 80060ea:	d80d      	bhi.n	8006108 <qsort+0x262>
 80060ec:	fbb7 f7f4 	udiv	r7, r7, r4
 80060f0:	aa14      	add	r2, sp, #80	@ 0x50
 80060f2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80060f6:	f843 6c40 	str.w	r6, [r3, #-64]
 80060fa:	f843 7c3c 	str.w	r7, [r3, #-60]
 80060fe:	9b01      	ldr	r3, [sp, #4]
 8006100:	3301      	adds	r3, #1
 8006102:	9301      	str	r3, [sp, #4]
 8006104:	4606      	mov	r6, r0
 8006106:	e6df      	b.n	8005ec8 <qsort+0x22>
 8006108:	9b00      	ldr	r3, [sp, #0]
 800610a:	4622      	mov	r2, r4
 800610c:	f7ff fecb 	bl	8005ea6 <qsort>
 8006110:	42a7      	cmp	r7, r4
 8006112:	d80b      	bhi.n	800612c <qsort+0x286>
 8006114:	9b01      	ldr	r3, [sp, #4]
 8006116:	aa14      	add	r2, sp, #80	@ 0x50
 8006118:	3b01      	subs	r3, #1
 800611a:	9301      	str	r3, [sp, #4]
 800611c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006120:	e953 0110 	ldrd	r0, r1, [r3, #-64]	@ 0x40
 8006124:	e7ee      	b.n	8006104 <qsort+0x25e>
 8006126:	42a7      	cmp	r7, r4
 8006128:	f67f aed9 	bls.w	8005ede <qsort+0x38>
 800612c:	fbb7 f1f4 	udiv	r1, r7, r4
 8006130:	4630      	mov	r0, r6
 8006132:	e7e7      	b.n	8006104 <qsort+0x25e>

08006134 <memset>:
 8006134:	4402      	add	r2, r0
 8006136:	4603      	mov	r3, r0
 8006138:	4293      	cmp	r3, r2
 800613a:	d100      	bne.n	800613e <memset+0xa>
 800613c:	4770      	bx	lr
 800613e:	f803 1b01 	strb.w	r1, [r3], #1
 8006142:	e7f9      	b.n	8006138 <memset+0x4>

08006144 <__errno>:
 8006144:	4b01      	ldr	r3, [pc, #4]	@ (800614c <__errno+0x8>)
 8006146:	6818      	ldr	r0, [r3, #0]
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	20005920 	.word	0x20005920

08006150 <__libc_init_array>:
 8006150:	b570      	push	{r4, r5, r6, lr}
 8006152:	4d0d      	ldr	r5, [pc, #52]	@ (8006188 <__libc_init_array+0x38>)
 8006154:	4c0d      	ldr	r4, [pc, #52]	@ (800618c <__libc_init_array+0x3c>)
 8006156:	1b64      	subs	r4, r4, r5
 8006158:	10a4      	asrs	r4, r4, #2
 800615a:	2600      	movs	r6, #0
 800615c:	42a6      	cmp	r6, r4
 800615e:	d109      	bne.n	8006174 <__libc_init_array+0x24>
 8006160:	4d0b      	ldr	r5, [pc, #44]	@ (8006190 <__libc_init_array+0x40>)
 8006162:	4c0c      	ldr	r4, [pc, #48]	@ (8006194 <__libc_init_array+0x44>)
 8006164:	f000 fb98 	bl	8006898 <_init>
 8006168:	1b64      	subs	r4, r4, r5
 800616a:	10a4      	asrs	r4, r4, #2
 800616c:	2600      	movs	r6, #0
 800616e:	42a6      	cmp	r6, r4
 8006170:	d105      	bne.n	800617e <__libc_init_array+0x2e>
 8006172:	bd70      	pop	{r4, r5, r6, pc}
 8006174:	f855 3b04 	ldr.w	r3, [r5], #4
 8006178:	4798      	blx	r3
 800617a:	3601      	adds	r6, #1
 800617c:	e7ee      	b.n	800615c <__libc_init_array+0xc>
 800617e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006182:	4798      	blx	r3
 8006184:	3601      	adds	r6, #1
 8006186:	e7f2      	b.n	800616e <__libc_init_array+0x1e>
 8006188:	0801be50 	.word	0x0801be50
 800618c:	0801be50 	.word	0x0801be50
 8006190:	0801be50 	.word	0x0801be50
 8006194:	0801be54 	.word	0x0801be54

08006198 <memcpy>:
 8006198:	440a      	add	r2, r1
 800619a:	4291      	cmp	r1, r2
 800619c:	f100 33ff 	add.w	r3, r0, #4294967295
 80061a0:	d100      	bne.n	80061a4 <memcpy+0xc>
 80061a2:	4770      	bx	lr
 80061a4:	b510      	push	{r4, lr}
 80061a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061ae:	4291      	cmp	r1, r2
 80061b0:	d1f9      	bne.n	80061a6 <memcpy+0xe>
 80061b2:	bd10      	pop	{r4, pc}

080061b4 <atan2>:
 80061b4:	f000 b908 	b.w	80063c8 <__ieee754_atan2>

080061b8 <sqrt>:
 80061b8:	b538      	push	{r3, r4, r5, lr}
 80061ba:	ed2d 8b02 	vpush	{d8}
 80061be:	ec55 4b10 	vmov	r4, r5, d0
 80061c2:	f000 f825 	bl	8006210 <__ieee754_sqrt>
 80061c6:	4622      	mov	r2, r4
 80061c8:	462b      	mov	r3, r5
 80061ca:	4620      	mov	r0, r4
 80061cc:	4629      	mov	r1, r5
 80061ce:	eeb0 8a40 	vmov.f32	s16, s0
 80061d2:	eef0 8a60 	vmov.f32	s17, s1
 80061d6:	f7fa fc75 	bl	8000ac4 <__aeabi_dcmpun>
 80061da:	b990      	cbnz	r0, 8006202 <sqrt+0x4a>
 80061dc:	2200      	movs	r2, #0
 80061de:	2300      	movs	r3, #0
 80061e0:	4620      	mov	r0, r4
 80061e2:	4629      	mov	r1, r5
 80061e4:	f7fa fc46 	bl	8000a74 <__aeabi_dcmplt>
 80061e8:	b158      	cbz	r0, 8006202 <sqrt+0x4a>
 80061ea:	f7ff ffab 	bl	8006144 <__errno>
 80061ee:	2321      	movs	r3, #33	@ 0x21
 80061f0:	6003      	str	r3, [r0, #0]
 80061f2:	2200      	movs	r2, #0
 80061f4:	2300      	movs	r3, #0
 80061f6:	4610      	mov	r0, r2
 80061f8:	4619      	mov	r1, r3
 80061fa:	f7fa faf3 	bl	80007e4 <__aeabi_ddiv>
 80061fe:	ec41 0b18 	vmov	d8, r0, r1
 8006202:	eeb0 0a48 	vmov.f32	s0, s16
 8006206:	eef0 0a68 	vmov.f32	s1, s17
 800620a:	ecbd 8b02 	vpop	{d8}
 800620e:	bd38      	pop	{r3, r4, r5, pc}

08006210 <__ieee754_sqrt>:
 8006210:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006214:	4a68      	ldr	r2, [pc, #416]	@ (80063b8 <__ieee754_sqrt+0x1a8>)
 8006216:	ec55 4b10 	vmov	r4, r5, d0
 800621a:	43aa      	bics	r2, r5
 800621c:	462b      	mov	r3, r5
 800621e:	4621      	mov	r1, r4
 8006220:	d110      	bne.n	8006244 <__ieee754_sqrt+0x34>
 8006222:	4622      	mov	r2, r4
 8006224:	4620      	mov	r0, r4
 8006226:	4629      	mov	r1, r5
 8006228:	f7fa f9b2 	bl	8000590 <__aeabi_dmul>
 800622c:	4602      	mov	r2, r0
 800622e:	460b      	mov	r3, r1
 8006230:	4620      	mov	r0, r4
 8006232:	4629      	mov	r1, r5
 8006234:	f7f9 fff6 	bl	8000224 <__adddf3>
 8006238:	4604      	mov	r4, r0
 800623a:	460d      	mov	r5, r1
 800623c:	ec45 4b10 	vmov	d0, r4, r5
 8006240:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006244:	2d00      	cmp	r5, #0
 8006246:	dc0e      	bgt.n	8006266 <__ieee754_sqrt+0x56>
 8006248:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800624c:	4322      	orrs	r2, r4
 800624e:	d0f5      	beq.n	800623c <__ieee754_sqrt+0x2c>
 8006250:	b19d      	cbz	r5, 800627a <__ieee754_sqrt+0x6a>
 8006252:	4622      	mov	r2, r4
 8006254:	4620      	mov	r0, r4
 8006256:	4629      	mov	r1, r5
 8006258:	f7f9 ffe2 	bl	8000220 <__aeabi_dsub>
 800625c:	4602      	mov	r2, r0
 800625e:	460b      	mov	r3, r1
 8006260:	f7fa fac0 	bl	80007e4 <__aeabi_ddiv>
 8006264:	e7e8      	b.n	8006238 <__ieee754_sqrt+0x28>
 8006266:	152a      	asrs	r2, r5, #20
 8006268:	d115      	bne.n	8006296 <__ieee754_sqrt+0x86>
 800626a:	2000      	movs	r0, #0
 800626c:	e009      	b.n	8006282 <__ieee754_sqrt+0x72>
 800626e:	0acb      	lsrs	r3, r1, #11
 8006270:	3a15      	subs	r2, #21
 8006272:	0549      	lsls	r1, r1, #21
 8006274:	2b00      	cmp	r3, #0
 8006276:	d0fa      	beq.n	800626e <__ieee754_sqrt+0x5e>
 8006278:	e7f7      	b.n	800626a <__ieee754_sqrt+0x5a>
 800627a:	462a      	mov	r2, r5
 800627c:	e7fa      	b.n	8006274 <__ieee754_sqrt+0x64>
 800627e:	005b      	lsls	r3, r3, #1
 8006280:	3001      	adds	r0, #1
 8006282:	02dc      	lsls	r4, r3, #11
 8006284:	d5fb      	bpl.n	800627e <__ieee754_sqrt+0x6e>
 8006286:	1e44      	subs	r4, r0, #1
 8006288:	1b12      	subs	r2, r2, r4
 800628a:	f1c0 0420 	rsb	r4, r0, #32
 800628e:	fa21 f404 	lsr.w	r4, r1, r4
 8006292:	4323      	orrs	r3, r4
 8006294:	4081      	lsls	r1, r0
 8006296:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800629a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800629e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062a2:	07d2      	lsls	r2, r2, #31
 80062a4:	bf5c      	itt	pl
 80062a6:	005b      	lslpl	r3, r3, #1
 80062a8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80062ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80062b0:	bf58      	it	pl
 80062b2:	0049      	lslpl	r1, r1, #1
 80062b4:	2600      	movs	r6, #0
 80062b6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80062ba:	106d      	asrs	r5, r5, #1
 80062bc:	0049      	lsls	r1, r1, #1
 80062be:	2016      	movs	r0, #22
 80062c0:	4632      	mov	r2, r6
 80062c2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80062c6:	1917      	adds	r7, r2, r4
 80062c8:	429f      	cmp	r7, r3
 80062ca:	bfde      	ittt	le
 80062cc:	193a      	addle	r2, r7, r4
 80062ce:	1bdb      	suble	r3, r3, r7
 80062d0:	1936      	addle	r6, r6, r4
 80062d2:	0fcf      	lsrs	r7, r1, #31
 80062d4:	3801      	subs	r0, #1
 80062d6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80062da:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80062de:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80062e2:	d1f0      	bne.n	80062c6 <__ieee754_sqrt+0xb6>
 80062e4:	4604      	mov	r4, r0
 80062e6:	2720      	movs	r7, #32
 80062e8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80062ec:	429a      	cmp	r2, r3
 80062ee:	eb00 0e0c 	add.w	lr, r0, ip
 80062f2:	db02      	blt.n	80062fa <__ieee754_sqrt+0xea>
 80062f4:	d113      	bne.n	800631e <__ieee754_sqrt+0x10e>
 80062f6:	458e      	cmp	lr, r1
 80062f8:	d811      	bhi.n	800631e <__ieee754_sqrt+0x10e>
 80062fa:	f1be 0f00 	cmp.w	lr, #0
 80062fe:	eb0e 000c 	add.w	r0, lr, ip
 8006302:	da42      	bge.n	800638a <__ieee754_sqrt+0x17a>
 8006304:	2800      	cmp	r0, #0
 8006306:	db40      	blt.n	800638a <__ieee754_sqrt+0x17a>
 8006308:	f102 0801 	add.w	r8, r2, #1
 800630c:	1a9b      	subs	r3, r3, r2
 800630e:	458e      	cmp	lr, r1
 8006310:	bf88      	it	hi
 8006312:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8006316:	eba1 010e 	sub.w	r1, r1, lr
 800631a:	4464      	add	r4, ip
 800631c:	4642      	mov	r2, r8
 800631e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8006322:	3f01      	subs	r7, #1
 8006324:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8006328:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800632c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006330:	d1dc      	bne.n	80062ec <__ieee754_sqrt+0xdc>
 8006332:	4319      	orrs	r1, r3
 8006334:	d01b      	beq.n	800636e <__ieee754_sqrt+0x15e>
 8006336:	f8df a084 	ldr.w	sl, [pc, #132]	@ 80063bc <__ieee754_sqrt+0x1ac>
 800633a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 80063c0 <__ieee754_sqrt+0x1b0>
 800633e:	e9da 0100 	ldrd	r0, r1, [sl]
 8006342:	e9db 2300 	ldrd	r2, r3, [fp]
 8006346:	f7f9 ff6b 	bl	8000220 <__aeabi_dsub>
 800634a:	e9da 8900 	ldrd	r8, r9, [sl]
 800634e:	4602      	mov	r2, r0
 8006350:	460b      	mov	r3, r1
 8006352:	4640      	mov	r0, r8
 8006354:	4649      	mov	r1, r9
 8006356:	f7fa fb97 	bl	8000a88 <__aeabi_dcmple>
 800635a:	b140      	cbz	r0, 800636e <__ieee754_sqrt+0x15e>
 800635c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8006360:	e9da 0100 	ldrd	r0, r1, [sl]
 8006364:	e9db 2300 	ldrd	r2, r3, [fp]
 8006368:	d111      	bne.n	800638e <__ieee754_sqrt+0x17e>
 800636a:	3601      	adds	r6, #1
 800636c:	463c      	mov	r4, r7
 800636e:	1072      	asrs	r2, r6, #1
 8006370:	0863      	lsrs	r3, r4, #1
 8006372:	07f1      	lsls	r1, r6, #31
 8006374:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8006378:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800637c:	bf48      	it	mi
 800637e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8006382:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8006386:	4618      	mov	r0, r3
 8006388:	e756      	b.n	8006238 <__ieee754_sqrt+0x28>
 800638a:	4690      	mov	r8, r2
 800638c:	e7be      	b.n	800630c <__ieee754_sqrt+0xfc>
 800638e:	f7f9 ff49 	bl	8000224 <__adddf3>
 8006392:	e9da 8900 	ldrd	r8, r9, [sl]
 8006396:	4602      	mov	r2, r0
 8006398:	460b      	mov	r3, r1
 800639a:	4640      	mov	r0, r8
 800639c:	4649      	mov	r1, r9
 800639e:	f7fa fb69 	bl	8000a74 <__aeabi_dcmplt>
 80063a2:	b120      	cbz	r0, 80063ae <__ieee754_sqrt+0x19e>
 80063a4:	1ca0      	adds	r0, r4, #2
 80063a6:	bf08      	it	eq
 80063a8:	3601      	addeq	r6, #1
 80063aa:	3402      	adds	r4, #2
 80063ac:	e7df      	b.n	800636e <__ieee754_sqrt+0x15e>
 80063ae:	1c63      	adds	r3, r4, #1
 80063b0:	f023 0401 	bic.w	r4, r3, #1
 80063b4:	e7db      	b.n	800636e <__ieee754_sqrt+0x15e>
 80063b6:	bf00      	nop
 80063b8:	7ff00000 	.word	0x7ff00000
 80063bc:	20005978 	.word	0x20005978
 80063c0:	20005970 	.word	0x20005970
 80063c4:	00000000 	.word	0x00000000

080063c8 <__ieee754_atan2>:
 80063c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063cc:	ec57 6b11 	vmov	r6, r7, d1
 80063d0:	4273      	negs	r3, r6
 80063d2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8006550 <__ieee754_atan2+0x188>
 80063d6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 80063da:	4333      	orrs	r3, r6
 80063dc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80063e0:	4543      	cmp	r3, r8
 80063e2:	ec51 0b10 	vmov	r0, r1, d0
 80063e6:	4635      	mov	r5, r6
 80063e8:	d809      	bhi.n	80063fe <__ieee754_atan2+0x36>
 80063ea:	4244      	negs	r4, r0
 80063ec:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80063f0:	4304      	orrs	r4, r0
 80063f2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80063f6:	4544      	cmp	r4, r8
 80063f8:	468e      	mov	lr, r1
 80063fa:	4681      	mov	r9, r0
 80063fc:	d907      	bls.n	800640e <__ieee754_atan2+0x46>
 80063fe:	4632      	mov	r2, r6
 8006400:	463b      	mov	r3, r7
 8006402:	f7f9 ff0f 	bl	8000224 <__adddf3>
 8006406:	ec41 0b10 	vmov	d0, r0, r1
 800640a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800640e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8006412:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8006416:	4334      	orrs	r4, r6
 8006418:	d103      	bne.n	8006422 <__ieee754_atan2+0x5a>
 800641a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800641e:	f000 b89b 	b.w	8006558 <atan>
 8006422:	17bc      	asrs	r4, r7, #30
 8006424:	f004 0402 	and.w	r4, r4, #2
 8006428:	ea53 0909 	orrs.w	r9, r3, r9
 800642c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8006430:	d107      	bne.n	8006442 <__ieee754_atan2+0x7a>
 8006432:	2c02      	cmp	r4, #2
 8006434:	d05f      	beq.n	80064f6 <__ieee754_atan2+0x12e>
 8006436:	2c03      	cmp	r4, #3
 8006438:	d1e5      	bne.n	8006406 <__ieee754_atan2+0x3e>
 800643a:	a141      	add	r1, pc, #260	@ (adr r1, 8006540 <__ieee754_atan2+0x178>)
 800643c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006440:	e7e1      	b.n	8006406 <__ieee754_atan2+0x3e>
 8006442:	4315      	orrs	r5, r2
 8006444:	d106      	bne.n	8006454 <__ieee754_atan2+0x8c>
 8006446:	f1be 0f00 	cmp.w	lr, #0
 800644a:	da5f      	bge.n	800650c <__ieee754_atan2+0x144>
 800644c:	a13e      	add	r1, pc, #248	@ (adr r1, 8006548 <__ieee754_atan2+0x180>)
 800644e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006452:	e7d8      	b.n	8006406 <__ieee754_atan2+0x3e>
 8006454:	4542      	cmp	r2, r8
 8006456:	d10f      	bne.n	8006478 <__ieee754_atan2+0xb0>
 8006458:	4293      	cmp	r3, r2
 800645a:	f104 34ff 	add.w	r4, r4, #4294967295
 800645e:	d107      	bne.n	8006470 <__ieee754_atan2+0xa8>
 8006460:	2c02      	cmp	r4, #2
 8006462:	d84c      	bhi.n	80064fe <__ieee754_atan2+0x136>
 8006464:	4b34      	ldr	r3, [pc, #208]	@ (8006538 <__ieee754_atan2+0x170>)
 8006466:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800646a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800646e:	e7ca      	b.n	8006406 <__ieee754_atan2+0x3e>
 8006470:	2c02      	cmp	r4, #2
 8006472:	d848      	bhi.n	8006506 <__ieee754_atan2+0x13e>
 8006474:	4b31      	ldr	r3, [pc, #196]	@ (800653c <__ieee754_atan2+0x174>)
 8006476:	e7f6      	b.n	8006466 <__ieee754_atan2+0x9e>
 8006478:	4543      	cmp	r3, r8
 800647a:	d0e4      	beq.n	8006446 <__ieee754_atan2+0x7e>
 800647c:	1a9b      	subs	r3, r3, r2
 800647e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8006482:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006486:	da1e      	bge.n	80064c6 <__ieee754_atan2+0xfe>
 8006488:	2f00      	cmp	r7, #0
 800648a:	da01      	bge.n	8006490 <__ieee754_atan2+0xc8>
 800648c:	323c      	adds	r2, #60	@ 0x3c
 800648e:	db1e      	blt.n	80064ce <__ieee754_atan2+0x106>
 8006490:	4632      	mov	r2, r6
 8006492:	463b      	mov	r3, r7
 8006494:	f7fa f9a6 	bl	80007e4 <__aeabi_ddiv>
 8006498:	ec41 0b10 	vmov	d0, r0, r1
 800649c:	f000 f9f4 	bl	8006888 <fabs>
 80064a0:	f000 f85a 	bl	8006558 <atan>
 80064a4:	ec51 0b10 	vmov	r0, r1, d0
 80064a8:	2c01      	cmp	r4, #1
 80064aa:	d013      	beq.n	80064d4 <__ieee754_atan2+0x10c>
 80064ac:	2c02      	cmp	r4, #2
 80064ae:	d015      	beq.n	80064dc <__ieee754_atan2+0x114>
 80064b0:	2c00      	cmp	r4, #0
 80064b2:	d0a8      	beq.n	8006406 <__ieee754_atan2+0x3e>
 80064b4:	a318      	add	r3, pc, #96	@ (adr r3, 8006518 <__ieee754_atan2+0x150>)
 80064b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ba:	f7f9 feb1 	bl	8000220 <__aeabi_dsub>
 80064be:	a318      	add	r3, pc, #96	@ (adr r3, 8006520 <__ieee754_atan2+0x158>)
 80064c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c4:	e014      	b.n	80064f0 <__ieee754_atan2+0x128>
 80064c6:	a118      	add	r1, pc, #96	@ (adr r1, 8006528 <__ieee754_atan2+0x160>)
 80064c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80064cc:	e7ec      	b.n	80064a8 <__ieee754_atan2+0xe0>
 80064ce:	2000      	movs	r0, #0
 80064d0:	2100      	movs	r1, #0
 80064d2:	e7e9      	b.n	80064a8 <__ieee754_atan2+0xe0>
 80064d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80064d8:	4619      	mov	r1, r3
 80064da:	e794      	b.n	8006406 <__ieee754_atan2+0x3e>
 80064dc:	a30e      	add	r3, pc, #56	@ (adr r3, 8006518 <__ieee754_atan2+0x150>)
 80064de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e2:	f7f9 fe9d 	bl	8000220 <__aeabi_dsub>
 80064e6:	4602      	mov	r2, r0
 80064e8:	460b      	mov	r3, r1
 80064ea:	a10d      	add	r1, pc, #52	@ (adr r1, 8006520 <__ieee754_atan2+0x158>)
 80064ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80064f0:	f7f9 fe96 	bl	8000220 <__aeabi_dsub>
 80064f4:	e787      	b.n	8006406 <__ieee754_atan2+0x3e>
 80064f6:	a10a      	add	r1, pc, #40	@ (adr r1, 8006520 <__ieee754_atan2+0x158>)
 80064f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80064fc:	e783      	b.n	8006406 <__ieee754_atan2+0x3e>
 80064fe:	a10c      	add	r1, pc, #48	@ (adr r1, 8006530 <__ieee754_atan2+0x168>)
 8006500:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006504:	e77f      	b.n	8006406 <__ieee754_atan2+0x3e>
 8006506:	2000      	movs	r0, #0
 8006508:	2100      	movs	r1, #0
 800650a:	e77c      	b.n	8006406 <__ieee754_atan2+0x3e>
 800650c:	a106      	add	r1, pc, #24	@ (adr r1, 8006528 <__ieee754_atan2+0x160>)
 800650e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006512:	e778      	b.n	8006406 <__ieee754_atan2+0x3e>
 8006514:	f3af 8000 	nop.w
 8006518:	33145c07 	.word	0x33145c07
 800651c:	3ca1a626 	.word	0x3ca1a626
 8006520:	54442d18 	.word	0x54442d18
 8006524:	400921fb 	.word	0x400921fb
 8006528:	54442d18 	.word	0x54442d18
 800652c:	3ff921fb 	.word	0x3ff921fb
 8006530:	54442d18 	.word	0x54442d18
 8006534:	3fe921fb 	.word	0x3fe921fb
 8006538:	0801bdf0 	.word	0x0801bdf0
 800653c:	0801bdd8 	.word	0x0801bdd8
 8006540:	54442d18 	.word	0x54442d18
 8006544:	c00921fb 	.word	0xc00921fb
 8006548:	54442d18 	.word	0x54442d18
 800654c:	bff921fb 	.word	0xbff921fb
 8006550:	7ff00000 	.word	0x7ff00000
 8006554:	00000000 	.word	0x00000000

08006558 <atan>:
 8006558:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800655c:	ec55 4b10 	vmov	r4, r5, d0
 8006560:	4bbf      	ldr	r3, [pc, #764]	@ (8006860 <atan+0x308>)
 8006562:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8006566:	429e      	cmp	r6, r3
 8006568:	46ab      	mov	fp, r5
 800656a:	d918      	bls.n	800659e <atan+0x46>
 800656c:	4bbd      	ldr	r3, [pc, #756]	@ (8006864 <atan+0x30c>)
 800656e:	429e      	cmp	r6, r3
 8006570:	d801      	bhi.n	8006576 <atan+0x1e>
 8006572:	d109      	bne.n	8006588 <atan+0x30>
 8006574:	b144      	cbz	r4, 8006588 <atan+0x30>
 8006576:	4622      	mov	r2, r4
 8006578:	462b      	mov	r3, r5
 800657a:	4620      	mov	r0, r4
 800657c:	4629      	mov	r1, r5
 800657e:	f7f9 fe51 	bl	8000224 <__adddf3>
 8006582:	4604      	mov	r4, r0
 8006584:	460d      	mov	r5, r1
 8006586:	e006      	b.n	8006596 <atan+0x3e>
 8006588:	f1bb 0f00 	cmp.w	fp, #0
 800658c:	f340 812b 	ble.w	80067e6 <atan+0x28e>
 8006590:	a597      	add	r5, pc, #604	@ (adr r5, 80067f0 <atan+0x298>)
 8006592:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006596:	ec45 4b10 	vmov	d0, r4, r5
 800659a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800659e:	4bb2      	ldr	r3, [pc, #712]	@ (8006868 <atan+0x310>)
 80065a0:	429e      	cmp	r6, r3
 80065a2:	d813      	bhi.n	80065cc <atan+0x74>
 80065a4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 80065a8:	429e      	cmp	r6, r3
 80065aa:	d80c      	bhi.n	80065c6 <atan+0x6e>
 80065ac:	a392      	add	r3, pc, #584	@ (adr r3, 80067f8 <atan+0x2a0>)
 80065ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065b2:	4620      	mov	r0, r4
 80065b4:	4629      	mov	r1, r5
 80065b6:	f7f9 fe35 	bl	8000224 <__adddf3>
 80065ba:	4bac      	ldr	r3, [pc, #688]	@ (800686c <atan+0x314>)
 80065bc:	2200      	movs	r2, #0
 80065be:	f7fa fa77 	bl	8000ab0 <__aeabi_dcmpgt>
 80065c2:	2800      	cmp	r0, #0
 80065c4:	d1e7      	bne.n	8006596 <atan+0x3e>
 80065c6:	f04f 3aff 	mov.w	sl, #4294967295
 80065ca:	e029      	b.n	8006620 <atan+0xc8>
 80065cc:	f000 f95c 	bl	8006888 <fabs>
 80065d0:	4ba7      	ldr	r3, [pc, #668]	@ (8006870 <atan+0x318>)
 80065d2:	429e      	cmp	r6, r3
 80065d4:	ec55 4b10 	vmov	r4, r5, d0
 80065d8:	f200 80bc 	bhi.w	8006754 <atan+0x1fc>
 80065dc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 80065e0:	429e      	cmp	r6, r3
 80065e2:	f200 809e 	bhi.w	8006722 <atan+0x1ca>
 80065e6:	4622      	mov	r2, r4
 80065e8:	462b      	mov	r3, r5
 80065ea:	4620      	mov	r0, r4
 80065ec:	4629      	mov	r1, r5
 80065ee:	f7f9 fe19 	bl	8000224 <__adddf3>
 80065f2:	4b9e      	ldr	r3, [pc, #632]	@ (800686c <atan+0x314>)
 80065f4:	2200      	movs	r2, #0
 80065f6:	f7f9 fe13 	bl	8000220 <__aeabi_dsub>
 80065fa:	2200      	movs	r2, #0
 80065fc:	4606      	mov	r6, r0
 80065fe:	460f      	mov	r7, r1
 8006600:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006604:	4620      	mov	r0, r4
 8006606:	4629      	mov	r1, r5
 8006608:	f7f9 fe0c 	bl	8000224 <__adddf3>
 800660c:	4602      	mov	r2, r0
 800660e:	460b      	mov	r3, r1
 8006610:	4630      	mov	r0, r6
 8006612:	4639      	mov	r1, r7
 8006614:	f7fa f8e6 	bl	80007e4 <__aeabi_ddiv>
 8006618:	f04f 0a00 	mov.w	sl, #0
 800661c:	4604      	mov	r4, r0
 800661e:	460d      	mov	r5, r1
 8006620:	4622      	mov	r2, r4
 8006622:	462b      	mov	r3, r5
 8006624:	4620      	mov	r0, r4
 8006626:	4629      	mov	r1, r5
 8006628:	f7f9 ffb2 	bl	8000590 <__aeabi_dmul>
 800662c:	4602      	mov	r2, r0
 800662e:	460b      	mov	r3, r1
 8006630:	4680      	mov	r8, r0
 8006632:	4689      	mov	r9, r1
 8006634:	f7f9 ffac 	bl	8000590 <__aeabi_dmul>
 8006638:	a371      	add	r3, pc, #452	@ (adr r3, 8006800 <atan+0x2a8>)
 800663a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663e:	4606      	mov	r6, r0
 8006640:	460f      	mov	r7, r1
 8006642:	f7f9 ffa5 	bl	8000590 <__aeabi_dmul>
 8006646:	a370      	add	r3, pc, #448	@ (adr r3, 8006808 <atan+0x2b0>)
 8006648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664c:	f7f9 fdea 	bl	8000224 <__adddf3>
 8006650:	4632      	mov	r2, r6
 8006652:	463b      	mov	r3, r7
 8006654:	f7f9 ff9c 	bl	8000590 <__aeabi_dmul>
 8006658:	a36d      	add	r3, pc, #436	@ (adr r3, 8006810 <atan+0x2b8>)
 800665a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800665e:	f7f9 fde1 	bl	8000224 <__adddf3>
 8006662:	4632      	mov	r2, r6
 8006664:	463b      	mov	r3, r7
 8006666:	f7f9 ff93 	bl	8000590 <__aeabi_dmul>
 800666a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006818 <atan+0x2c0>)
 800666c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006670:	f7f9 fdd8 	bl	8000224 <__adddf3>
 8006674:	4632      	mov	r2, r6
 8006676:	463b      	mov	r3, r7
 8006678:	f7f9 ff8a 	bl	8000590 <__aeabi_dmul>
 800667c:	a368      	add	r3, pc, #416	@ (adr r3, 8006820 <atan+0x2c8>)
 800667e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006682:	f7f9 fdcf 	bl	8000224 <__adddf3>
 8006686:	4632      	mov	r2, r6
 8006688:	463b      	mov	r3, r7
 800668a:	f7f9 ff81 	bl	8000590 <__aeabi_dmul>
 800668e:	a366      	add	r3, pc, #408	@ (adr r3, 8006828 <atan+0x2d0>)
 8006690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006694:	f7f9 fdc6 	bl	8000224 <__adddf3>
 8006698:	4642      	mov	r2, r8
 800669a:	464b      	mov	r3, r9
 800669c:	f7f9 ff78 	bl	8000590 <__aeabi_dmul>
 80066a0:	a363      	add	r3, pc, #396	@ (adr r3, 8006830 <atan+0x2d8>)
 80066a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a6:	4680      	mov	r8, r0
 80066a8:	4689      	mov	r9, r1
 80066aa:	4630      	mov	r0, r6
 80066ac:	4639      	mov	r1, r7
 80066ae:	f7f9 ff6f 	bl	8000590 <__aeabi_dmul>
 80066b2:	a361      	add	r3, pc, #388	@ (adr r3, 8006838 <atan+0x2e0>)
 80066b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b8:	f7f9 fdb2 	bl	8000220 <__aeabi_dsub>
 80066bc:	4632      	mov	r2, r6
 80066be:	463b      	mov	r3, r7
 80066c0:	f7f9 ff66 	bl	8000590 <__aeabi_dmul>
 80066c4:	a35e      	add	r3, pc, #376	@ (adr r3, 8006840 <atan+0x2e8>)
 80066c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ca:	f7f9 fda9 	bl	8000220 <__aeabi_dsub>
 80066ce:	4632      	mov	r2, r6
 80066d0:	463b      	mov	r3, r7
 80066d2:	f7f9 ff5d 	bl	8000590 <__aeabi_dmul>
 80066d6:	a35c      	add	r3, pc, #368	@ (adr r3, 8006848 <atan+0x2f0>)
 80066d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066dc:	f7f9 fda0 	bl	8000220 <__aeabi_dsub>
 80066e0:	4632      	mov	r2, r6
 80066e2:	463b      	mov	r3, r7
 80066e4:	f7f9 ff54 	bl	8000590 <__aeabi_dmul>
 80066e8:	a359      	add	r3, pc, #356	@ (adr r3, 8006850 <atan+0x2f8>)
 80066ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ee:	f7f9 fd97 	bl	8000220 <__aeabi_dsub>
 80066f2:	4632      	mov	r2, r6
 80066f4:	463b      	mov	r3, r7
 80066f6:	f7f9 ff4b 	bl	8000590 <__aeabi_dmul>
 80066fa:	4602      	mov	r2, r0
 80066fc:	460b      	mov	r3, r1
 80066fe:	4640      	mov	r0, r8
 8006700:	4649      	mov	r1, r9
 8006702:	f7f9 fd8f 	bl	8000224 <__adddf3>
 8006706:	4622      	mov	r2, r4
 8006708:	462b      	mov	r3, r5
 800670a:	f7f9 ff41 	bl	8000590 <__aeabi_dmul>
 800670e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006712:	4602      	mov	r2, r0
 8006714:	460b      	mov	r3, r1
 8006716:	d148      	bne.n	80067aa <atan+0x252>
 8006718:	4620      	mov	r0, r4
 800671a:	4629      	mov	r1, r5
 800671c:	f7f9 fd80 	bl	8000220 <__aeabi_dsub>
 8006720:	e72f      	b.n	8006582 <atan+0x2a>
 8006722:	4b52      	ldr	r3, [pc, #328]	@ (800686c <atan+0x314>)
 8006724:	2200      	movs	r2, #0
 8006726:	4620      	mov	r0, r4
 8006728:	4629      	mov	r1, r5
 800672a:	f7f9 fd79 	bl	8000220 <__aeabi_dsub>
 800672e:	4b4f      	ldr	r3, [pc, #316]	@ (800686c <atan+0x314>)
 8006730:	4606      	mov	r6, r0
 8006732:	460f      	mov	r7, r1
 8006734:	2200      	movs	r2, #0
 8006736:	4620      	mov	r0, r4
 8006738:	4629      	mov	r1, r5
 800673a:	f7f9 fd73 	bl	8000224 <__adddf3>
 800673e:	4602      	mov	r2, r0
 8006740:	460b      	mov	r3, r1
 8006742:	4630      	mov	r0, r6
 8006744:	4639      	mov	r1, r7
 8006746:	f7fa f84d 	bl	80007e4 <__aeabi_ddiv>
 800674a:	f04f 0a01 	mov.w	sl, #1
 800674e:	4604      	mov	r4, r0
 8006750:	460d      	mov	r5, r1
 8006752:	e765      	b.n	8006620 <atan+0xc8>
 8006754:	4b47      	ldr	r3, [pc, #284]	@ (8006874 <atan+0x31c>)
 8006756:	429e      	cmp	r6, r3
 8006758:	d21c      	bcs.n	8006794 <atan+0x23c>
 800675a:	4b47      	ldr	r3, [pc, #284]	@ (8006878 <atan+0x320>)
 800675c:	2200      	movs	r2, #0
 800675e:	4620      	mov	r0, r4
 8006760:	4629      	mov	r1, r5
 8006762:	f7f9 fd5d 	bl	8000220 <__aeabi_dsub>
 8006766:	4b44      	ldr	r3, [pc, #272]	@ (8006878 <atan+0x320>)
 8006768:	4606      	mov	r6, r0
 800676a:	460f      	mov	r7, r1
 800676c:	2200      	movs	r2, #0
 800676e:	4620      	mov	r0, r4
 8006770:	4629      	mov	r1, r5
 8006772:	f7f9 ff0d 	bl	8000590 <__aeabi_dmul>
 8006776:	4b3d      	ldr	r3, [pc, #244]	@ (800686c <atan+0x314>)
 8006778:	2200      	movs	r2, #0
 800677a:	f7f9 fd53 	bl	8000224 <__adddf3>
 800677e:	4602      	mov	r2, r0
 8006780:	460b      	mov	r3, r1
 8006782:	4630      	mov	r0, r6
 8006784:	4639      	mov	r1, r7
 8006786:	f7fa f82d 	bl	80007e4 <__aeabi_ddiv>
 800678a:	f04f 0a02 	mov.w	sl, #2
 800678e:	4604      	mov	r4, r0
 8006790:	460d      	mov	r5, r1
 8006792:	e745      	b.n	8006620 <atan+0xc8>
 8006794:	4622      	mov	r2, r4
 8006796:	462b      	mov	r3, r5
 8006798:	4938      	ldr	r1, [pc, #224]	@ (800687c <atan+0x324>)
 800679a:	2000      	movs	r0, #0
 800679c:	f7fa f822 	bl	80007e4 <__aeabi_ddiv>
 80067a0:	f04f 0a03 	mov.w	sl, #3
 80067a4:	4604      	mov	r4, r0
 80067a6:	460d      	mov	r5, r1
 80067a8:	e73a      	b.n	8006620 <atan+0xc8>
 80067aa:	4b35      	ldr	r3, [pc, #212]	@ (8006880 <atan+0x328>)
 80067ac:	4e35      	ldr	r6, [pc, #212]	@ (8006884 <atan+0x32c>)
 80067ae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80067b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b6:	f7f9 fd33 	bl	8000220 <__aeabi_dsub>
 80067ba:	4622      	mov	r2, r4
 80067bc:	462b      	mov	r3, r5
 80067be:	f7f9 fd2f 	bl	8000220 <__aeabi_dsub>
 80067c2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80067c6:	4602      	mov	r2, r0
 80067c8:	460b      	mov	r3, r1
 80067ca:	e9d6 0100 	ldrd	r0, r1, [r6]
 80067ce:	f7f9 fd27 	bl	8000220 <__aeabi_dsub>
 80067d2:	f1bb 0f00 	cmp.w	fp, #0
 80067d6:	4604      	mov	r4, r0
 80067d8:	460d      	mov	r5, r1
 80067da:	f6bf aedc 	bge.w	8006596 <atan+0x3e>
 80067de:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80067e2:	461d      	mov	r5, r3
 80067e4:	e6d7      	b.n	8006596 <atan+0x3e>
 80067e6:	a51c      	add	r5, pc, #112	@ (adr r5, 8006858 <atan+0x300>)
 80067e8:	e9d5 4500 	ldrd	r4, r5, [r5]
 80067ec:	e6d3      	b.n	8006596 <atan+0x3e>
 80067ee:	bf00      	nop
 80067f0:	54442d18 	.word	0x54442d18
 80067f4:	3ff921fb 	.word	0x3ff921fb
 80067f8:	8800759c 	.word	0x8800759c
 80067fc:	7e37e43c 	.word	0x7e37e43c
 8006800:	e322da11 	.word	0xe322da11
 8006804:	3f90ad3a 	.word	0x3f90ad3a
 8006808:	24760deb 	.word	0x24760deb
 800680c:	3fa97b4b 	.word	0x3fa97b4b
 8006810:	a0d03d51 	.word	0xa0d03d51
 8006814:	3fb10d66 	.word	0x3fb10d66
 8006818:	c54c206e 	.word	0xc54c206e
 800681c:	3fb745cd 	.word	0x3fb745cd
 8006820:	920083ff 	.word	0x920083ff
 8006824:	3fc24924 	.word	0x3fc24924
 8006828:	5555550d 	.word	0x5555550d
 800682c:	3fd55555 	.word	0x3fd55555
 8006830:	2c6a6c2f 	.word	0x2c6a6c2f
 8006834:	bfa2b444 	.word	0xbfa2b444
 8006838:	52defd9a 	.word	0x52defd9a
 800683c:	3fadde2d 	.word	0x3fadde2d
 8006840:	af749a6d 	.word	0xaf749a6d
 8006844:	3fb3b0f2 	.word	0x3fb3b0f2
 8006848:	fe231671 	.word	0xfe231671
 800684c:	3fbc71c6 	.word	0x3fbc71c6
 8006850:	9998ebc4 	.word	0x9998ebc4
 8006854:	3fc99999 	.word	0x3fc99999
 8006858:	54442d18 	.word	0x54442d18
 800685c:	bff921fb 	.word	0xbff921fb
 8006860:	440fffff 	.word	0x440fffff
 8006864:	7ff00000 	.word	0x7ff00000
 8006868:	3fdbffff 	.word	0x3fdbffff
 800686c:	3ff00000 	.word	0x3ff00000
 8006870:	3ff2ffff 	.word	0x3ff2ffff
 8006874:	40038000 	.word	0x40038000
 8006878:	3ff80000 	.word	0x3ff80000
 800687c:	bff00000 	.word	0xbff00000
 8006880:	0801be08 	.word	0x0801be08
 8006884:	0801be28 	.word	0x0801be28

08006888 <fabs>:
 8006888:	ec51 0b10 	vmov	r0, r1, d0
 800688c:	4602      	mov	r2, r0
 800688e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006892:	ec43 2b10 	vmov	d0, r2, r3
 8006896:	4770      	bx	lr

08006898 <_init>:
 8006898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800689a:	bf00      	nop
 800689c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800689e:	bc08      	pop	{r3}
 80068a0:	469e      	mov	lr, r3
 80068a2:	4770      	bx	lr

080068a4 <_fini>:
 80068a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068a6:	bf00      	nop
 80068a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068aa:	bc08      	pop	{r3}
 80068ac:	469e      	mov	lr, r3
 80068ae:	4770      	bx	lr
