
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/CCOAexp/Experiment/Exp3_ALU/pa.fromHdl.tcl
# create_project -name Exp3 -dir "E:/CCOAexp/Experiment/Exp3_ALU/planAhead_run_1" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "ALU_M.ucf" [current_fileset -constrset]
Adding file 'E:/CCOAexp/Experiment/Exp3_ALU/ALU_M.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {CLED_M.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Choice_M.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU_TOP.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU_M.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top ALU_M $srcset
# add_files [list {ALU_M.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/CCOAexp/Experiment/Exp3_ALU/CLED_M.v" into library work
Analyzing Verilog file "E:/CCOAexp/Experiment/Exp3_ALU/Choice_M.v" into library work
Analyzing Verilog file "E:/CCOAexp/Experiment/Exp3_ALU/ALU_TOP.v" into library work
Analyzing Verilog file "E:/CCOAexp/Experiment/Exp3_ALU/ALU_M.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/CCOAexp/Experiment/Exp3_ALU/ALU_M.ucf]
Finished Parsing UCF File [E:/CCOAexp/Experiment/Exp3_ALU/ALU_M.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b09702b5
open_rtl_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 631.379 ; gain = 154.180
update_compile_order -fileset sim_1
startgroup
set_property package_pin T10 [get_ports {AB_SW[2]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {AB_SW[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {AB_SW[0]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {ALU_OP[2]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {ALU_OP[2]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {ALU_OP[1]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {ALU_OP[0]}]
endgroup
startgroup
set_property package_pin C4 [get_ports {F_LED_SW[2]}]
endgroup
startgroup
set_property package_pin B8 [get_ports {F_LED_SW[1]}]
endgroup
startgroup
set_property package_pin B8 [get_ports {F_LED_SW[1]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {F_LED_SW[0]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {LED[7]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {LED[6]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {LED[5]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {LED[4]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {LED[3]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {LED[2]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin T11 [get_ports {LED[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri May 18 14:10:38 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
