INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 00:43:45 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : jacobi_1d
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.059ns  (required time - arrival time)
  Source:                 c_LSQ_B/storeQ/head_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_B/storeQ/head_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.746ns (12.948%)  route 5.016ns (87.052%))
  Logic Levels:           9  (LUT2=2 LUT6=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 5.265 - 4.000 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3279, unset)         1.372     1.372    c_LSQ_B/storeQ/clk
    SLICE_X57Y124        FDRE                                         r  c_LSQ_B/storeQ/head_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y124        FDRE (Prop_fdre_C_Q)         0.269     1.641 r  c_LSQ_B/storeQ/head_reg[0]_rep__0/Q
                         net (fo=265, routed)         1.069     2.710    c_LSQ_B/storeQ/head_reg[0]_rep__0_19
    SLICE_X58Y126        LUT6 (Prop_lut6_I4_O)        0.053     2.763 r  c_LSQ_B/storeQ/B_we0_INST_0_i_159/O
                         net (fo=2, routed)           0.572     3.334    c_LSQ_B/storeQ/B_we0_INST_0_i_159_n_0
    SLICE_X57Y126        LUT6 (Prop_lut6_I3_O)        0.053     3.387 r  c_LSQ_B/storeQ/B_we0_INST_0_i_82/O
                         net (fo=10, routed)          0.420     3.808    c_LSQ_B/loadQ/B_we0_INST_0_i_85_0
    SLICE_X58Y127        LUT2 (Prop_lut2_I1_O)        0.053     3.861 f  c_LSQ_B/loadQ/B_we0_INST_0_i_164/O
                         net (fo=1, routed)           0.320     4.181    c_LSQ_B/loadQ/B_we0_INST_0_i_164_n_0
    SLICE_X58Y127        LUT6 (Prop_lut6_I3_O)        0.053     4.234 r  c_LSQ_B/loadQ/B_we0_INST_0_i_85/O
                         net (fo=3, routed)           0.425     4.659    c_LSQ_B/storeQ/B_we0_INST_0_i_24
    SLICE_X57Y129        LUT6 (Prop_lut6_I1_O)        0.053     4.712 r  c_LSQ_B/storeQ/B_we0_INST_0_i_80/O
                         net (fo=1, routed)           0.458     5.170    c_LSQ_B/loadQ/B_we0_INST_0_i_6_1
    SLICE_X60Y131        LUT6 (Prop_lut6_I5_O)        0.053     5.223 f  c_LSQ_B/loadQ/B_we0_INST_0_i_24/O
                         net (fo=1, routed)           0.243     5.466    c_LSQ_B/storeQ/B_we0_INST_0_i_1
    SLICE_X61Y129        LUT6 (Prop_lut6_I0_O)        0.053     5.519 f  c_LSQ_B/storeQ/B_we0_INST_0_i_6/O
                         net (fo=1, routed)           0.548     6.067    c_LSQ_B/loadQ/head_reg[1]_rep__1_0
    SLICE_X61Y130        LUT6 (Prop_lut6_I3_O)        0.053     6.120 r  c_LSQ_B/loadQ/B_we0_INST_0_i_1/O
                         net (fo=17, routed)          0.490     6.611    c_LSQ_B/loadQ/addrKnown_0_reg_2
    SLICE_X59Y124        LUT2 (Prop_lut2_I0_O)        0.053     6.664 r  c_LSQ_B/loadQ/B_we0_INST_0/O
                         net (fo=12, routed)          0.470     7.134    c_LSQ_B/storeQ/head_reg[1]_rep__1_2[0]
    SLICE_X59Y124        FDRE                                         r  c_LSQ_B/storeQ/head_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3279, unset)         1.265     5.265    c_LSQ_B/storeQ/clk
    SLICE_X59Y124        FDRE                                         r  c_LSQ_B/storeQ/head_reg[1]_rep__1/C
                         clock pessimism              0.089     5.354    
                         clock uncertainty           -0.035     5.319    
    SLICE_X59Y124        FDRE (Setup_fdre_C_CE)      -0.244     5.075    c_LSQ_B/storeQ/head_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          5.075    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                 -2.059    




report_timing: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.812 ; gain = 0.000
