<stg><name>single_block_AES_encrypt_aes_cipher</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="5">
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="41">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="3" to="2">
<condition id="43">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="3" to="4">
<condition id="44">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="3">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="5" to="6">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="6" to="7">
<condition id="52">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="14">
<condition id="51">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="7" to="8">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="8" to="9">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="9" to="10">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="10" to="11">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="11" to="12">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="12" to="13">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="13" to="6">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="14" to="15">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="15" to="16">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="16" to="17">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="17" to="18">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="18" to="19">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="19" to="20">
<condition id="70">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="20" to="19">
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="20" to="21">
<condition id="73">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="21" to="20">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="8" op_0_bw="64">
<![CDATA[
:0  %state = alloca [16 x i8], align 16

]]></node>
<StgValue><ssdm name="state"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit1:0  %i = phi i3 [ 0, %0 ], [ %i_12, %.preheader5 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1:1  %exitcond4 = icmp eq i3 %i, -4

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit1:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1:3  %i_12 = add i3 %i, 1

]]></node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1:4  br i1 %exitcond4, label %2, label %.preheader5.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="4" op_0_bw="3">
<![CDATA[
.preheader5.preheader:0  %tmp_cast = zext i3 %i to i4

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="2" op_0_bw="3">
<![CDATA[
.preheader5.preheader:1  %tmp = trunc i3 %i to i2

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader5.preheader:2  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp, i2 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:3  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
:0  call fastcc void @single_block_AES_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader5:0  %j = phi i3 [ %j_3, %1 ], [ 0, %.preheader5.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:1  %exitcond3 = icmp eq i3 %j, -4

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:3  %j_3 = add i3 %j, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond3, label %.loopexit1, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="4" op_0_bw="3">
<![CDATA[
:0  %tmp_63_cast = zext i3 %j to i4

]]></node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="2" op_0_bw="3">
<![CDATA[
:1  %tmp_55 = trunc i3 %j to i2

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:2  %tmp_40 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_55, i2 0)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %tmp_41 = add i4 %tmp_cast, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_42 = zext i4 %tmp_41 to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %in_addr = getelementptr [16 x i8]* %in_r, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="4">
<![CDATA[
:6  %in_load = load i8* %in_addr, align 1

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %tmp_43 = add i4 %tmp_63_cast, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="4">
<![CDATA[
:6  %in_load = load i8* %in_addr, align 1

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="4">
<![CDATA[
:8  %tmp_44 = zext i4 %tmp_43 to i64

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %state_addr = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_44

]]></node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:10  store i8 %in_load, i8* %state_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
:0  call fastcc void @single_block_AES_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %r = phi i4 [ 1, %2 ], [ %r_1, %4 ]

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond2 = icmp eq i4 %r, -6

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2, label %5, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call fastcc void @single_block_AES_encrypt_sub_bytes([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call fastcc void @single_block_AES_encrypt_sub_bytes([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call fastcc void @single_block_AES_encrypt_sub_bytes([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call fastcc void @single_block_AES_encrypt_shift_rows([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call fastcc void @single_block_AES_encrypt_shift_rows([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="63" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call fastcc void @single_block_AES_encrypt_mix_columns([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="64" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call fastcc void @single_block_AES_encrypt_mix_columns([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="6" op_0_bw="4">
<![CDATA[
:3  %r_cast3_cast = zext i4 %r to i6

]]></node>
<StgValue><ssdm name="r_cast3_cast"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
:4  call fastcc void @single_block_AES_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext %r_cast3_cast)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %r_1 = add i4 %r, 1

]]></node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="68" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
:4  call fastcc void @single_block_AES_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext %r_cast3_cast)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="70" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call fastcc void @single_block_AES_encrypt_sub_bytes([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="71" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call fastcc void @single_block_AES_encrypt_shift_rows([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="72" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call fastcc void @single_block_AES_encrypt_shift_rows([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="73" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
:2  call fastcc void @single_block_AES_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext 10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="74" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
:2  call fastcc void @single_block_AES_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext 10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="76" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %i_1 = phi i3 [ 0, %5 ], [ %i_13, %.preheader ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="77" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i3 %i_1, -4

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="78" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="79" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_13 = add i3 %i_1, 1

]]></node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="80" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %7, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_69_cast = zext i3 %i_1 to i4

]]></node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="82" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:1  %tmp_56 = trunc i3 %i_1 to i2

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="83" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %tmp_45 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_56, i2 0)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="84" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="86" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %j_1 = phi i3 [ %j_4, %6 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="87" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond = icmp eq i3 %j_1, -4

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="88" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="89" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %j_4 = add i3 %j_1, 1

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="90" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="4" op_0_bw="3">
<![CDATA[
:0  %tmp_71_cast = zext i3 %j_1 to i4

]]></node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="92" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_46 = add i4 %tmp_71_cast, %tmp_45

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="93" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_47 = zext i4 %tmp_46 to i64

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="94" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %state_addr_5 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="state_addr_5"/></StgValue>
</operation>

<operation id="95" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="4">
<![CDATA[
:4  %state_load = load i8* %state_addr_5, align 1

]]></node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="96" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="2" op_0_bw="3">
<![CDATA[
:5  %tmp_57 = trunc i3 %j_1 to i2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="97" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:6  %tmp_48 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_57, i2 0)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="98" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %tmp_49 = add i4 %tmp_69_cast, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="99" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="4">
<![CDATA[
:4  %state_load = load i8* %state_addr_5, align 1

]]></node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="100" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="4">
<![CDATA[
:8  %tmp_50 = zext i4 %tmp_49 to i64

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="101" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %out_addr = getelementptr [16 x i8]* %out_r, i64 0, i64 %tmp_50

]]></node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="102" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:10  store i8 %state_load, i8* %out_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
