<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p222" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_222{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_222{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_222{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_222{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_222{left:151px;bottom:1083px;letter-spacing:0.15px;}
#t6_222{left:69px;bottom:1059px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_222{left:69px;bottom:1042px;letter-spacing:-0.16px;word-spacing:-0.75px;}
#t8_222{left:69px;bottom:1025px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t9_222{left:69px;bottom:1008px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#ta_222{left:230px;bottom:964px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tb_222{left:316px;bottom:964px;letter-spacing:0.13px;word-spacing:-0.02px;}
#tc_222{left:100px;bottom:941px;letter-spacing:-0.12px;}
#td_222{left:101px;bottom:924px;letter-spacing:-0.14px;}
#te_222{left:233px;bottom:924px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tf_222{left:467px;bottom:924px;letter-spacing:-0.12px;}
#tg_222{left:643px;bottom:924px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#th_222{left:87px;bottom:900px;letter-spacing:-0.18px;}
#ti_222{left:143px;bottom:900px;letter-spacing:-0.14px;}
#tj_222{left:81px;bottom:875px;letter-spacing:-0.17px;}
#tk_222{left:138px;bottom:875px;letter-spacing:-0.17px;}
#tl_222{left:188px;bottom:875px;letter-spacing:-0.15px;}
#tm_222{left:451px;bottom:875px;letter-spacing:-0.12px;}
#tn_222{left:533px;bottom:875px;letter-spacing:-0.12px;}
#to_222{left:81px;bottom:851px;letter-spacing:-0.17px;}
#tp_222{left:138px;bottom:851px;letter-spacing:-0.17px;}
#tq_222{left:188px;bottom:851px;letter-spacing:-0.15px;}
#tr_222{left:451px;bottom:851px;letter-spacing:-0.12px;}
#ts_222{left:533px;bottom:851px;letter-spacing:-0.12px;}
#tt_222{left:81px;bottom:826px;letter-spacing:-0.16px;}
#tu_222{left:138px;bottom:826px;letter-spacing:-0.16px;}
#tv_222{left:189px;bottom:826px;letter-spacing:-0.15px;}
#tw_222{left:451px;bottom:826px;letter-spacing:-0.13px;}
#tx_222{left:533px;bottom:826px;letter-spacing:-0.12px;}
#ty_222{left:533px;bottom:810px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_222{left:81px;bottom:785px;letter-spacing:-0.16px;}
#t10_222{left:138px;bottom:785px;letter-spacing:-0.16px;}
#t11_222{left:189px;bottom:785px;letter-spacing:-0.15px;}
#t12_222{left:451px;bottom:785px;letter-spacing:-0.13px;}
#t13_222{left:533px;bottom:785px;letter-spacing:-0.12px;}
#t14_222{left:533px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_222{left:81px;bottom:744px;letter-spacing:-0.16px;}
#t16_222{left:138px;bottom:744px;letter-spacing:-0.16px;}
#t17_222{left:189px;bottom:744px;letter-spacing:-0.15px;}
#t18_222{left:451px;bottom:744px;letter-spacing:-0.13px;}
#t19_222{left:533px;bottom:744px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_222{left:81px;bottom:719px;letter-spacing:-0.16px;}
#t1b_222{left:138px;bottom:719px;letter-spacing:-0.16px;}
#t1c_222{left:189px;bottom:719px;letter-spacing:-0.15px;}
#t1d_222{left:451px;bottom:719px;letter-spacing:-0.13px;}
#t1e_222{left:533px;bottom:719px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_222{left:81px;bottom:695px;letter-spacing:-0.16px;}
#t1g_222{left:138px;bottom:695px;letter-spacing:-0.16px;}
#t1h_222{left:189px;bottom:695px;letter-spacing:-0.15px;}
#t1i_222{left:451px;bottom:695px;letter-spacing:-0.15px;}
#t1j_222{left:533px;bottom:695px;letter-spacing:-0.12px;}
#t1k_222{left:81px;bottom:671px;letter-spacing:-0.16px;}
#t1l_222{left:138px;bottom:671px;letter-spacing:-0.16px;}
#t1m_222{left:189px;bottom:671px;letter-spacing:-0.15px;}
#t1n_222{left:451px;bottom:671px;letter-spacing:-0.13px;}
#t1o_222{left:533px;bottom:671px;letter-spacing:-0.12px;}
#t1p_222{left:81px;bottom:646px;letter-spacing:-0.16px;}
#t1q_222{left:138px;bottom:646px;letter-spacing:-0.16px;}
#t1r_222{left:189px;bottom:646px;letter-spacing:-0.15px;}
#t1s_222{left:451px;bottom:646px;letter-spacing:-0.13px;}
#t1t_222{left:533px;bottom:646px;letter-spacing:-0.12px;}
#t1u_222{left:81px;bottom:622px;letter-spacing:-0.16px;}
#t1v_222{left:138px;bottom:622px;letter-spacing:-0.16px;}
#t1w_222{left:189px;bottom:622px;letter-spacing:-0.15px;}
#t1x_222{left:451px;bottom:622px;letter-spacing:-0.13px;}
#t1y_222{left:533px;bottom:622px;letter-spacing:-0.12px;}
#t1z_222{left:81px;bottom:597px;letter-spacing:-0.16px;}
#t20_222{left:138px;bottom:597px;letter-spacing:-0.16px;}
#t21_222{left:189px;bottom:597px;letter-spacing:-0.15px;}
#t22_222{left:451px;bottom:597px;letter-spacing:-0.13px;}
#t23_222{left:533px;bottom:597px;letter-spacing:-0.12px;}
#t24_222{left:81px;bottom:573px;letter-spacing:-0.16px;}
#t25_222{left:138px;bottom:573px;letter-spacing:-0.16px;}
#t26_222{left:189px;bottom:573px;letter-spacing:-0.15px;}
#t27_222{left:451px;bottom:573px;letter-spacing:-0.13px;}
#t28_222{left:533px;bottom:573px;letter-spacing:-0.12px;}
#t29_222{left:81px;bottom:548px;letter-spacing:-0.16px;}
#t2a_222{left:138px;bottom:548px;letter-spacing:-0.16px;}
#t2b_222{left:189px;bottom:548px;letter-spacing:-0.15px;}
#t2c_222{left:451px;bottom:548px;letter-spacing:-0.13px;}
#t2d_222{left:533px;bottom:548px;letter-spacing:-0.13px;}
#t2e_222{left:81px;bottom:524px;letter-spacing:-0.16px;}
#t2f_222{left:138px;bottom:524px;letter-spacing:-0.16px;}
#t2g_222{left:189px;bottom:524px;letter-spacing:-0.15px;}
#t2h_222{left:451px;bottom:524px;letter-spacing:-0.13px;}
#t2i_222{left:533px;bottom:524px;letter-spacing:-0.13px;}
#t2j_222{left:81px;bottom:499px;letter-spacing:-0.16px;}
#t2k_222{left:138px;bottom:499px;letter-spacing:-0.16px;}
#t2l_222{left:189px;bottom:499px;letter-spacing:-0.15px;}
#t2m_222{left:451px;bottom:499px;letter-spacing:-0.13px;}
#t2n_222{left:533px;bottom:499px;letter-spacing:-0.13px;}
#t2o_222{left:81px;bottom:475px;letter-spacing:-0.16px;}
#t2p_222{left:138px;bottom:475px;letter-spacing:-0.16px;}
#t2q_222{left:189px;bottom:475px;letter-spacing:-0.15px;}
#t2r_222{left:451px;bottom:475px;letter-spacing:-0.13px;}
#t2s_222{left:533px;bottom:475px;letter-spacing:-0.13px;}
#t2t_222{left:81px;bottom:451px;letter-spacing:-0.17px;}
#t2u_222{left:138px;bottom:451px;letter-spacing:-0.15px;}
#t2v_222{left:189px;bottom:451px;letter-spacing:-0.15px;}
#t2w_222{left:451px;bottom:451px;letter-spacing:-0.14px;}
#t2x_222{left:533px;bottom:451px;letter-spacing:-0.12px;}
#t2y_222{left:81px;bottom:426px;letter-spacing:-0.17px;}
#t2z_222{left:138px;bottom:426px;letter-spacing:-0.15px;}
#t30_222{left:189px;bottom:426px;letter-spacing:-0.15px;}
#t31_222{left:451px;bottom:426px;letter-spacing:-0.14px;}
#t32_222{left:533px;bottom:426px;letter-spacing:-0.12px;}
#t33_222{left:533px;bottom:409px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t34_222{left:81px;bottom:385px;letter-spacing:-0.17px;}
#t35_222{left:138px;bottom:385px;letter-spacing:-0.15px;}
#t36_222{left:189px;bottom:385px;letter-spacing:-0.15px;}
#t37_222{left:451px;bottom:385px;letter-spacing:-0.14px;}
#t38_222{left:533px;bottom:385px;letter-spacing:-0.12px;}
#t39_222{left:533px;bottom:368px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3a_222{left:81px;bottom:344px;letter-spacing:-0.17px;}
#t3b_222{left:138px;bottom:344px;letter-spacing:-0.15px;}
#t3c_222{left:189px;bottom:344px;letter-spacing:-0.15px;}
#t3d_222{left:451px;bottom:344px;letter-spacing:-0.14px;}
#t3e_222{left:533px;bottom:344px;letter-spacing:-0.12px;}
#t3f_222{left:533px;bottom:327px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3g_222{left:81px;bottom:302px;letter-spacing:-0.17px;}
#t3h_222{left:138px;bottom:302px;letter-spacing:-0.15px;}
#t3i_222{left:189px;bottom:302px;letter-spacing:-0.15px;}
#t3j_222{left:451px;bottom:302px;letter-spacing:-0.14px;}
#t3k_222{left:533px;bottom:302px;letter-spacing:-0.12px;}
#t3l_222{left:533px;bottom:286px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3m_222{left:81px;bottom:261px;letter-spacing:-0.18px;}
#t3n_222{left:138px;bottom:261px;letter-spacing:-0.15px;}
#t3o_222{left:189px;bottom:261px;letter-spacing:-0.15px;}
#t3p_222{left:451px;bottom:261px;letter-spacing:-0.14px;}
#t3q_222{left:533px;bottom:261px;letter-spacing:-0.12px;}
#t3r_222{left:81px;bottom:237px;letter-spacing:-0.18px;}
#t3s_222{left:138px;bottom:237px;letter-spacing:-0.15px;}
#t3t_222{left:189px;bottom:237px;letter-spacing:-0.15px;}
#t3u_222{left:451px;bottom:237px;letter-spacing:-0.14px;}
#t3v_222{left:533px;bottom:237px;letter-spacing:-0.13px;}
#t3w_222{left:81px;bottom:212px;letter-spacing:-0.18px;}
#t3x_222{left:138px;bottom:212px;letter-spacing:-0.15px;}
#t3y_222{left:189px;bottom:212px;letter-spacing:-0.15px;}
#t3z_222{left:451px;bottom:212px;letter-spacing:-0.14px;}
#t40_222{left:533px;bottom:212px;letter-spacing:-0.13px;}
#t41_222{left:81px;bottom:188px;letter-spacing:-0.18px;}
#t42_222{left:138px;bottom:188px;letter-spacing:-0.15px;}
#t43_222{left:189px;bottom:188px;letter-spacing:-0.15px;}
#t44_222{left:451px;bottom:188px;letter-spacing:-0.14px;}
#t45_222{left:533px;bottom:188px;letter-spacing:-0.13px;}
#t46_222{left:81px;bottom:163px;letter-spacing:-0.18px;}
#t47_222{left:138px;bottom:163px;letter-spacing:-0.15px;}
#t48_222{left:189px;bottom:163px;letter-spacing:-0.15px;}
#t49_222{left:451px;bottom:163px;letter-spacing:-0.14px;}
#t4a_222{left:533px;bottom:163px;letter-spacing:-0.13px;}
#t4b_222{left:81px;bottom:139px;letter-spacing:-0.17px;}
#t4c_222{left:138px;bottom:139px;letter-spacing:-0.15px;}
#t4d_222{left:189px;bottom:139px;letter-spacing:-0.15px;}
#t4e_222{left:451px;bottom:139px;letter-spacing:-0.14px;}
#t4f_222{left:533px;bottom:139px;letter-spacing:-0.12px;}

.s1_222{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_222{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_222{font-size:18px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_222{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_222{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_222{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s7_222{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts222" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg222Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg222" style="-webkit-user-select: none;"><object width="935" height="1210" data="222/222.svg" type="image/svg+xml" id="pdf222" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_222" class="t s1_222">2-206 </span><span id="t2_222" class="t s1_222">Vol. 4 </span>
<span id="t3_222" class="t s2_222">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_222" class="t s3_222">2.11.3 </span><span id="t5_222" class="t s3_222">Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 Family </span>
<span id="t6_222" class="t s4_222">Intel Xeon Processor E5 family is based on the Sandy Bridge microarchitecture. The MSR-based uncore PMU inter- </span>
<span id="t7_222" class="t s4_222">faces are listed in Table 2-24. For complete details of the uncore PMU, refer to the Intel Xeon Processor E5 Product </span>
<span id="t8_222" class="t s4_222">Family Uncore Performance Monitoring Guide. These processors have a CPUID Signature </span>
<span id="t9_222" class="t s4_222">DisplayFamily_DisplayModel value of 06_2DH. </span>
<span id="ta_222" class="t s5_222">Table 2-24. </span><span id="tb_222" class="t s5_222">Uncore PMU MSRs in Intel® Xeon® Processor E5 Family </span>
<span id="tc_222" class="t s6_222">Register </span>
<span id="td_222" class="t s6_222">Address </span><span id="te_222" class="t s6_222">Register Name / Bit Fields </span><span id="tf_222" class="t s6_222">Scope </span><span id="tg_222" class="t s6_222">Bit Description </span>
<span id="th_222" class="t s6_222">Hex </span><span id="ti_222" class="t s6_222">Dec </span>
<span id="tj_222" class="t s7_222">C08H </span><span id="tk_222" class="t s7_222">3080 </span><span id="tl_222" class="t s7_222">MSR_U_PMON_UCLK_FIXED_CTL </span><span id="tm_222" class="t s7_222">Package </span><span id="tn_222" class="t s7_222">Uncore U-box UCLK Fixed Counter Control </span>
<span id="to_222" class="t s7_222">C09H </span><span id="tp_222" class="t s7_222">3081 </span><span id="tq_222" class="t s7_222">MSR_U_PMON_UCLK_FIXED_CTR </span><span id="tr_222" class="t s7_222">Package </span><span id="ts_222" class="t s7_222">Uncore U-box UCLK Fixed Counter </span>
<span id="tt_222" class="t s7_222">C10H </span><span id="tu_222" class="t s7_222">3088 </span><span id="tv_222" class="t s7_222">MSR_U_PMON_EVNTSEL0 </span><span id="tw_222" class="t s7_222">Package </span><span id="tx_222" class="t s7_222">Uncore U-box Perfmon Event Select for U-box </span>
<span id="ty_222" class="t s7_222">Counter 0 </span>
<span id="tz_222" class="t s7_222">C11H </span><span id="t10_222" class="t s7_222">3089 </span><span id="t11_222" class="t s7_222">MSR_U_PMON_EVNTSEL1 </span><span id="t12_222" class="t s7_222">Package </span><span id="t13_222" class="t s7_222">Uncore U-box Perfmon Event Select for U-box </span>
<span id="t14_222" class="t s7_222">Counter 1 </span>
<span id="t15_222" class="t s7_222">C16H </span><span id="t16_222" class="t s7_222">3094 </span><span id="t17_222" class="t s7_222">MSR_U_PMON_CTR0 </span><span id="t18_222" class="t s7_222">Package </span><span id="t19_222" class="t s7_222">Uncore U-box Perfmon Counter 0 </span>
<span id="t1a_222" class="t s7_222">C17H </span><span id="t1b_222" class="t s7_222">3095 </span><span id="t1c_222" class="t s7_222">MSR_U_PMON_CTR1 </span><span id="t1d_222" class="t s7_222">Package </span><span id="t1e_222" class="t s7_222">Uncore U-box Perfmon Counter 1 </span>
<span id="t1f_222" class="t s7_222">C24H </span><span id="t1g_222" class="t s7_222">3108 </span><span id="t1h_222" class="t s7_222">MSR_PCU_PMON_BOX_CTL </span><span id="t1i_222" class="t s7_222">Package </span><span id="t1j_222" class="t s7_222">Uncore PCU Perfmon for PCU-box-wide Control </span>
<span id="t1k_222" class="t s7_222">C30H </span><span id="t1l_222" class="t s7_222">3120 </span><span id="t1m_222" class="t s7_222">MSR_PCU_PMON_EVNTSEL0 </span><span id="t1n_222" class="t s7_222">Package </span><span id="t1o_222" class="t s7_222">Uncore PCU Perfmon Event Select for PCU Counter 0 </span>
<span id="t1p_222" class="t s7_222">C31H </span><span id="t1q_222" class="t s7_222">3121 </span><span id="t1r_222" class="t s7_222">MSR_PCU_PMON_EVNTSEL1 </span><span id="t1s_222" class="t s7_222">Package </span><span id="t1t_222" class="t s7_222">Uncore PCU Perfmon Event Select for PCU Counter 1 </span>
<span id="t1u_222" class="t s7_222">C32H </span><span id="t1v_222" class="t s7_222">3122 </span><span id="t1w_222" class="t s7_222">MSR_PCU_PMON_EVNTSEL2 </span><span id="t1x_222" class="t s7_222">Package </span><span id="t1y_222" class="t s7_222">Uncore PCU Perfmon Event Select for PCU Counter 2 </span>
<span id="t1z_222" class="t s7_222">C33H </span><span id="t20_222" class="t s7_222">3123 </span><span id="t21_222" class="t s7_222">MSR_PCU_PMON_EVNTSEL3 </span><span id="t22_222" class="t s7_222">Package </span><span id="t23_222" class="t s7_222">Uncore PCU Perfmon Event Select for PCU Counter 3 </span>
<span id="t24_222" class="t s7_222">C34H </span><span id="t25_222" class="t s7_222">3124 </span><span id="t26_222" class="t s7_222">MSR_PCU_PMON_BOX_FILTER </span><span id="t27_222" class="t s7_222">Package </span><span id="t28_222" class="t s7_222">Uncore PCU Perfmon box-wide Filter </span>
<span id="t29_222" class="t s7_222">C36H </span><span id="t2a_222" class="t s7_222">3126 </span><span id="t2b_222" class="t s7_222">MSR_PCU_PMON_CTR0 </span><span id="t2c_222" class="t s7_222">Package </span><span id="t2d_222" class="t s7_222">Uncore PCU Perfmon Counter 0 </span>
<span id="t2e_222" class="t s7_222">C37H </span><span id="t2f_222" class="t s7_222">3127 </span><span id="t2g_222" class="t s7_222">MSR_PCU_PMON_CTR1 </span><span id="t2h_222" class="t s7_222">Package </span><span id="t2i_222" class="t s7_222">Uncore PCU Perfmon Counter 1 </span>
<span id="t2j_222" class="t s7_222">C38H </span><span id="t2k_222" class="t s7_222">3128 </span><span id="t2l_222" class="t s7_222">MSR_PCU_PMON_CTR2 </span><span id="t2m_222" class="t s7_222">Package </span><span id="t2n_222" class="t s7_222">Uncore PCU Perfmon Counter 2 </span>
<span id="t2o_222" class="t s7_222">C39H </span><span id="t2p_222" class="t s7_222">3129 </span><span id="t2q_222" class="t s7_222">MSR_PCU_PMON_CTR3 </span><span id="t2r_222" class="t s7_222">Package </span><span id="t2s_222" class="t s7_222">Uncore PCU Perfmon Counter 3 </span>
<span id="t2t_222" class="t s7_222">D04H </span><span id="t2u_222" class="t s7_222">3332 </span><span id="t2v_222" class="t s7_222">MSR_C0_PMON_BOX_CTL </span><span id="t2w_222" class="t s7_222">Package </span><span id="t2x_222" class="t s7_222">Uncore C-box 0 Perfmon Local Box Wide Control </span>
<span id="t2y_222" class="t s7_222">D10H </span><span id="t2z_222" class="t s7_222">3344 </span><span id="t30_222" class="t s7_222">MSR_C0_PMON_EVNTSEL0 </span><span id="t31_222" class="t s7_222">Package </span><span id="t32_222" class="t s7_222">Uncore C-box 0 Perfmon Event Select for C-box 0 </span>
<span id="t33_222" class="t s7_222">Counter 0 </span>
<span id="t34_222" class="t s7_222">D11H </span><span id="t35_222" class="t s7_222">3345 </span><span id="t36_222" class="t s7_222">MSR_C0_PMON_EVNTSEL1 </span><span id="t37_222" class="t s7_222">Package </span><span id="t38_222" class="t s7_222">Uncore C-box 0 Perfmon Event Select for C-box 0 </span>
<span id="t39_222" class="t s7_222">Counter 1 </span>
<span id="t3a_222" class="t s7_222">D12H </span><span id="t3b_222" class="t s7_222">3346 </span><span id="t3c_222" class="t s7_222">MSR_C0_PMON_EVNTSEL2 </span><span id="t3d_222" class="t s7_222">Package </span><span id="t3e_222" class="t s7_222">Uncore C-box 0 Perfmon Event Select for C-box 0 </span>
<span id="t3f_222" class="t s7_222">Counter 2 </span>
<span id="t3g_222" class="t s7_222">D13H </span><span id="t3h_222" class="t s7_222">3347 </span><span id="t3i_222" class="t s7_222">MSR_C0_PMON_EVNTSEL3 </span><span id="t3j_222" class="t s7_222">Package </span><span id="t3k_222" class="t s7_222">Uncore C-box 0 Perfmon Event Select for C-box 0 </span>
<span id="t3l_222" class="t s7_222">Counter 3 </span>
<span id="t3m_222" class="t s7_222">D14H </span><span id="t3n_222" class="t s7_222">3348 </span><span id="t3o_222" class="t s7_222">MSR_C0_PMON_BOX_FILTER </span><span id="t3p_222" class="t s7_222">Package </span><span id="t3q_222" class="t s7_222">Uncore C-box 0 Perfmon Box Wide Filter </span>
<span id="t3r_222" class="t s7_222">D16H </span><span id="t3s_222" class="t s7_222">3350 </span><span id="t3t_222" class="t s7_222">MSR_C0_PMON_CTR0 </span><span id="t3u_222" class="t s7_222">Package </span><span id="t3v_222" class="t s7_222">Uncore C-box 0 Perfmon Counter 0 </span>
<span id="t3w_222" class="t s7_222">D17H </span><span id="t3x_222" class="t s7_222">3351 </span><span id="t3y_222" class="t s7_222">MSR_C0_PMON_CTR1 </span><span id="t3z_222" class="t s7_222">Package </span><span id="t40_222" class="t s7_222">Uncore C-box 0 Perfmon Counter 1 </span>
<span id="t41_222" class="t s7_222">D18H </span><span id="t42_222" class="t s7_222">3352 </span><span id="t43_222" class="t s7_222">MSR_C0_PMON_CTR2 </span><span id="t44_222" class="t s7_222">Package </span><span id="t45_222" class="t s7_222">Uncore C-box 0 Perfmon Counter 2 </span>
<span id="t46_222" class="t s7_222">D19H </span><span id="t47_222" class="t s7_222">3353 </span><span id="t48_222" class="t s7_222">MSR_C0_PMON_CTR3 </span><span id="t49_222" class="t s7_222">Package </span><span id="t4a_222" class="t s7_222">Uncore C-box 0 Perfmon Counter 3 </span>
<span id="t4b_222" class="t s7_222">D24H </span><span id="t4c_222" class="t s7_222">3364 </span><span id="t4d_222" class="t s7_222">MSR_C1_PMON_BOX_CTL </span><span id="t4e_222" class="t s7_222">Package </span><span id="t4f_222" class="t s7_222">Uncore C-box 1 Perfmon Local Box Wide Control </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
