library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
 
entity bcd_to_7seg is
  port (
		i_bcd: in std_logic_vector(3 downto 0) := (others => '0');
      o_segments   : out std_logic_vector(7 downto 0) := (others => '0');
    );
end experiments;