Source Block: oh/spi/hdl/spi_slave_io.v@51:61@HdlIdDef
   reg [PW-1:0]        spi_tx;
   reg 		       spi_access;
   reg 		       packet_done_reg;
   reg 		       core_spi_read;
   reg [PW-1:0]        core_spi_packet;   
   wire [7:0] 	       packetsize;
      
   //#################################
   //# RX SHIFT REGISTER
   //#################################
 

Diff Content:
- 56    wire [7:0] 	       packetsize;
+ 56    wire [7:0] 	       psize;

Clone Blocks:
Clone Blocks 1:
oh/spi/hdl/spi_slave_io.v@44:54
   //#################################
   //# BODY
   //#################################

   reg [2:0] 	       spi_state;   
   reg [7:0] 	       bit_count;
   reg [PW-1:0]        spi_rx;
   reg [PW-1:0]        spi_tx;
   reg 		       spi_access;
   reg 		       packet_done_reg;
   reg 		       core_spi_read;

Clone Blocks 2:
oh/spi/hdl/spi_slave_io.v@45:55
   //# BODY
   //#################################

   reg [2:0] 	       spi_state;   
   reg [7:0] 	       bit_count;
   reg [PW-1:0]        spi_rx;
   reg [PW-1:0]        spi_tx;
   reg 		       spi_access;
   reg 		       packet_done_reg;
   reg 		       core_spi_read;
   reg [PW-1:0]        core_spi_packet;   

