<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\impl\synthesize\rev_1\SEG_2.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\SEG_2.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.5Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ144C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 13 11:27:01 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>116</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>111</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.666</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_12m</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.666</td>
<td></td>
<td></td>
<td>clk_12m </td>
</tr>
<tr>
<td>pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td></td>
<td>clk</td>
<td></td>
</tr>
<tr>
<td>pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>166.666</td>
<td>6.000
<td>0.000</td>
<td>83.333</td>
<td></td>
<td>clk</td>
<td></td>
</tr>
<tr>
<td>pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>249.999</td>
<td>4.000
<td>0.000</td>
<td>124.999</td>
<td></td>
<td>clk</td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_12m</td>
<td>12.000(MHz)</td>
<td>147.294(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_12m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_12m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>76.544</td>
<td>u_btn_deb/time_cnt_Z[8]/Q</td>
<td>u_btn_deb/btn_out[0]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>6.546</td>
</tr>
<tr>
<td>2</td>
<td>76.544</td>
<td>u_btn_deb/time_cnt_Z[8]/Q</td>
<td>u_btn_deb/btn_out[1]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>6.546</td>
</tr>
<tr>
<td>3</td>
<td>76.544</td>
<td>u_btn_deb/time_cnt_Z[8]/Q</td>
<td>u_btn_deb/btn_out[2]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>6.546</td>
</tr>
<tr>
<td>4</td>
<td>76.544</td>
<td>u_btn_deb/time_cnt_Z[8]/Q</td>
<td>u_btn_deb/btn_out[3]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>6.546</td>
</tr>
<tr>
<td>5</td>
<td>77.044</td>
<td>div_clk/cnt_Z[0]/Q</td>
<td>div_clk/flag/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.689</td>
</tr>
<tr>
<td>6</td>
<td>77.220</td>
<td>u_btn_deb/btn_out[3]/Q</td>
<td>key3/key_times[3]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.869</td>
</tr>
<tr>
<td>7</td>
<td>77.220</td>
<td>u_btn_deb/btn_out[3]/Q</td>
<td>key3/key_times[2]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.869</td>
</tr>
<tr>
<td>8</td>
<td>77.621</td>
<td>u_btn_deb/btn_out[3]/Q</td>
<td>key3/key_times[1]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.112</td>
</tr>
<tr>
<td>9</td>
<td>77.692</td>
<td>u_btn_deb/btn_out[2]/Q</td>
<td>key2/key_times[1]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.041</td>
</tr>
<tr>
<td>10</td>
<td>77.769</td>
<td>div_clk/cnt_Z[0]/Q</td>
<td>div_clk/cnt_Z[5]/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.320</td>
</tr>
<tr>
<td>11</td>
<td>77.769</td>
<td>div_clk/cnt_Z[0]/Q</td>
<td>div_clk/cnt_Z[4]/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.320</td>
</tr>
<tr>
<td>12</td>
<td>77.808</td>
<td>u_btn_deb/btn_out[2]/Q</td>
<td>key2/key_times[2]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.282</td>
</tr>
<tr>
<td>13</td>
<td>77.820</td>
<td>u_btn_deb/btn_out[1]/Q</td>
<td>key1/key_times[2]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.270</td>
</tr>
<tr>
<td>14</td>
<td>77.825</td>
<td>u_btn_deb/btn_out[1]/Q</td>
<td>key1/key_times[1]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>4.908</td>
</tr>
<tr>
<td>15</td>
<td>77.923</td>
<td>u_btn_deb/btn_out[0]/Q</td>
<td>key0/key_times[0]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.166</td>
</tr>
<tr>
<td>16</td>
<td>77.923</td>
<td>u_btn_deb/btn_out[0]/Q</td>
<td>key0/key_times[1]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.166</td>
</tr>
<tr>
<td>17</td>
<td>78.052</td>
<td>u_btn_deb/btn_out[0]/Q</td>
<td>key0/key_times[3]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.038</td>
</tr>
<tr>
<td>18</td>
<td>78.052</td>
<td>u_btn_deb/btn_out[0]/Q</td>
<td>key0/key_times[2]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.038</td>
</tr>
<tr>
<td>19</td>
<td>78.057</td>
<td>u_btn_deb/btn_out[0]/Q</td>
<td>key0/key_times[3]/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.033</td>
</tr>
<tr>
<td>20</td>
<td>78.068</td>
<td>u_btn_deb/btn_out[3]/Q</td>
<td>key3/key_times[0]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.022</td>
</tr>
<tr>
<td>21</td>
<td>78.091</td>
<td>u_btn_deb/btn_out[0]/Q</td>
<td>key0/key_times[1]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>4.642</td>
</tr>
<tr>
<td>22</td>
<td>78.137</td>
<td>div_clk/cnt_Z[0]/Q</td>
<td>div_clk/cnt_Z[6]/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>4.953</td>
</tr>
<tr>
<td>23</td>
<td>78.137</td>
<td>div_clk/cnt_Z[0]/Q</td>
<td>div_clk/cnt_Z[3]/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>4.953</td>
</tr>
<tr>
<td>24</td>
<td>78.141</td>
<td>u_btn_deb/btn_out[1]/Q</td>
<td>key1/key_times[3]/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>4.949</td>
</tr>
<tr>
<td>25</td>
<td>78.150</td>
<td>u_btn_deb/btn_out[3]/Q</td>
<td>key3/key_times[1]/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>4.940</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>div_clk/flag/Q</td>
<td>div_clk/flag/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>key2/key_times[2]/Q</td>
<td>key2/key_times[2]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.710</td>
<td>key3/key_times[0]/Q</td>
<td>key3/key_times[0]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>key1/key_times[0]/Q</td>
<td>key1/key_times[0]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>key0/key_times[1]/Q</td>
<td>key0/key_times[1]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>6</td>
<td>0.711</td>
<td>key3/key_times[2]/Q</td>
<td>key3/key_times[2]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>7</td>
<td>0.711</td>
<td>key2/key_times[1]/Q</td>
<td>key2/key_times[1]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>8</td>
<td>0.711</td>
<td>key1/key_times[3]/Q</td>
<td>key1/key_times[3]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>9</td>
<td>0.712</td>
<td>key3/key_times[3]/Q</td>
<td>key3/key_times[3]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>10</td>
<td>0.712</td>
<td>key1/key_times[2]/Q</td>
<td>key1/key_times[2]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>11</td>
<td>0.712</td>
<td>key0/key_times[3]/Q</td>
<td>key0/key_times[3]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>12</td>
<td>0.712</td>
<td>key0/key_times[0]/Q</td>
<td>key0/key_times[0]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>u_btn_deb/time_cnt_Z[10]/Q</td>
<td>u_btn_deb/time_cnt_Z[10]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>u_btn_deb/time_cnt_Z[12]/Q</td>
<td>u_btn_deb/time_cnt_Z[12]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>u_btn_deb/time_cnt_Z[16]/Q</td>
<td>u_btn_deb/time_cnt_Z[16]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>u_btn_deb/time_cnt_Z[4]/Q</td>
<td>u_btn_deb/time_cnt_Z[4]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>u_btn_deb/time_cnt_Z[6]/Q</td>
<td>u_btn_deb/time_cnt_Z[6]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.894</td>
<td>key2/key_times[3]/Q</td>
<td>key2/key_times[3]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>19</td>
<td>0.895</td>
<td>key0/key_times[2]/Q</td>
<td>key0/key_times[2]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>20</td>
<td>0.896</td>
<td>key3/key_times[1]/Q</td>
<td>key3/key_times[1]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.896</td>
</tr>
<tr>
<td>21</td>
<td>0.896</td>
<td>key1/key_times[1]/Q</td>
<td>key1/key_times[1]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.896</td>
</tr>
<tr>
<td>22</td>
<td>0.959</td>
<td>u_btn_deb/time_cnt_Z[17]/Q</td>
<td>u_btn_deb/time_cnt_Z[17]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.959</td>
</tr>
<tr>
<td>23</td>
<td>0.962</td>
<td>div_clk/cnt_Z[2]/Q</td>
<td>div_clk/cnt_Z[2]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>24</td>
<td>0.962</td>
<td>div_clk/cnt_Z[8]/Q</td>
<td>div_clk/cnt_Z[8]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>25</td>
<td>0.962</td>
<td>u_btn_deb/time_cnt_Z[3]/Q</td>
<td>u_btn_deb/time_cnt_Z[3]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_btn_deb/btn_out[3]</td>
</tr>
<tr>
<td>2</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_btn_deb/btn_out[1]</td>
</tr>
<tr>
<td>3</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_btn_deb/time_cnt_Z[6]</td>
</tr>
<tr>
<td>4</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_btn_deb/time_cnt_Z[16]</td>
</tr>
<tr>
<td>5</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>key1/key_times[0]</td>
</tr>
<tr>
<td>6</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>key1/key_times[1]</td>
</tr>
<tr>
<td>7</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_btn_deb/time_cnt_Z[17]</td>
</tr>
<tr>
<td>8</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>key1/key_times[2]</td>
</tr>
<tr>
<td>9</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>key1/key_reg_Z</td>
</tr>
<tr>
<td>10</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_btn_deb/time_cnt_Z[7]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/time_cnt_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_btn_deb/btn_out[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>u_btn_deb/time_cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[8]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>u_btn_deb/btn_out3_9_cZ/I2</td>
</tr>
<tr>
<td>3.813</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">u_btn_deb/btn_out3_9_cZ/F</td>
</tr>
<tr>
<td>3.818</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>u_btn_deb/btn_out3_13_cZ/I0</td>
</tr>
<tr>
<td>4.640</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">u_btn_deb/btn_out3_13_cZ/F</td>
</tr>
<tr>
<td>5.461</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u_btn_deb/btn_out3_cZ/I3</td>
</tr>
<tr>
<td>6.086</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">u_btn_deb/btn_out3_cZ/F</td>
</tr>
<tr>
<td>8.457</td>
<td>2.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td>u_btn_deb/btn_out[0]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_btn_deb/btn_out[0]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB20[A]</td>
<td>u_btn_deb/btn_out[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 38.895%; route: 3.541, 54.103%; tC2Q: 0.458, 7.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/time_cnt_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_btn_deb/btn_out[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>u_btn_deb/time_cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[8]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>u_btn_deb/btn_out3_9_cZ/I2</td>
</tr>
<tr>
<td>3.813</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">u_btn_deb/btn_out3_9_cZ/F</td>
</tr>
<tr>
<td>3.818</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>u_btn_deb/btn_out3_13_cZ/I0</td>
</tr>
<tr>
<td>4.640</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">u_btn_deb/btn_out3_13_cZ/F</td>
</tr>
<tr>
<td>5.461</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u_btn_deb/btn_out3_cZ/I3</td>
</tr>
<tr>
<td>6.086</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">u_btn_deb/btn_out3_cZ/F</td>
</tr>
<tr>
<td>8.457</td>
<td>2.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[B]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[B]</td>
<td>u_btn_deb/btn_out[1]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_btn_deb/btn_out[1]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB20[B]</td>
<td>u_btn_deb/btn_out[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 38.895%; route: 3.541, 54.103%; tC2Q: 0.458, 7.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/time_cnt_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_btn_deb/btn_out[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>u_btn_deb/time_cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[8]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>u_btn_deb/btn_out3_9_cZ/I2</td>
</tr>
<tr>
<td>3.813</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">u_btn_deb/btn_out3_9_cZ/F</td>
</tr>
<tr>
<td>3.818</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>u_btn_deb/btn_out3_13_cZ/I0</td>
</tr>
<tr>
<td>4.640</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">u_btn_deb/btn_out3_13_cZ/F</td>
</tr>
<tr>
<td>5.461</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u_btn_deb/btn_out3_cZ/I3</td>
</tr>
<tr>
<td>6.086</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">u_btn_deb/btn_out3_cZ/F</td>
</tr>
<tr>
<td>8.457</td>
<td>2.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[A]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[A]</td>
<td>u_btn_deb/btn_out[2]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_btn_deb/btn_out[2]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB21[A]</td>
<td>u_btn_deb/btn_out[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 38.895%; route: 3.541, 54.103%; tC2Q: 0.458, 7.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/time_cnt_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_btn_deb/btn_out[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>u_btn_deb/time_cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[8]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>u_btn_deb/btn_out3_9_cZ/I2</td>
</tr>
<tr>
<td>3.813</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">u_btn_deb/btn_out3_9_cZ/F</td>
</tr>
<tr>
<td>3.818</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>u_btn_deb/btn_out3_13_cZ/I0</td>
</tr>
<tr>
<td>4.640</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">u_btn_deb/btn_out3_13_cZ/F</td>
</tr>
<tr>
<td>5.461</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u_btn_deb/btn_out3_cZ/I3</td>
</tr>
<tr>
<td>6.086</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">u_btn_deb/btn_out3_cZ/F</td>
</tr>
<tr>
<td>8.457</td>
<td>2.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[B]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[B]</td>
<td>u_btn_deb/btn_out[3]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_btn_deb/btn_out[3]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB21[B]</td>
<td>u_btn_deb/btn_out[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 38.895%; route: 3.541, 54.103%; tC2Q: 0.458, 7.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/flag</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>div_clk/cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>div_clk/m4_e_3_cZ/I0</td>
</tr>
<tr>
<td>3.888</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">div_clk/m4_e_3_cZ/F</td>
</tr>
<tr>
<td>3.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>div_clk/m4_e/I2</td>
</tr>
<tr>
<td>4.696</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">div_clk/m4_e/F</td>
</tr>
<tr>
<td>5.119</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td>div_clk/m10/I0</td>
</tr>
<tr>
<td>6.145</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C11[3][A]</td>
<td style=" background: #97FFFF;">div_clk/m10/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>div_clk/flag_s/I1</td>
</tr>
<tr>
<td>7.599</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">div_clk/flag_s/F</td>
</tr>
<tr>
<td>7.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">div_clk/flag/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>div_clk/flag/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/flag</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>div_clk/flag</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 69.596%; route: 1.271, 22.346%; tC2Q: 0.458, 8.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key3/key_times[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[B]</td>
<td>u_btn_deb/btn_out[3]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB21[B]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[3]/Q</td>
</tr>
<tr>
<td>4.814</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>key3/un1_key_times_1_ac0_1/I3</td>
</tr>
<tr>
<td>5.875</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">key3/un1_key_times_1_ac0_1/F</td>
</tr>
<tr>
<td>7.780</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">key3/key_times[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>key3/key_times[3]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key3/key_times[3]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>key3/key_times[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 18.077%; route: 4.350, 74.113%; tC2Q: 0.458, 7.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key3/key_times[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[B]</td>
<td>u_btn_deb/btn_out[3]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB21[B]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[3]/Q</td>
</tr>
<tr>
<td>4.814</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>key3/un1_key_times_1_ac0_1/I3</td>
</tr>
<tr>
<td>5.875</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">key3/un1_key_times_1_ac0_1/F</td>
</tr>
<tr>
<td>7.780</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">key3/key_times[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>key3/key_times[2]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key3/key_times[2]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>key3/key_times[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 18.077%; route: 4.350, 74.113%; tC2Q: 0.458, 7.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key3/key_times[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[B]</td>
<td>u_btn_deb/btn_out[3]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB21[B]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[3]/Q</td>
</tr>
<tr>
<td>4.814</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>key3/key_times7_cZ/I2</td>
</tr>
<tr>
<td>5.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">key3/key_times7_cZ/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>key3/un1_key_times_1_axbxc1/I0</td>
</tr>
<tr>
<td>7.023</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">key3/un1_key_times_1_axbxc1/F</td>
</tr>
<tr>
<td>7.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">key3/key_times[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>key3/key_times[1]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key3/key_times[1]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>key3/key_times[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 42.997%; route: 2.456, 48.037%; tC2Q: 0.458, 8.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key2/key_times[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[A]</td>
<td>u_btn_deb/btn_out[2]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB21[A]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[2]/Q</td>
</tr>
<tr>
<td>5.297</td>
<td>2.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td>key2/key_times7_cZ/I2</td>
</tr>
<tr>
<td>6.119</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C9[3][A]</td>
<td style=" background: #97FFFF;">key2/key_times7_cZ/F</td>
</tr>
<tr>
<td>6.130</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>key2/un1_key_times_1_axbxc1_cZ/I0</td>
</tr>
<tr>
<td>6.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">key2/un1_key_times_1_axbxc1_cZ/F</td>
</tr>
<tr>
<td>6.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">key2/key_times[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>key2/key_times[1]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key2/key_times[1]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>key2/key_times[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.644, 32.614%; route: 2.938, 58.293%; tC2Q: 0.458, 9.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>div_clk/cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>div_clk/m4_e_3_cZ/I0</td>
</tr>
<tr>
<td>3.888</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">div_clk/m4_e_3_cZ/F</td>
</tr>
<tr>
<td>3.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>div_clk/m4_e/I2</td>
</tr>
<tr>
<td>4.696</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">div_clk/m4_e/F</td>
</tr>
<tr>
<td>5.119</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td>div_clk/m10/I0</td>
</tr>
<tr>
<td>6.145</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C11[3][A]</td>
<td style=" background: #97FFFF;">div_clk/m10/F</td>
</tr>
<tr>
<td>7.231</td>
<td>1.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[5]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>div_clk/cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_Z[5]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>div_clk/cnt_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.927, 55.014%; route: 1.935, 36.372%; tC2Q: 0.458, 8.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>div_clk/cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>div_clk/m4_e_3_cZ/I0</td>
</tr>
<tr>
<td>3.888</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">div_clk/m4_e_3_cZ/F</td>
</tr>
<tr>
<td>3.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>div_clk/m4_e/I2</td>
</tr>
<tr>
<td>4.696</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">div_clk/m4_e/F</td>
</tr>
<tr>
<td>5.119</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td>div_clk/m10/I0</td>
</tr>
<tr>
<td>6.145</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C11[3][A]</td>
<td style=" background: #97FFFF;">div_clk/m10/F</td>
</tr>
<tr>
<td>7.231</td>
<td>1.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[4]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>div_clk/cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_Z[4]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>div_clk/cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.927, 55.014%; route: 1.935, 36.372%; tC2Q: 0.458, 8.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key2/key_times[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[A]</td>
<td>u_btn_deb/btn_out[2]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB21[A]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[2]/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][B]</td>
<td>key2/un1_key_times_1_ac0_1/I3</td>
</tr>
<tr>
<td>6.108</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C9[3][B]</td>
<td style=" background: #97FFFF;">key2/un1_key_times_1_ac0_1/F</td>
</tr>
<tr>
<td>7.193</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">key2/key_times[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>key2/key_times[2]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key2/key_times[2]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>key2/key_times[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 15.185%; route: 4.021, 76.138%; tC2Q: 0.458, 8.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key1/key_times[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[B]</td>
<td>u_btn_deb/btn_out[1]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB20[B]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[1]/Q</td>
</tr>
<tr>
<td>5.294</td>
<td>2.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>key1/un1_key_times_1_ac0_1/I3</td>
</tr>
<tr>
<td>6.096</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">key1/un1_key_times_1_ac0_1/F</td>
</tr>
<tr>
<td>7.181</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">key1/key_times[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>key1/key_times[2]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key1/key_times[2]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>key1/key_times[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 15.219%; route: 4.009, 76.084%; tC2Q: 0.458, 8.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key1/key_times[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[B]</td>
<td>u_btn_deb/btn_out[1]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB20[B]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[1]/Q</td>
</tr>
<tr>
<td>5.150</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>key1/key_times7_cZ/I2</td>
</tr>
<tr>
<td>5.776</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">key1/key_times7_cZ/F</td>
</tr>
<tr>
<td>5.787</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>key1/un1_key_times_1_axbxc1/I0</td>
</tr>
<tr>
<td>6.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">key1/un1_key_times_1_axbxc1/F</td>
</tr>
<tr>
<td>6.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">key1/key_times[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>key1/key_times[1]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key1/key_times[1]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>key1/key_times[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.658, 33.782%; route: 2.792, 56.880%; tC2Q: 0.458, 9.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td>u_btn_deb/btn_out[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB20[A]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[0]/Q</td>
</tr>
<tr>
<td>4.966</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>key0/key_times7_1_cZ/I1</td>
</tr>
<tr>
<td>5.992</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">key0/key_times7_1_cZ/F</td>
</tr>
<tr>
<td>7.077</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">key0/key_times[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>key0/key_times[0]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times[0]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>key0/key_times[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 19.859%; route: 3.682, 71.269%; tC2Q: 0.458, 8.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td>u_btn_deb/btn_out[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB20[A]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[0]/Q</td>
</tr>
<tr>
<td>4.966</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>key0/key_times7_1_cZ/I1</td>
</tr>
<tr>
<td>5.992</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">key0/key_times7_1_cZ/F</td>
</tr>
<tr>
<td>7.077</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">key0/key_times[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>key0/key_times[1]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times[1]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>key0/key_times[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 19.859%; route: 3.682, 71.269%; tC2Q: 0.458, 8.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td>u_btn_deb/btn_out[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB20[A]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[0]/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>key0/un1_key_times_1_ac0_1/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">key0/un1_key_times_1_ac0_1/F</td>
</tr>
<tr>
<td>6.949</td>
<td>1.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">key0/key_times[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>key0/key_times[3]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times[3]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>key0/key_times[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 12.406%; route: 3.955, 78.496%; tC2Q: 0.458, 9.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td>u_btn_deb/btn_out[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB20[A]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[0]/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>key0/un1_key_times_1_ac0_1/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">key0/un1_key_times_1_ac0_1/F</td>
</tr>
<tr>
<td>6.949</td>
<td>1.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">key0/key_times[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>key0/key_times[2]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times[2]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>key0/key_times[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 12.406%; route: 3.955, 78.496%; tC2Q: 0.458, 9.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td>u_btn_deb/btn_out[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB20[A]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[0]/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>key0/key_times7_cZ/I2</td>
</tr>
<tr>
<td>5.442</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C10[1][B]</td>
<td style=" background: #97FFFF;">key0/key_times7_cZ/F</td>
</tr>
<tr>
<td>6.943</td>
<td>1.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">key0/key_times[3]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>key0/key_times[3]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times[3]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>key0/key_times[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 12.419%; route: 3.949, 78.473%; tC2Q: 0.458, 9.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key3/key_times[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[B]</td>
<td>u_btn_deb/btn_out[3]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB21[B]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[3]/Q</td>
</tr>
<tr>
<td>4.964</td>
<td>2.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>key3/key_times7_1_cZ/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">key3/key_times7_1_cZ/F</td>
</tr>
<tr>
<td>6.933</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">key3/key_times[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>key3/key_times[0]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key3/key_times[0]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>key3/key_times[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 15.969%; route: 3.762, 74.904%; tC2Q: 0.458, 9.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td>u_btn_deb/btn_out[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB20[A]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[0]/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>key0/key_times7_cZ/I2</td>
</tr>
<tr>
<td>5.443</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C10[1][B]</td>
<td style=" background: #97FFFF;">key0/key_times7_cZ/F</td>
</tr>
<tr>
<td>5.454</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>key0/un1_key_times_1_axbxc1/I0</td>
</tr>
<tr>
<td>6.553</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">key0/un1_key_times_1_axbxc1/F</td>
</tr>
<tr>
<td>6.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">key0/key_times[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>key0/key_times[1]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times[1]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>key0/key_times[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 37.163%; route: 2.458, 52.963%; tC2Q: 0.458, 9.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>div_clk/cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>div_clk/m4_e_3_cZ/I0</td>
</tr>
<tr>
<td>3.888</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">div_clk/m4_e_3_cZ/F</td>
</tr>
<tr>
<td>3.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>div_clk/m4_e/I2</td>
</tr>
<tr>
<td>4.696</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">div_clk/m4_e/F</td>
</tr>
<tr>
<td>5.119</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td>div_clk/m10/I0</td>
</tr>
<tr>
<td>6.145</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C11[3][A]</td>
<td style=" background: #97FFFF;">div_clk/m10/F</td>
</tr>
<tr>
<td>6.864</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[6]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>div_clk/cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_Z[6]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>div_clk/cnt_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.927, 59.097%; route: 1.568, 31.650%; tC2Q: 0.458, 9.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>div_clk/cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>div_clk/m4_e_3_cZ/I0</td>
</tr>
<tr>
<td>3.888</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">div_clk/m4_e_3_cZ/F</td>
</tr>
<tr>
<td>3.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>div_clk/m4_e/I2</td>
</tr>
<tr>
<td>4.696</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">div_clk/m4_e/F</td>
</tr>
<tr>
<td>5.119</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td>div_clk/m10/I0</td>
</tr>
<tr>
<td>6.145</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C11[3][A]</td>
<td style=" background: #97FFFF;">div_clk/m10/F</td>
</tr>
<tr>
<td>6.864</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[3]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>div_clk/cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_Z[3]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>div_clk/cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.927, 59.097%; route: 1.568, 31.650%; tC2Q: 0.458, 9.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key1/key_times[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[B]</td>
<td>u_btn_deb/btn_out[1]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB20[B]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[1]/Q</td>
</tr>
<tr>
<td>5.150</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>key1/key_times7_cZ/I2</td>
</tr>
<tr>
<td>5.775</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">key1/key_times7_cZ/F</td>
</tr>
<tr>
<td>6.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">key1/key_times[3]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>key1/key_times[3]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key1/key_times[3]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>key1/key_times[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 12.629%; route: 3.866, 78.109%; tC2Q: 0.458, 9.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/btn_out[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key3/key_times[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[B]</td>
<td>u_btn_deb/btn_out[3]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOB21[B]</td>
<td style=" font-weight:bold;">u_btn_deb/btn_out[3]/Q</td>
</tr>
<tr>
<td>4.964</td>
<td>2.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>key3/key_times7_1_cZ/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">key3/key_times7_1_cZ/F</td>
</tr>
<tr>
<td>6.850</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">key3/key_times[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>key3/key_times[1]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key3/key_times[1]</td>
</tr>
<tr>
<td>85.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>key3/key_times[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 16.236%; route: 3.679, 74.485%; tC2Q: 0.458, 9.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/flag</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/flag</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>div_clk/flag/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">div_clk/flag/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>div_clk/flag_s/I2</td>
</tr>
<tr>
<td>2.143</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">div_clk/flag_s/F</td>
</tr>
<tr>
<td>2.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">div_clk/flag/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>div_clk/flag/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/flag</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>div_clk/flag</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key2/key_times[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key2/key_times[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>key2/key_times[2]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">key2/key_times[2]/Q</td>
</tr>
<tr>
<td>1.772</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>key2/un1_key_times_1_axbxc2_cZ/I0</td>
</tr>
<tr>
<td>2.144</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" background: #97FFFF;">key2/un1_key_times_1_axbxc2_cZ/F</td>
</tr>
<tr>
<td>2.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">key2/key_times[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>key2/key_times[2]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key2/key_times[2]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>key2/key_times[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key3/key_times[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key3/key_times[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>key3/key_times[0]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">key3/key_times[0]/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>key3/key_times_3_cZ[0]/I0</td>
</tr>
<tr>
<td>2.146</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">key3/key_times_3_cZ[0]/F</td>
</tr>
<tr>
<td>2.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">key3/key_times[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>key3/key_times[0]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key3/key_times[0]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>key3/key_times[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key1/key_times[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key1/key_times[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>key1/key_times[0]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">key1/key_times[0]/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>key1/key_times_3_cZ[0]/I0</td>
</tr>
<tr>
<td>2.146</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">key1/key_times_3_cZ[0]/F</td>
</tr>
<tr>
<td>2.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">key1/key_times[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>key1/key_times[0]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key1/key_times[0]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>key1/key_times[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key0/key_times[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>key0/key_times[1]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">key0/key_times[1]/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>key0/un1_key_times_1_axbxc1/I2</td>
</tr>
<tr>
<td>2.146</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">key0/un1_key_times_1_axbxc1/F</td>
</tr>
<tr>
<td>2.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">key0/key_times[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>key0/key_times[1]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times[1]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>key0/key_times[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key3/key_times[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key3/key_times[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>key3/key_times[2]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">key3/key_times[2]/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>key3/un1_key_times_1_axbxc2/I0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">key3/un1_key_times_1_axbxc2/F</td>
</tr>
<tr>
<td>2.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">key3/key_times[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>key3/key_times[2]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key3/key_times[2]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>key3/key_times[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key2/key_times[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key2/key_times[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>key2/key_times[1]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">key2/key_times[1]/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>key2/un1_key_times_1_axbxc1_cZ/I2</td>
</tr>
<tr>
<td>2.147</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">key2/un1_key_times_1_axbxc1_cZ/F</td>
</tr>
<tr>
<td>2.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">key2/key_times[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>key2/key_times[1]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key2/key_times[1]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>key2/key_times[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key1/key_times[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key1/key_times[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>key1/key_times[3]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">key1/key_times[3]/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>key1/key_times_3_0_cZ[3]/I1</td>
</tr>
<tr>
<td>2.147</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">key1/key_times_3_0_cZ[3]/F</td>
</tr>
<tr>
<td>2.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">key1/key_times[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>key1/key_times[3]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key1/key_times[3]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>key1/key_times[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key3/key_times[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key3/key_times[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>key3/key_times[3]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">key3/key_times[3]/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>key3/key_times_3_0_cZ[3]/I1</td>
</tr>
<tr>
<td>2.148</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">key3/key_times_3_0_cZ[3]/F</td>
</tr>
<tr>
<td>2.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">key3/key_times[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>key3/key_times[3]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key3/key_times[3]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>key3/key_times[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key1/key_times[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key1/key_times[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>key1/key_times[2]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">key1/key_times[2]/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>key1/un1_key_times_1_axbxc2/I0</td>
</tr>
<tr>
<td>2.148</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">key1/un1_key_times_1_axbxc2/F</td>
</tr>
<tr>
<td>2.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">key1/key_times[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>key1/key_times[2]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key1/key_times[2]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>key1/key_times[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key0/key_times[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>key0/key_times[3]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">key0/key_times[3]/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>key0/key_times_3_0_cZ[3]/I1</td>
</tr>
<tr>
<td>2.148</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">key0/key_times_3_0_cZ[3]/F</td>
</tr>
<tr>
<td>2.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">key0/key_times[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>key0/key_times[3]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times[3]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>key0/key_times[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key0/key_times[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>key0/key_times[0]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">key0/key_times[0]/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>key0/key_times_3_cZ[0]/I0</td>
</tr>
<tr>
<td>2.148</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">key0/key_times_3_cZ[0]/F</td>
</tr>
<tr>
<td>2.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">key0/key_times[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>key0/key_times[0]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times[0]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>key0/key_times[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/time_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_btn_deb/time_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u_btn_deb/time_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[10]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>u_btn_deb/time_cnt_1_cry_10_0/I1</td>
</tr>
<tr>
<td>2.165</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">u_btn_deb/time_cnt_1_cry_10_0/SUM</td>
</tr>
<tr>
<td>2.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u_btn_deb/time_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_btn_deb/time_cnt_Z[10]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u_btn_deb/time_cnt_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/time_cnt_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_btn_deb/time_cnt_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>u_btn_deb/time_cnt_Z[12]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[12]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td>u_btn_deb/time_cnt_1_cry_12_0/I1</td>
</tr>
<tr>
<td>2.165</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">u_btn_deb/time_cnt_1_cry_12_0/SUM</td>
</tr>
<tr>
<td>2.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>u_btn_deb/time_cnt_Z[12]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_btn_deb/time_cnt_Z[12]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>u_btn_deb/time_cnt_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/time_cnt_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_btn_deb/time_cnt_Z[16]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>u_btn_deb/time_cnt_Z[16]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[16]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>u_btn_deb/time_cnt_1_cry_16_0/I1</td>
</tr>
<tr>
<td>2.165</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">u_btn_deb/time_cnt_1_cry_16_0/SUM</td>
</tr>
<tr>
<td>2.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[16]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>u_btn_deb/time_cnt_Z[16]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_btn_deb/time_cnt_Z[16]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>u_btn_deb/time_cnt_Z[16]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/time_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_btn_deb/time_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u_btn_deb/time_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>u_btn_deb/time_cnt_1_cry_4_0/I1</td>
</tr>
<tr>
<td>2.165</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">u_btn_deb/time_cnt_1_cry_4_0/SUM</td>
</tr>
<tr>
<td>2.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u_btn_deb/time_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_btn_deb/time_cnt_Z[4]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u_btn_deb/time_cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/time_cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_btn_deb/time_cnt_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>u_btn_deb/time_cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>u_btn_deb/time_cnt_1_cry_6_0/I1</td>
</tr>
<tr>
<td>2.165</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">u_btn_deb/time_cnt_1_cry_6_0/SUM</td>
</tr>
<tr>
<td>2.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>u_btn_deb/time_cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_btn_deb/time_cnt_Z[6]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>u_btn_deb/time_cnt_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key2/key_times[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key2/key_times[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>key2/key_times[3]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">key2/key_times[3]/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>key2/key_times_3_0_cZ[3]/I1</td>
</tr>
<tr>
<td>2.330</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">key2/key_times_3_0_cZ[3]/F</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">key2/key_times[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>key2/key_times[3]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key2/key_times[3]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>key2/key_times[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key0/key_times[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>key0/key_times[2]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">key0/key_times[2]/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>key0/un1_key_times_1_axbxc2/I0</td>
</tr>
<tr>
<td>2.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">key0/un1_key_times_1_axbxc2/F</td>
</tr>
<tr>
<td>2.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">key0/key_times[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>key0/key_times[2]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times[2]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>key0/key_times[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key3/key_times[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key3/key_times[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>key3/key_times[1]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">key3/key_times[1]/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>key3/un1_key_times_1_axbxc1/I2</td>
</tr>
<tr>
<td>2.332</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">key3/un1_key_times_1_axbxc1/F</td>
</tr>
<tr>
<td>2.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">key3/key_times[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>key3/key_times[1]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key3/key_times[1]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>key3/key_times[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.025%; route: 0.007, 0.790%; tC2Q: 0.333, 37.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>key1/key_times[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key1/key_times[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>key1/key_times[1]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">key1/key_times[1]/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>key1/un1_key_times_1_axbxc1/I2</td>
</tr>
<tr>
<td>2.332</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">key1/un1_key_times_1_axbxc1/F</td>
</tr>
<tr>
<td>2.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">key1/key_times[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>key1/key_times[1]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key1/key_times[1]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>key1/key_times[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.025%; route: 0.007, 0.790%; tC2Q: 0.333, 37.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/time_cnt_Z[17]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_btn_deb/time_cnt_Z[17]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>u_btn_deb/time_cnt_Z[17]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[17]/Q</td>
</tr>
<tr>
<td>2.000</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>u_btn_deb/time_cnt_1_s_17_0/I1</td>
</tr>
<tr>
<td>2.394</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">u_btn_deb/time_cnt_1_s_17_0/SUM</td>
</tr>
<tr>
<td>2.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[17]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>u_btn_deb/time_cnt_Z[17]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_btn_deb/time_cnt_Z[17]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>u_btn_deb/time_cnt_Z[17]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 41.102%; route: 0.231, 24.124%; tC2Q: 0.333, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>div_clk/cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[2]/Q</td>
</tr>
<tr>
<td>2.003</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[2][A]</td>
<td>div_clk/un2_cnt_cry_2_0/I1</td>
</tr>
<tr>
<td>2.397</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">div_clk/un2_cnt_cry_2_0/SUM</td>
</tr>
<tr>
<td>2.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>div_clk/cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_Z[2]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>div_clk/cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>div_clk/cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[8]/Q</td>
</tr>
<tr>
<td>2.003</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td>div_clk/un2_cnt_s_8_0/I1</td>
</tr>
<tr>
<td>2.397</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">div_clk/un2_cnt_s_8_0/SUM</td>
</tr>
<tr>
<td>2.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>div_clk/cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_Z[8]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>div_clk/cnt_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_btn_deb/time_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_btn_deb/time_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>u_btn_deb/time_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[3]/Q</td>
</tr>
<tr>
<td>2.003</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td>u_btn_deb/time_cnt_1_cry_3_0/I1</td>
</tr>
<tr>
<td>2.397</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">u_btn_deb/time_cnt_1_cry_3_0/SUM</td>
</tr>
<tr>
<td>2.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">u_btn_deb/time_cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>PLL_L</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>u_btn_deb/time_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_btn_deb/time_cnt_Z[3]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>u_btn_deb/time_cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_btn_deb/btn_out[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_btn_deb/btn_out[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_btn_deb/btn_out[3]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_btn_deb/btn_out[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_btn_deb/btn_out[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_btn_deb/btn_out[1]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_btn_deb/time_cnt_Z[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_btn_deb/time_cnt_Z[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_btn_deb/time_cnt_Z[6]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_btn_deb/time_cnt_Z[16]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_btn_deb/time_cnt_Z[16]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_btn_deb/time_cnt_Z[16]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key1/key_times[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>key1/key_times[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>key1/key_times[0]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key1/key_times[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>key1/key_times[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>key1/key_times[1]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_btn_deb/time_cnt_Z[17]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_btn_deb/time_cnt_Z[17]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_btn_deb/time_cnt_Z[17]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key1/key_times[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>key1/key_times[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>key1/key_times[2]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key1/key_reg_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>key1/key_reg_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>key1/key_reg_Z/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_btn_deb/time_cnt_Z[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_btn_deb/time_cnt_Z[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_btn_deb/time_cnt_Z[7]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>52</td>
<td>clk_12m</td>
<td>76.544</td>
<td>1.958</td>
</tr>
<tr>
<td>15</td>
<td>clk_100khz</td>
<td>81.640</td>
<td>3.783</td>
</tr>
<tr>
<td>11</td>
<td>key0_cnt[2]</td>
<td>78.454</td>
<td>1.483</td>
</tr>
<tr>
<td>11</td>
<td>key1_cnt[2]</td>
<td>78.272</td>
<td>1.815</td>
</tr>
<tr>
<td>11</td>
<td>key2_cnt[0]</td>
<td>79.349</td>
<td>0.990</td>
</tr>
<tr>
<td>11</td>
<td>key2_cnt[1]</td>
<td>78.954</td>
<td>0.994</td>
</tr>
<tr>
<td>11</td>
<td>key1_cnt[0]</td>
<td>78.670</td>
<td>1.640</td>
</tr>
<tr>
<td>11</td>
<td>key1_cnt[1]</td>
<td>78.602</td>
<td>1.328</td>
</tr>
<tr>
<td>11</td>
<td>key0_cnt[0]</td>
<td>78.668</td>
<td>1.003</td>
</tr>
<tr>
<td>11</td>
<td>key0_cnt[1]</td>
<td>78.796</td>
<td>1.338</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C9</td>
<td>0.403</td>
</tr>
<tr>
<td>R8C9</td>
<td>0.375</td>
</tr>
<tr>
<td>R8C10</td>
<td>0.375</td>
</tr>
<tr>
<td>R8C8</td>
<td>0.306</td>
</tr>
<tr>
<td>R9C11</td>
<td>0.292</td>
</tr>
<tr>
<td>R8C11</td>
<td>0.278</td>
</tr>
<tr>
<td>R8C12</td>
<td>0.264</td>
</tr>
<tr>
<td>R9C13</td>
<td>0.250</td>
</tr>
<tr>
<td>R9C14</td>
<td>0.236</td>
</tr>
<tr>
<td>R9C10</td>
<td>0.236</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 83.333 -waveform {0 41.666} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_12m -period 83.333 -waveform {0 41.666} [get_nets {clk_12m}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
