// Seed: 3087649103
module module_0 (
    output tri   id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  wor   id_3
);
  assign id_2 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd82,
    parameter id_4  = 32'd30,
    parameter id_5  = 32'd62
) (
    input tri id_0,
    output supply1 id_1,
    input tri id_2,
    input wire id_3,
    input tri1 _id_4,
    input wire _id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri id_8
    , id_14,
    input wand id_9,
    output supply0 id_10,
    input wand id_11,
    input supply0 id_12
);
  wire _id_15;
  logic [7:0] id_16;
  logic id_17;
  assign id_14[id_5==id_15] = id_15;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_1,
      id_9
  );
endmodule
