{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652403673286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652403673293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 22:01:12 2022 " "Processing started: Thu May 12 22:01:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652403673293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652403673293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetocompleto -c projetocompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetocompleto -c projetocompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652403673293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652403673912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652403673912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinadeestado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maquinadeestado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinadeEstado " "Found entity 1: MaquinadeEstado" {  } { { "MaquinadeEstado.bdf" "" { Schematic "C:/Projeto2/ProjetoCompleto/MaquinadeEstado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652403689055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652403689055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadeselecao.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logicadeselecao.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LogicadeSelecao " "Found entity 1: LogicadeSelecao" {  } { { "LogicadeSelecao.bdf" "" { Schematic "C:/Projeto2/ProjetoCompleto/LogicadeSelecao.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652403689066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652403689066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetocompleto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetocompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projetocompleto " "Found entity 1: projetocompleto" {  } { { "projetocompleto.bdf" "" { Schematic "C:/Projeto2/ProjetoCompleto/projetocompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652403689068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652403689068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetocompleto " "Elaborating entity \"projetocompleto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652403689129 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst5 " "Primitive \"VCC\" of instance \"inst5\" not used" {  } { { "projetocompleto.bdf" "" { Schematic "C:/Projeto2/ProjetoCompleto/projetocompleto.bdf" { { 224 1200 1232 240 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1652403689134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74247 74247:inst3 " "Elaborating entity \"74247\" for hierarchy \"74247:inst3\"" {  } { { "projetocompleto.bdf" "inst3" { Schematic "C:/Projeto2/ProjetoCompleto/projetocompleto.bdf" { { 248 1072 1184 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652403689178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74247:inst3 " "Elaborated megafunction instantiation \"74247:inst3\"" {  } { { "projetocompleto.bdf" "" { Schematic "C:/Projeto2/ProjetoCompleto/projetocompleto.bdf" { { 248 1072 1184 408 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652403689178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaquinadeEstado MaquinadeEstado:inst1 " "Elaborating entity \"MaquinadeEstado\" for hierarchy \"MaquinadeEstado:inst1\"" {  } { { "projetocompleto.bdf" "inst1" { Schematic "C:/Projeto2/ProjetoCompleto/projetocompleto.bdf" { { 192 800 896 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652403689178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicadeSelecao LogicadeSelecao:inst " "Elaborating entity \"LogicadeSelecao\" for hierarchy \"LogicadeSelecao:inst\"" {  } { { "projetocompleto.bdf" "inst" { Schematic "C:/Projeto2/ProjetoCompleto/projetocompleto.bdf" { { 192 584 680 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652403689178 ""}
{ "Warning" "WSGN_SEARCH_FILE" "latch_nand.bdf 1 1 " "Using design file latch_nand.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_NAND " "Found entity 1: Latch_NAND" {  } { { "latch_nand.bdf" "" { Schematic "C:/Projeto2/ProjetoCompleto/latch_nand.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652403689211 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652403689211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_NAND Latch_NAND:inst2 " "Elaborating entity \"Latch_NAND\" for hierarchy \"Latch_NAND:inst2\"" {  } { { "projetocompleto.bdf" "inst2" { Schematic "C:/Projeto2/ProjetoCompleto/projetocompleto.bdf" { { 416 632 728 512 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652403689211 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MaquinadeEstado.bdf" "" { Schematic "C:/Projeto2/ProjetoCompleto/MaquinadeEstado.bdf" { { 528 880 944 608 "inst27" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652403689762 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652403689762 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MaquinadeEstado:inst1\|inst29 MaquinadeEstado:inst1\|inst29~_emulated MaquinadeEstado:inst1\|inst29~1 " "Register \"MaquinadeEstado:inst1\|inst29\" is converted into an equivalent circuit using register \"MaquinadeEstado:inst1\|inst29~_emulated\" and latch \"MaquinadeEstado:inst1\|inst29~1\"" {  } { { "MaquinadeEstado.bdf" "" { Schematic "C:/Projeto2/ProjetoCompleto/MaquinadeEstado.bdf" { { 536 1448 1512 616 "inst29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652403689762 "|projetocompleto|MaquinadeEstado:inst1|inst29"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1652403689762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652403689906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652403690669 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652403690669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652403690731 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652403690731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652403690731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652403690731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652403690752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 12 22:01:30 2022 " "Processing ended: Thu May 12 22:01:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652403690752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652403690752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652403690752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652403690752 ""}
