Information: Updating design information... (UID-85)
Warning: Design 'mips_processor' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : mips_processor
Version: M-2016.12-SP4
Date   : Sat Nov 16 20:32:59 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: datapath/IR/Q_reg[22]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/A/Q_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mips_processor     140000                saed90nm_max
  mips_datapath      140000                saed90nm_max
  reg_file           70000                 saed90nm_max
  register_width32_3 8000                  saed90nm_max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                    0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  datapath/IR/Q_reg[22]/CLK (DFFX1)                       0.00      0.00 #     0.00 r
  datapath/IR/Q_reg[22]/Q (DFFX1)                         0.16      0.68       0.68 f
  datapath/IR/Q[22] (net)                       7                   0.00       0.68 f
  datapath/IR/Q[22] (register_width32_5)                            0.00       0.68 f
  datapath/instruct[22] (net)                                       0.00       0.68 f
  datapath/Registers/rdAddr0[1] (reg_file)                          0.00       0.68 f
  datapath/Registers/N15 (net)                                      0.00       0.68 f
  datapath/Registers/U1517/QN (NOR2X0)                    0.28     35.77      36.45 r
  datapath/Registers/n7 (net)                   4                   0.00      36.45 r
  datapath/Registers/U1528/Q (AND2X1)                     0.40      7.24      43.68 r
  datapath/Registers/n1656 (net)               16                   0.00      43.68 r
  datapath/Registers/U1434/Z (NBUFFX2)                    0.12    377.83     421.51 r
  datapath/Registers/n1712 (net)               13                   0.00     421.51 r
  datapath/Registers/U2141/Q (AO221X1)                    0.15    146.54     568.05 r
  datapath/Registers/n1669 (net)                1                   0.00     568.05 r
  datapath/Registers/U2146/QN (NOR4X0)                    0.19      0.67     568.73 f
  datapath/Registers/n1671 (net)                1                   0.00     568.73 f
  datapath/Registers/U2147/QN (OAI22X1)                   0.10      0.72     569.44 r
  datapath/Registers/N89 (net)                  1                   0.00     569.44 r
  datapath/Registers/U111/Q (AND2X1)                      0.10      0.48     569.93 r
  datapath/Registers/rdData0[31] (net)          1                   0.00     569.93 r
  datapath/Registers/rdData0[31] (reg_file)                         0.00     569.93 r
  datapath/Ain[31] (net)                                            0.00     569.93 r
  datapath/A/D[31] (register_width32_3)                             0.00     569.93 r
  datapath/A/D[31] (net)                                            0.00     569.93 r
  datapath/A/U37/Q (AO22X1)                               0.13      0.57     570.50 r
  datapath/A/n39 (net)                          1                   0.00     570.50 r
  datapath/A/Q_reg[31]/D (DFFX1)                          0.13      0.03     570.53 r
  data arrival time                                                          570.53

  clock ideal_clock1 (rise edge)                                  576.00     576.00
  clock network delay (ideal)                                       0.00     576.00
  datapath/A/Q_reg[31]/CLK (DFFX1)                                  0.00     576.00 r
  library setup time                                               -0.28     575.72
  data required time                                                         575.72
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         575.72
  data arrival time                                                         -570.53
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.19


1
