# ğŸ–¥ï¸ MIPS Instruction Set Simulator (C)

[![Language](https://img.shields.io/badge/Language-C-blue.svg)](https://en.wikipedia.org/wiki/C_(programming_language))
[![Architecture](https://img.shields.io/badge/Architecture-MIPS-green.svg)](https://en.wikipedia.org/wiki/MIPS_architecture)

---

## ğŸ“Œ Overview
This project is a **MIPS Instruction Set Simulator** implemented in **C**.  
It supports **R-type, I-type, and J-type instructions**, simulating instruction fetch, decode, execute, and update phases.  

---

## ğŸš€ Features
- âœ… Full support for **R-type** instructions (`ADD, SUB, MULT, DIV, AND, OR, XOR, SLT, shifts, etc.`)  
- âœ… Handles **I-type** instructions (`ADDI, LW, SW, BEQ, BNE, SLTI, LUI, etc.`)  
- âœ… Supports **J-type** instructions (`J, JAL`)  
- âœ… Special registers: **HI & LO** for multiplication/division results  
- âœ… Implements **syscall exit** to terminate simulation  
- âœ… Modular functions for **instruction decoding & execution**  

---

## ğŸ—ï¸ Architecture
### ğŸ”¹ R-type
- Arithmetic: `ADD, SUB, MULT, DIV`  
- Logical: `AND, OR, NOR, XOR`  
- Shift: `SLL, SRL, SRA`  
- Control: `JR, JALR, SYSCALL`  

### ğŸ”¹ I-type
- Arithmetic Immediate: `ADDI, SLTI, ANDI, ORI`  
- Memory Access: `LW, SW, LB, LBU, LH, LHU, SB, SH`  
- Branch: `BEQ, BNE, BGTZ, BLEZ, BLTZ, BGEZ`  

### ğŸ”¹ J-type
- `J` â†’ Jump  
- `JAL` â†’ Jump and Link  

### ğŸ”¹ Special Features
- Syscall Exit: Ends simulation when $v0 == 10
- HI/LO Registers: Correct handling for multiplication/division results
- PC Update Logic: Default PC increments by 4 unless overwritten by branch/jump

---
## ğŸ§ª Workflow
- **Write Assembly & Convert to Machine Code** :
  Assembly programs are written using MIPS instructions (e.g., ADD, ADDI, LW, BEQ).
  These are assembled into 32-bit machine code and loaded into memory.
- **Fetch**  : Read 32-bit instruction from memory at CURRENT_STATE.PC.
- **Decode** : Extract opcode and fields.
- **Execute**: Perform operation based on instruction type.
- **Update** : Write results to NEXT_STATE, memory, or special registers.
- **Commit** : Copy NEXT_STATE â†’ CURRENT_STATE.

### ğŸ§ª Flowchart for the MIPS Instruction Set Simulator
 <img width="500" height="400" alt="image" src="https://github.com/user-attachments/assets/2ca3af57-1a36-413c-b236-37052d8d84db" />

---

## ğŸ“Š Results
The simulator correctly updates registers, memory, and the program counter (PC) based on the executed MIPS instructions.

---

## ğŸ‘¨â€ğŸ’» Author
**Jason Linus Rodrigues**


---
