<!doctype html>
<html>
<head>
<title>ZDMA_CH_CTRL2 (ZDMA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___zdma.html")>ZDMA Module</a> &gt; ZDMA_CH_CTRL2 (ZDMA) Register</p><h1>ZDMA_CH_CTRL2 (ZDMA) Register</h1>
<h2>ZDMA_CH_CTRL2 (ZDMA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ZDMA_CH_CTRL2</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000200</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFA80200 (ADMA_CH0)<br/>0x00FFA90200 (ADMA_CH1)<br/>0x00FFAA0200 (ADMA_CH2)<br/>0x00FFAB0200 (ADMA_CH3)<br/>0x00FFAC0200 (ADMA_CH4)<br/>0x00FFAD0200 (ADMA_CH5)<br/>0x00FFAE0200 (ADMA_CH6)<br/>0x00FFAF0200 (ADMA_CH7)<br/>0x00FD500200 (GDMA_CH0)<br/>0x00FD510200 (GDMA_CH1)<br/>0x00FD520200 (GDMA_CH2)<br/>0x00FD530200 (GDMA_CH3)<br/>0x00FD540200 (GDMA_CH4)<br/>0x00FD550200 (GDMA_CH5)<br/>0x00FD560200 (GDMA_CH6)<br/>0x00FD570200 (GDMA_CH7)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>zDMA Control Register 2</td></tr>
</table>
<p></p>
<h2>ZDMA_CH_CTRL2 (ZDMA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:1</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved for future use</td></tr>
<tr valign=top><td>EN</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Channel is enabled.<br/>SW sets this 1 to trigger. If DMA channel is in pause and this bit is cleared by software then DMA channel goes to disable state when SW set CONT bit.<br/>HW clears this flag after finishing DMA operation.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>