#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec  3 17:51:50 2019
# Process ID: 11680
# Current directory: D:/project/vvd/DigitalTask1_74x151
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7984 D:\project\vvd\DigitalTask1_74x151\DigitalTask1_74x151.xpr
# Log file: D:/project/vvd/DigitalTask1_74x151/vivado.log
# Journal file: D:/project/vvd/DigitalTask1_74x151\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 801.762 ; gain = 93.098
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tftg256-3
Top: dsbjq4_x151
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 902.316 ; gain = 60.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dsbjq4_x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
INFO: [Synth 8-638] synthesizing module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'x151' (1#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'dsbjq4_x151' (2#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 942.504 ; gain = 100.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 942.504 ; gain = 100.906
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/constrs_1/new/xdc1.xdc]
Finished Parsing XDC File [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/constrs_1/new/xdc1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1292.652 ; gain = 451.055
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1292.652 ; gain = 451.055
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 17:55:32 2019...
