\subsection{fpgacfg\+\_\+pkg Package Reference}
\label{classfpgacfg__pkg}\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}


Collaboration diagram for fpgacfg\+\_\+pkg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=196pt]{d3/d86/classfpgacfg__pkg__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Records}
 \begin{DoxyCompactItemize}
\item 
{\bf t\+\_\+\+F\+R\+O\+M\+\_\+\+F\+P\+G\+A\+C\+FG} {\bfseries  }
\item 
{\bf phase\+\_\+reg\+\_\+sel} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf clk\+\_\+ind} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf cnt\+\_\+ind} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf load\+\_\+phase\+\_\+reg} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf drct\+\_\+clk\+\_\+en} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf ch\+\_\+en} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf smpl\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf mode} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf ddr\+\_\+en} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf trxiq\+\_\+pulse} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf mimo\+\_\+int\+\_\+en} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf synch\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf synch\+\_\+mode} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf smpl\+\_\+nr\+\_\+clr} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf txpct\+\_\+loss\+\_\+clr} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf rx\+\_\+en} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf tx\+\_\+en} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf rx\+\_\+ptrn\+\_\+en} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf tx\+\_\+ptrn\+\_\+en} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf tx\+\_\+cnt\+\_\+en} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf wfm\+\_\+ch\+\_\+en} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf wfm\+\_\+play} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf wfm\+\_\+load} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf wfm\+\_\+smpl\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf S\+P\+I\+\_\+\+SS} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf L\+M\+S1\+\_\+\+SS} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf L\+M\+S1\+\_\+\+R\+E\+S\+ET} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf L\+M\+S1\+\_\+\+C\+O\+R\+E\+\_\+\+L\+D\+O\+\_\+\+EN} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf L\+M\+S1\+\_\+\+T\+X\+N\+R\+X1} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf L\+M\+S1\+\_\+\+T\+X\+N\+R\+X2} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf L\+M\+S1\+\_\+\+T\+X\+EN} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf L\+M\+S1\+\_\+\+R\+X\+EN} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf G\+P\+IO} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+\+C\+T\+RL} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+\+C\+T\+RL} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf F\+X3\+\_\+\+L\+E\+D\+\_\+\+C\+T\+RL} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf C\+L\+K\+\_\+\+E\+NA} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf sync\+\_\+pulse\+\_\+period} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf sync\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf txant\+\_\+pre} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf txant\+\_\+post} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+\+T\+O\+\_\+\+F\+P\+G\+A\+C\+FG} {\bfseries  }
\item 
{\bf H\+W\+\_\+\+V\+ER} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf B\+O\+M\+\_\+\+V\+ER} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf P\+W\+R\+\_\+\+S\+RC} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 19} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.



\subsubsection{Member Data Documentation}
\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!B\+O\+M\+\_\+\+V\+ER@{B\+O\+M\+\_\+\+V\+ER}}
\index{B\+O\+M\+\_\+\+V\+ER@{B\+O\+M\+\_\+\+V\+ER}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{B\+O\+M\+\_\+\+V\+ER}]{\setlength{\rightskip}{0pt plus 5cm}{\bf B\+O\+M\+\_\+\+V\+ER} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_aa5e2e0258ff519310738e4f88c06f154}


Definition at line {\bf 83} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_ad49dc13b5833859e764cfabf2faebdb9}


Definition at line {\bf 30} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!C\+L\+K\+\_\+\+E\+NA@{C\+L\+K\+\_\+\+E\+NA}}
\index{C\+L\+K\+\_\+\+E\+NA@{C\+L\+K\+\_\+\+E\+NA}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{C\+L\+K\+\_\+\+E\+NA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+K\+\_\+\+E\+NA} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_afd49155c2de2777068500ae2b68618b7}


Definition at line {\bf 73} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!clk\+\_\+ind@{clk\+\_\+ind}}
\index{clk\+\_\+ind@{clk\+\_\+ind}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{clk\+\_\+ind}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+ind} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_ab0dcdb0a97f7c13b8444955fa733b0ca}


Definition at line {\bf 25} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!cnt\+\_\+ind@{cnt\+\_\+ind}}
\index{cnt\+\_\+ind@{cnt\+\_\+ind}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{cnt\+\_\+ind}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+ind} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a5c052e1ed460037093ac425fdeb0c1ab}


Definition at line {\bf 26} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!ddr\+\_\+en@{ddr\+\_\+en}}
\index{ddr\+\_\+en@{ddr\+\_\+en}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{ddr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_ab5dbbe05f50d962089d22af977ccc9d9}


Definition at line {\bf 33} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!drct\+\_\+clk\+\_\+en@{drct\+\_\+clk\+\_\+en}}
\index{drct\+\_\+clk\+\_\+en@{drct\+\_\+clk\+\_\+en}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{drct\+\_\+clk\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf drct\+\_\+clk\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a33110ad864ad73b2b94de7769aa47307}


Definition at line {\bf 28} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+\+C\+T\+RL@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+\+C\+T\+RL}}
\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+\+C\+T\+RL@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+\+C\+T\+RL}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+\+C\+T\+RL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+\+C\+T\+RL} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a1e0bfe8873922e0f25b7032e01a0d74e}


Definition at line {\bf 70} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+\+C\+T\+RL@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+\+C\+T\+RL}}
\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+\+C\+T\+RL@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+\+C\+T\+RL}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+\+C\+T\+RL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+\+C\+T\+RL} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a79427cc5c37665f4dfd79e4d0ee6af93}


Definition at line {\bf 71} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!F\+X3\+\_\+\+L\+E\+D\+\_\+\+C\+T\+RL@{F\+X3\+\_\+\+L\+E\+D\+\_\+\+C\+T\+RL}}
\index{F\+X3\+\_\+\+L\+E\+D\+\_\+\+C\+T\+RL@{F\+X3\+\_\+\+L\+E\+D\+\_\+\+C\+T\+RL}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{F\+X3\+\_\+\+L\+E\+D\+\_\+\+C\+T\+RL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+X3\+\_\+\+L\+E\+D\+\_\+\+C\+T\+RL} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a8d77f8941187acf09e4d29b7c1840ec2}


Definition at line {\bf 72} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!G\+P\+IO@{G\+P\+IO}}
\index{G\+P\+IO@{G\+P\+IO}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{G\+P\+IO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf G\+P\+IO} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a4bf8c197269dbf0ddbda3d4e4a0317e5}


Definition at line {\bf 69} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!H\+W\+\_\+\+V\+ER@{H\+W\+\_\+\+V\+ER}}
\index{H\+W\+\_\+\+V\+ER@{H\+W\+\_\+\+V\+ER}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{H\+W\+\_\+\+V\+ER}]{\setlength{\rightskip}{0pt plus 5cm}{\bf H\+W\+\_\+\+V\+ER} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_ae717882ad68620e50683e2a08d321750}


Definition at line {\bf 82} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!ieee@{ieee}}
\index{ieee@{ieee}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classfpgacfg__pkg_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 12} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!L\+M\+S1\+\_\+\+C\+O\+R\+E\+\_\+\+L\+D\+O\+\_\+\+EN@{L\+M\+S1\+\_\+\+C\+O\+R\+E\+\_\+\+L\+D\+O\+\_\+\+EN}}
\index{L\+M\+S1\+\_\+\+C\+O\+R\+E\+\_\+\+L\+D\+O\+\_\+\+EN@{L\+M\+S1\+\_\+\+C\+O\+R\+E\+\_\+\+L\+D\+O\+\_\+\+EN}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{L\+M\+S1\+\_\+\+C\+O\+R\+E\+\_\+\+L\+D\+O\+\_\+\+EN}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+M\+S1\+\_\+\+C\+O\+R\+E\+\_\+\+L\+D\+O\+\_\+\+EN} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_ab0e51be59e6a887cc65c77af02b2ed2f}


Definition at line {\bf 58} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!L\+M\+S1\+\_\+\+R\+E\+S\+ET@{L\+M\+S1\+\_\+\+R\+E\+S\+ET}}
\index{L\+M\+S1\+\_\+\+R\+E\+S\+ET@{L\+M\+S1\+\_\+\+R\+E\+S\+ET}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{L\+M\+S1\+\_\+\+R\+E\+S\+ET}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+M\+S1\+\_\+\+R\+E\+S\+ET} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a2a3afa70efaa03dcabf29840a4b24abb}


Definition at line {\bf 57} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!L\+M\+S1\+\_\+\+R\+X\+EN@{L\+M\+S1\+\_\+\+R\+X\+EN}}
\index{L\+M\+S1\+\_\+\+R\+X\+EN@{L\+M\+S1\+\_\+\+R\+X\+EN}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{L\+M\+S1\+\_\+\+R\+X\+EN}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+M\+S1\+\_\+\+R\+X\+EN} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a079e97b82bc92254d4ffe599bca859b4}


Definition at line {\bf 62} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!L\+M\+S1\+\_\+\+SS@{L\+M\+S1\+\_\+\+SS}}
\index{L\+M\+S1\+\_\+\+SS@{L\+M\+S1\+\_\+\+SS}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{L\+M\+S1\+\_\+\+SS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+M\+S1\+\_\+\+SS} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_aeb388a963d309eed7ab4445b0e26c72b}


Definition at line {\bf 51} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!L\+M\+S1\+\_\+\+T\+X\+EN@{L\+M\+S1\+\_\+\+T\+X\+EN}}
\index{L\+M\+S1\+\_\+\+T\+X\+EN@{L\+M\+S1\+\_\+\+T\+X\+EN}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{L\+M\+S1\+\_\+\+T\+X\+EN}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+M\+S1\+\_\+\+T\+X\+EN} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_af3814a5427020c1d8464dcd18493ed59}


Definition at line {\bf 61} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!L\+M\+S1\+\_\+\+T\+X\+N\+R\+X1@{L\+M\+S1\+\_\+\+T\+X\+N\+R\+X1}}
\index{L\+M\+S1\+\_\+\+T\+X\+N\+R\+X1@{L\+M\+S1\+\_\+\+T\+X\+N\+R\+X1}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{L\+M\+S1\+\_\+\+T\+X\+N\+R\+X1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+M\+S1\+\_\+\+T\+X\+N\+R\+X1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a7b25ea4bb4ad4bab12b10519e52f5c39}


Definition at line {\bf 59} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!L\+M\+S1\+\_\+\+T\+X\+N\+R\+X2@{L\+M\+S1\+\_\+\+T\+X\+N\+R\+X2}}
\index{L\+M\+S1\+\_\+\+T\+X\+N\+R\+X2@{L\+M\+S1\+\_\+\+T\+X\+N\+R\+X2}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{L\+M\+S1\+\_\+\+T\+X\+N\+R\+X2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+M\+S1\+\_\+\+T\+X\+N\+R\+X2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a05d9871ccae904031ee5da2c341fbc61}


Definition at line {\bf 60} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!load\+\_\+phase\+\_\+reg@{load\+\_\+phase\+\_\+reg}}
\index{load\+\_\+phase\+\_\+reg@{load\+\_\+phase\+\_\+reg}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{load\+\_\+phase\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf load\+\_\+phase\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a60591d3bb9f5239299c05552f8f0f5b7}


Definition at line {\bf 27} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!mimo\+\_\+int\+\_\+en@{mimo\+\_\+int\+\_\+en}}
\index{mimo\+\_\+int\+\_\+en@{mimo\+\_\+int\+\_\+en}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{mimo\+\_\+int\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+int\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a177b8745b5a18109c99f52f6d1773469}


Definition at line {\bf 35} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!mode@{mode}}
\index{mode@{mode}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a6a0d8e4bc96453caef44e6bd3908b407}


Definition at line {\bf 32} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classfpgacfg__pkg_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 14} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!phase\+\_\+reg\+\_\+sel@{phase\+\_\+reg\+\_\+sel}}
\index{phase\+\_\+reg\+\_\+sel@{phase\+\_\+reg\+\_\+sel}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{phase\+\_\+reg\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phase\+\_\+reg\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a88a3cd03ffca3ddaaae047d23ee63675}


Definition at line {\bf 24} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!P\+W\+R\+\_\+\+S\+RC@{P\+W\+R\+\_\+\+S\+RC}}
\index{P\+W\+R\+\_\+\+S\+RC@{P\+W\+R\+\_\+\+S\+RC}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{P\+W\+R\+\_\+\+S\+RC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+W\+R\+\_\+\+S\+RC} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_ac54ccc155a3d1f0da6a007f9a8a0bff8}


Definition at line {\bf 84} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!rx\+\_\+en@{rx\+\_\+en}}
\index{rx\+\_\+en@{rx\+\_\+en}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{rx\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a04f984aabf816b38fd84df23e542da12}


Definition at line {\bf 40} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!rx\+\_\+ptrn\+\_\+en@{rx\+\_\+ptrn\+\_\+en}}
\index{rx\+\_\+ptrn\+\_\+en@{rx\+\_\+ptrn\+\_\+en}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{rx\+\_\+ptrn\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+ptrn\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_ae93c8ae2bc93d7881b4f1a86b8aaa7f6}


Definition at line {\bf 42} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!smpl\+\_\+nr\+\_\+clr@{smpl\+\_\+nr\+\_\+clr}}
\index{smpl\+\_\+nr\+\_\+clr@{smpl\+\_\+nr\+\_\+clr}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{smpl\+\_\+nr\+\_\+clr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+nr\+\_\+clr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a026003c1b33e954e2cd617e6389f24a7}


Definition at line {\bf 38} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!smpl\+\_\+width@{smpl\+\_\+width}}
\index{smpl\+\_\+width@{smpl\+\_\+width}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{smpl\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+width} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_aa15213786ea5ada99dd1b527d1cbf7d6}


Definition at line {\bf 31} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!S\+P\+I\+\_\+\+SS@{S\+P\+I\+\_\+\+SS}}
\index{S\+P\+I\+\_\+\+SS@{S\+P\+I\+\_\+\+SS}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{S\+P\+I\+\_\+\+SS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+P\+I\+\_\+\+SS} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a6a1d5509a0076edebce0838e706220ff}


Definition at line {\bf 49} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classfpgacfg__pkg_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 13} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!sync\+\_\+pulse\+\_\+period@{sync\+\_\+pulse\+\_\+period}}
\index{sync\+\_\+pulse\+\_\+period@{sync\+\_\+pulse\+\_\+period}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{sync\+\_\+pulse\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+pulse\+\_\+period} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a0738330405f62bd6af97502f7e335695}


Definition at line {\bf 74} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!sync\+\_\+size@{sync\+\_\+size}}
\index{sync\+\_\+size@{sync\+\_\+size}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{sync\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a05cb9161366d8c72d91cebb748800992}


Definition at line {\bf 75} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!synch\+\_\+dis@{synch\+\_\+dis}}
\index{synch\+\_\+dis@{synch\+\_\+dis}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{synch\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf synch\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a74a6a596c8cecd04c34b8133915289a6}


Definition at line {\bf 36} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!synch\+\_\+mode@{synch\+\_\+mode}}
\index{synch\+\_\+mode@{synch\+\_\+mode}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{synch\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf synch\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_adc046e95e69859ac8ded5f7b1d629552}


Definition at line {\bf 37} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!t\+\_\+\+F\+R\+O\+M\+\_\+\+F\+P\+G\+A\+C\+FG@{t\+\_\+\+F\+R\+O\+M\+\_\+\+F\+P\+G\+A\+C\+FG}}
\index{t\+\_\+\+F\+R\+O\+M\+\_\+\+F\+P\+G\+A\+C\+FG@{t\+\_\+\+F\+R\+O\+M\+\_\+\+F\+P\+G\+A\+C\+FG}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{t\+\_\+\+F\+R\+O\+M\+\_\+\+F\+P\+G\+A\+C\+FG}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+\+F\+R\+O\+M\+\_\+\+F\+P\+G\+A\+C\+FG} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a62b193fabae7594dc08a6f58c590f009}


Definition at line {\bf 22} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!t\+\_\+\+T\+O\+\_\+\+F\+P\+G\+A\+C\+FG@{t\+\_\+\+T\+O\+\_\+\+F\+P\+G\+A\+C\+FG}}
\index{t\+\_\+\+T\+O\+\_\+\+F\+P\+G\+A\+C\+FG@{t\+\_\+\+T\+O\+\_\+\+F\+P\+G\+A\+C\+FG}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{t\+\_\+\+T\+O\+\_\+\+F\+P\+G\+A\+C\+FG}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+\+T\+O\+\_\+\+F\+P\+G\+A\+C\+FG} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_abb950c56777aaef7d48759dceda2e136}


Definition at line {\bf 81} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!trxiq\+\_\+pulse@{trxiq\+\_\+pulse}}
\index{trxiq\+\_\+pulse@{trxiq\+\_\+pulse}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{trxiq\+\_\+pulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trxiq\+\_\+pulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_ac32ae04c0ad4c5c585913f784b94983a}


Definition at line {\bf 34} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!tx\+\_\+cnt\+\_\+en@{tx\+\_\+cnt\+\_\+en}}
\index{tx\+\_\+cnt\+\_\+en@{tx\+\_\+cnt\+\_\+en}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{tx\+\_\+cnt\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+cnt\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a7e9e6938bfba21deaf8bf322c6421e88}


Definition at line {\bf 44} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!tx\+\_\+en@{tx\+\_\+en}}
\index{tx\+\_\+en@{tx\+\_\+en}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{tx\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a08360c3e6d110e6f523429bfaf74f5f2}


Definition at line {\bf 41} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!tx\+\_\+ptrn\+\_\+en@{tx\+\_\+ptrn\+\_\+en}}
\index{tx\+\_\+ptrn\+\_\+en@{tx\+\_\+ptrn\+\_\+en}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{tx\+\_\+ptrn\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+ptrn\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a82ba5d32aa8ed60f09489c72b7df7571}


Definition at line {\bf 43} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!txant\+\_\+post@{txant\+\_\+post}}
\index{txant\+\_\+post@{txant\+\_\+post}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{txant\+\_\+post}]{\setlength{\rightskip}{0pt plus 5cm}{\bf txant\+\_\+post} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a321760719baee8c00e2b7450ea896e93}


Definition at line {\bf 77} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!txant\+\_\+pre@{txant\+\_\+pre}}
\index{txant\+\_\+pre@{txant\+\_\+pre}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{txant\+\_\+pre}]{\setlength{\rightskip}{0pt plus 5cm}{\bf txant\+\_\+pre} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a4a68935b317de4520f11121c170d7baa}


Definition at line {\bf 76} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!txpct\+\_\+loss\+\_\+clr@{txpct\+\_\+loss\+\_\+clr}}
\index{txpct\+\_\+loss\+\_\+clr@{txpct\+\_\+loss\+\_\+clr}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{txpct\+\_\+loss\+\_\+clr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf txpct\+\_\+loss\+\_\+clr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_abe72c960d4775f6841ef9a16a9cef65e}


Definition at line {\bf 39} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!wfm\+\_\+ch\+\_\+en@{wfm\+\_\+ch\+\_\+en}}
\index{wfm\+\_\+ch\+\_\+en@{wfm\+\_\+ch\+\_\+en}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{wfm\+\_\+ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+ch\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_ac4e78381ed5aa0f282ef6302ce8925a9}


Definition at line {\bf 45} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!wfm\+\_\+load@{wfm\+\_\+load}}
\index{wfm\+\_\+load@{wfm\+\_\+load}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{wfm\+\_\+load}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+load} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a8b7989a0d84edcea2673e5e719a405fb}


Definition at line {\bf 47} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!wfm\+\_\+play@{wfm\+\_\+play}}
\index{wfm\+\_\+play@{wfm\+\_\+play}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{wfm\+\_\+play}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+play} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_a0f33477a14c2eb65b8048a79185f9fff}


Definition at line {\bf 46} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.

\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!wfm\+\_\+smpl\+\_\+width@{wfm\+\_\+smpl\+\_\+width}}
\index{wfm\+\_\+smpl\+\_\+width@{wfm\+\_\+smpl\+\_\+width}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\paragraph[{wfm\+\_\+smpl\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+smpl\+\_\+width} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classfpgacfg__pkg_ab7dbfadba27ec9f07c99759b4c55beea}


Definition at line {\bf 48} of file {\bf fpgacfg\+\_\+pkg.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/{\bf fpgacfg\+\_\+pkg.\+vhd}\end{DoxyCompactItemize}
