#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56544c5d34a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56544c6a0640 .scope module, "and_tb" "and_tb" 3 1;
 .timescale 0 0;
v0x56544c6ce210_0 .net "active", 0 0, L_0x56544c6e8d60;  1 drivers
v0x56544c6ce2d0_0 .var "clk", 0 0;
v0x56544c6ce370_0 .var "clk_enable", 0 0;
v0x56544c6ce460_0 .net "data_address", 31 0, L_0x56544c6e6930;  1 drivers
v0x56544c6ce500_0 .net "data_read", 0 0, L_0x56544c6e44b0;  1 drivers
v0x56544c6ce5f0_0 .var "data_readdata", 31 0;
v0x56544c6ce6c0_0 .net "data_write", 0 0, L_0x56544c6e42d0;  1 drivers
v0x56544c6ce790_0 .net "data_writedata", 31 0, L_0x56544c6e6620;  1 drivers
v0x56544c6ce860_0 .net "instr_address", 31 0, L_0x56544c6e7c90;  1 drivers
v0x56544c6ce9c0_0 .var "instr_readdata", 31 0;
v0x56544c6cea60_0 .net "register_v0", 31 0, L_0x56544c6e65b0;  1 drivers
v0x56544c6ceb50_0 .var "reset", 0 0;
S_0x56544c68dac0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x56544c6a0640;
 .timescale 0 0;
v0x56544c69cc90_0 .var "expected", 31 0;
v0x56544c6a13c0_0 .var "funct", 5 0;
v0x56544c6a6680_0 .var "i", 4 0;
v0x56544c6a69b0_0 .var "imm", 15 0;
v0x56544c6a78c0_0 .var "imm_instr", 31 0;
v0x56544c6a98e0_0 .var "opcode", 5 0;
v0x56544c6c0400_0 .var "r_instr", 31 0;
v0x56544c6c04e0_0 .var "rd", 4 0;
v0x56544c6c05c0_0 .var "rs", 4 0;
v0x56544c6c06a0_0 .var "rt", 4 0;
v0x56544c6c0780_0 .var "shamt", 4 0;
E_0x56544c61d910 .event posedge, v0x56544c6c26b0_0;
S_0x56544c68def0 .scope module, "dut" "mips_cpu_harvard" 3 119, 4 1 0, S_0x56544c6a0640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x56544c69cb70 .functor OR 1, L_0x56544c6dfcb0, L_0x56544c6dff30, C4<0>, C4<0>;
L_0x56544c608a00 .functor BUFZ 1, L_0x56544c6df710, C4<0>, C4<0>, C4<0>;
L_0x56544c6a6890 .functor BUFZ 1, L_0x56544c6df8b0, C4<0>, C4<0>, C4<0>;
L_0x56544c6a7720 .functor BUFZ 1, L_0x56544c6df8b0, C4<0>, C4<0>, C4<0>;
L_0x56544c6e0470 .functor AND 1, L_0x56544c6df710, L_0x56544c6e0770, C4<1>, C4<1>;
L_0x56544c6a97c0 .functor OR 1, L_0x56544c6e0470, L_0x56544c6e0350, C4<0>, C4<0>;
L_0x56544c64b7a0 .functor OR 1, L_0x56544c6a97c0, L_0x56544c6e0580, C4<0>, C4<0>;
L_0x56544c6e0a10 .functor OR 1, L_0x56544c64b7a0, L_0x56544c6e2070, C4<0>, C4<0>;
L_0x56544c6e0b20 .functor OR 1, L_0x56544c6e0a10, L_0x56544c6e17d0, C4<0>, C4<0>;
L_0x56544c6e0be0 .functor BUFZ 1, L_0x56544c6df9d0, C4<0>, C4<0>, C4<0>;
L_0x56544c6e16c0 .functor AND 1, L_0x56544c6e1130, L_0x56544c6e1490, C4<1>, C4<1>;
L_0x56544c6e17d0 .functor OR 1, L_0x56544c6e0e30, L_0x56544c6e16c0, C4<0>, C4<0>;
L_0x56544c6e2070 .functor AND 1, L_0x56544c6e1ba0, L_0x56544c6e1e50, C4<1>, C4<1>;
L_0x56544c6e2820 .functor OR 1, L_0x56544c6e22c0, L_0x56544c6e25e0, C4<0>, C4<0>;
L_0x56544c6e1930 .functor OR 1, L_0x56544c6e2d90, L_0x56544c6e3090, C4<0>, C4<0>;
L_0x56544c6e2f70 .functor AND 1, L_0x56544c6e2aa0, L_0x56544c6e1930, C4<1>, C4<1>;
L_0x56544c6e3890 .functor OR 1, L_0x56544c6e3520, L_0x56544c6e37a0, C4<0>, C4<0>;
L_0x56544c6e3b90 .functor OR 1, L_0x56544c6e3890, L_0x56544c6e39a0, C4<0>, C4<0>;
L_0x56544c6e3d40 .functor AND 1, L_0x56544c6df710, L_0x56544c6e3b90, C4<1>, C4<1>;
L_0x56544c6e3ef0 .functor AND 1, L_0x56544c6df710, L_0x56544c6e3e00, C4<1>, C4<1>;
L_0x56544c6e4210 .functor AND 1, L_0x56544c6df710, L_0x56544c6e3ca0, C4<1>, C4<1>;
L_0x56544c6e44b0 .functor BUFZ 1, L_0x56544c6a6890, C4<0>, C4<0>, C4<0>;
L_0x56544c6e5140 .functor AND 1, L_0x56544c6e8d60, L_0x56544c6e0b20, C4<1>, C4<1>;
L_0x56544c6e5250 .functor OR 1, L_0x56544c6e17d0, L_0x56544c6e2070, C4<0>, C4<0>;
L_0x56544c6e6620 .functor BUFZ 32, L_0x56544c6e64a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56544c6e66e0 .functor BUFZ 32, L_0x56544c6e5430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56544c6e6830 .functor BUFZ 32, L_0x56544c6e64a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56544c6e6930 .functor BUFZ 32, v0x56544c6c1740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56544c6e7930 .functor AND 1, v0x56544c6ce370_0, L_0x56544c6e3d40, C4<1>, C4<1>;
L_0x56544c6e79a0 .functor AND 1, L_0x56544c6e7930, v0x56544c6cb3a0_0, C4<1>, C4<1>;
L_0x56544c6e7c90 .functor BUFZ 32, v0x56544c6c2770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56544c6e8d60 .functor BUFZ 1, v0x56544c6cb3a0_0, C4<0>, C4<0>, C4<0>;
L_0x56544c6e8ee0 .functor AND 1, v0x56544c6ce370_0, v0x56544c6cb3a0_0, C4<1>, C4<1>;
v0x56544c6c5490_0 .net *"_ivl_100", 31 0, L_0x56544c6e19a0;  1 drivers
L_0x7f0ea793b498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6c5590_0 .net *"_ivl_103", 25 0, L_0x7f0ea793b498;  1 drivers
L_0x7f0ea793b4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6c5670_0 .net/2u *"_ivl_104", 31 0, L_0x7f0ea793b4e0;  1 drivers
v0x56544c6c5730_0 .net *"_ivl_106", 0 0, L_0x56544c6e1ba0;  1 drivers
v0x56544c6c57f0_0 .net *"_ivl_109", 5 0, L_0x56544c6e1db0;  1 drivers
L_0x7f0ea793b528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56544c6c58d0_0 .net/2u *"_ivl_110", 5 0, L_0x7f0ea793b528;  1 drivers
v0x56544c6c59b0_0 .net *"_ivl_112", 0 0, L_0x56544c6e1e50;  1 drivers
v0x56544c6c5a70_0 .net *"_ivl_116", 31 0, L_0x56544c6e21d0;  1 drivers
L_0x7f0ea793b570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6c5b50_0 .net *"_ivl_119", 25 0, L_0x7f0ea793b570;  1 drivers
L_0x7f0ea793b0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x56544c6c5c30_0 .net/2u *"_ivl_12", 5 0, L_0x7f0ea793b0a8;  1 drivers
L_0x7f0ea793b5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56544c6c5d10_0 .net/2u *"_ivl_120", 31 0, L_0x7f0ea793b5b8;  1 drivers
v0x56544c6c5df0_0 .net *"_ivl_122", 0 0, L_0x56544c6e22c0;  1 drivers
v0x56544c6c5eb0_0 .net *"_ivl_124", 31 0, L_0x56544c6e24f0;  1 drivers
L_0x7f0ea793b600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6c5f90_0 .net *"_ivl_127", 25 0, L_0x7f0ea793b600;  1 drivers
L_0x7f0ea793b648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56544c6c6070_0 .net/2u *"_ivl_128", 31 0, L_0x7f0ea793b648;  1 drivers
v0x56544c6c6150_0 .net *"_ivl_130", 0 0, L_0x56544c6e25e0;  1 drivers
v0x56544c6c6210_0 .net *"_ivl_134", 31 0, L_0x56544c6e29b0;  1 drivers
L_0x7f0ea793b690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6c6400_0 .net *"_ivl_137", 25 0, L_0x7f0ea793b690;  1 drivers
L_0x7f0ea793b6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6c64e0_0 .net/2u *"_ivl_138", 31 0, L_0x7f0ea793b6d8;  1 drivers
v0x56544c6c65c0_0 .net *"_ivl_140", 0 0, L_0x56544c6e2aa0;  1 drivers
v0x56544c6c6680_0 .net *"_ivl_143", 5 0, L_0x56544c6e2cf0;  1 drivers
L_0x7f0ea793b720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56544c6c6760_0 .net/2u *"_ivl_144", 5 0, L_0x7f0ea793b720;  1 drivers
v0x56544c6c6840_0 .net *"_ivl_146", 0 0, L_0x56544c6e2d90;  1 drivers
v0x56544c6c6900_0 .net *"_ivl_149", 5 0, L_0x56544c6e2ff0;  1 drivers
L_0x7f0ea793b768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56544c6c69e0_0 .net/2u *"_ivl_150", 5 0, L_0x7f0ea793b768;  1 drivers
v0x56544c6c6ac0_0 .net *"_ivl_152", 0 0, L_0x56544c6e3090;  1 drivers
v0x56544c6c6b80_0 .net *"_ivl_155", 0 0, L_0x56544c6e1930;  1 drivers
v0x56544c6c6c40_0 .net *"_ivl_159", 1 0, L_0x56544c6e3430;  1 drivers
L_0x7f0ea793b0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56544c6c6d20_0 .net/2u *"_ivl_16", 5 0, L_0x7f0ea793b0f0;  1 drivers
L_0x7f0ea793b7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56544c6c6e00_0 .net/2u *"_ivl_160", 1 0, L_0x7f0ea793b7b0;  1 drivers
v0x56544c6c6ee0_0 .net *"_ivl_162", 0 0, L_0x56544c6e3520;  1 drivers
L_0x7f0ea793b7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x56544c6c6fa0_0 .net/2u *"_ivl_164", 5 0, L_0x7f0ea793b7f8;  1 drivers
v0x56544c6c7080_0 .net *"_ivl_166", 0 0, L_0x56544c6e37a0;  1 drivers
v0x56544c6c7350_0 .net *"_ivl_169", 0 0, L_0x56544c6e3890;  1 drivers
L_0x7f0ea793b840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x56544c6c7410_0 .net/2u *"_ivl_170", 5 0, L_0x7f0ea793b840;  1 drivers
v0x56544c6c74f0_0 .net *"_ivl_172", 0 0, L_0x56544c6e39a0;  1 drivers
v0x56544c6c75b0_0 .net *"_ivl_175", 0 0, L_0x56544c6e3b90;  1 drivers
L_0x7f0ea793b888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x56544c6c7670_0 .net/2u *"_ivl_178", 5 0, L_0x7f0ea793b888;  1 drivers
v0x56544c6c7750_0 .net *"_ivl_180", 0 0, L_0x56544c6e3e00;  1 drivers
L_0x7f0ea793b8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x56544c6c7810_0 .net/2u *"_ivl_184", 5 0, L_0x7f0ea793b8d0;  1 drivers
v0x56544c6c78f0_0 .net *"_ivl_186", 0 0, L_0x56544c6e3ca0;  1 drivers
L_0x7f0ea793b918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56544c6c79b0_0 .net/2u *"_ivl_190", 0 0, L_0x7f0ea793b918;  1 drivers
v0x56544c6c7a90_0 .net *"_ivl_20", 31 0, L_0x56544c6dfb70;  1 drivers
L_0x7f0ea793b960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56544c6c7b70_0 .net/2u *"_ivl_200", 4 0, L_0x7f0ea793b960;  1 drivers
v0x56544c6c7c50_0 .net *"_ivl_203", 4 0, L_0x56544c6e49d0;  1 drivers
v0x56544c6c7d30_0 .net *"_ivl_205", 4 0, L_0x56544c6e4bf0;  1 drivers
v0x56544c6c7e10_0 .net *"_ivl_206", 4 0, L_0x56544c6e4c90;  1 drivers
v0x56544c6c7ef0_0 .net *"_ivl_213", 0 0, L_0x56544c6e5250;  1 drivers
L_0x7f0ea793b9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56544c6c7fb0_0 .net/2u *"_ivl_214", 31 0, L_0x7f0ea793b9a8;  1 drivers
v0x56544c6c8090_0 .net *"_ivl_216", 31 0, L_0x56544c6e5390;  1 drivers
v0x56544c6c8170_0 .net *"_ivl_218", 31 0, L_0x56544c6e5640;  1 drivers
v0x56544c6c8250_0 .net *"_ivl_220", 31 0, L_0x56544c6e57d0;  1 drivers
v0x56544c6c8330_0 .net *"_ivl_222", 31 0, L_0x56544c6e5b10;  1 drivers
L_0x7f0ea793b138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6c8410_0 .net *"_ivl_23", 25 0, L_0x7f0ea793b138;  1 drivers
v0x56544c6c84f0_0 .net *"_ivl_235", 0 0, L_0x56544c6e7930;  1 drivers
L_0x7f0ea793bac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56544c6c85b0_0 .net/2u *"_ivl_238", 31 0, L_0x7f0ea793bac8;  1 drivers
L_0x7f0ea793b180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56544c6c8690_0 .net/2u *"_ivl_24", 31 0, L_0x7f0ea793b180;  1 drivers
v0x56544c6c8770_0 .net *"_ivl_243", 15 0, L_0x56544c6e7df0;  1 drivers
v0x56544c6c8850_0 .net *"_ivl_244", 17 0, L_0x56544c6e8060;  1 drivers
L_0x7f0ea793bb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56544c6c8930_0 .net *"_ivl_247", 1 0, L_0x7f0ea793bb10;  1 drivers
v0x56544c6c8a10_0 .net *"_ivl_250", 15 0, L_0x56544c6e81a0;  1 drivers
L_0x7f0ea793bb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56544c6c8af0_0 .net *"_ivl_252", 1 0, L_0x7f0ea793bb58;  1 drivers
v0x56544c6c8bd0_0 .net *"_ivl_255", 0 0, L_0x56544c6e85b0;  1 drivers
L_0x7f0ea793bba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x56544c6c8cb0_0 .net/2u *"_ivl_256", 13 0, L_0x7f0ea793bba0;  1 drivers
L_0x7f0ea793bbe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6c8d90_0 .net/2u *"_ivl_258", 13 0, L_0x7f0ea793bbe8;  1 drivers
v0x56544c6c9280_0 .net *"_ivl_26", 0 0, L_0x56544c6dfcb0;  1 drivers
v0x56544c6c9340_0 .net *"_ivl_260", 13 0, L_0x56544c6e8890;  1 drivers
v0x56544c6c9420_0 .net *"_ivl_28", 31 0, L_0x56544c6dfe40;  1 drivers
L_0x7f0ea793b1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6c9500_0 .net *"_ivl_31", 25 0, L_0x7f0ea793b1c8;  1 drivers
L_0x7f0ea793b210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56544c6c95e0_0 .net/2u *"_ivl_32", 31 0, L_0x7f0ea793b210;  1 drivers
v0x56544c6c96c0_0 .net *"_ivl_34", 0 0, L_0x56544c6dff30;  1 drivers
v0x56544c6c9780_0 .net *"_ivl_4", 31 0, L_0x56544c6cf5b0;  1 drivers
v0x56544c6c9860_0 .net *"_ivl_45", 2 0, L_0x56544c6e0220;  1 drivers
L_0x7f0ea793b258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56544c6c9940_0 .net/2u *"_ivl_46", 2 0, L_0x7f0ea793b258;  1 drivers
v0x56544c6c9a20_0 .net *"_ivl_51", 2 0, L_0x56544c6e04e0;  1 drivers
L_0x7f0ea793b2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x56544c6c9b00_0 .net/2u *"_ivl_52", 2 0, L_0x7f0ea793b2a0;  1 drivers
v0x56544c6c9be0_0 .net *"_ivl_57", 0 0, L_0x56544c6e0770;  1 drivers
v0x56544c6c9ca0_0 .net *"_ivl_59", 0 0, L_0x56544c6e0470;  1 drivers
v0x56544c6c9d60_0 .net *"_ivl_61", 0 0, L_0x56544c6a97c0;  1 drivers
v0x56544c6c9e20_0 .net *"_ivl_63", 0 0, L_0x56544c64b7a0;  1 drivers
v0x56544c6c9ee0_0 .net *"_ivl_65", 0 0, L_0x56544c6e0a10;  1 drivers
L_0x7f0ea793b018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6c9fa0_0 .net *"_ivl_7", 25 0, L_0x7f0ea793b018;  1 drivers
v0x56544c6ca080_0 .net *"_ivl_70", 31 0, L_0x56544c6e0d00;  1 drivers
L_0x7f0ea793b2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6ca160_0 .net *"_ivl_73", 25 0, L_0x7f0ea793b2e8;  1 drivers
L_0x7f0ea793b330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56544c6ca240_0 .net/2u *"_ivl_74", 31 0, L_0x7f0ea793b330;  1 drivers
v0x56544c6ca320_0 .net *"_ivl_76", 0 0, L_0x56544c6e0e30;  1 drivers
v0x56544c6ca3e0_0 .net *"_ivl_78", 31 0, L_0x56544c6e0fa0;  1 drivers
L_0x7f0ea793b060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6ca4c0_0 .net/2u *"_ivl_8", 31 0, L_0x7f0ea793b060;  1 drivers
L_0x7f0ea793b378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6ca5a0_0 .net *"_ivl_81", 25 0, L_0x7f0ea793b378;  1 drivers
L_0x7f0ea793b3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56544c6ca680_0 .net/2u *"_ivl_82", 31 0, L_0x7f0ea793b3c0;  1 drivers
v0x56544c6ca760_0 .net *"_ivl_84", 0 0, L_0x56544c6e1130;  1 drivers
v0x56544c6ca820_0 .net *"_ivl_87", 0 0, L_0x56544c6e12a0;  1 drivers
v0x56544c6ca900_0 .net *"_ivl_88", 31 0, L_0x56544c6e1040;  1 drivers
L_0x7f0ea793b408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6ca9e0_0 .net *"_ivl_91", 30 0, L_0x7f0ea793b408;  1 drivers
L_0x7f0ea793b450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56544c6caac0_0 .net/2u *"_ivl_92", 31 0, L_0x7f0ea793b450;  1 drivers
v0x56544c6caba0_0 .net *"_ivl_94", 0 0, L_0x56544c6e1490;  1 drivers
v0x56544c6cac60_0 .net *"_ivl_97", 0 0, L_0x56544c6e16c0;  1 drivers
v0x56544c6cad20_0 .net "active", 0 0, L_0x56544c6e8d60;  alias, 1 drivers
v0x56544c6cade0_0 .net "alu_op1", 31 0, L_0x56544c6e66e0;  1 drivers
v0x56544c6caea0_0 .net "alu_op2", 31 0, L_0x56544c6e6830;  1 drivers
v0x56544c6caf60_0 .net "alui_instr", 0 0, L_0x56544c6e0350;  1 drivers
v0x56544c6cb020_0 .net "b_flag", 0 0, v0x56544c6c1270_0;  1 drivers
v0x56544c6cb0c0_0 .net "b_imm", 17 0, L_0x56544c6e8470;  1 drivers
v0x56544c6cb180_0 .net "b_offset", 31 0, L_0x56544c6e8a20;  1 drivers
v0x56544c6cb260_0 .net "clk", 0 0, v0x56544c6ce2d0_0;  1 drivers
v0x56544c6cb300_0 .net "clk_enable", 0 0, v0x56544c6ce370_0;  1 drivers
v0x56544c6cb3a0_0 .var "cpu_active", 0 0;
v0x56544c6cb440_0 .net "curr_addr", 31 0, v0x56544c6c2770_0;  1 drivers
v0x56544c6cb530_0 .net "curr_addr_p4", 31 0, L_0x56544c6e7bf0;  1 drivers
v0x56544c6cb5f0_0 .net "data_address", 31 0, L_0x56544c6e6930;  alias, 1 drivers
v0x56544c6cb6d0_0 .net "data_read", 0 0, L_0x56544c6e44b0;  alias, 1 drivers
v0x56544c6cb790_0 .net "data_readdata", 31 0, v0x56544c6ce5f0_0;  1 drivers
v0x56544c6cb870_0 .net "data_write", 0 0, L_0x56544c6e42d0;  alias, 1 drivers
v0x56544c6cb930_0 .net "data_writedata", 31 0, L_0x56544c6e6620;  alias, 1 drivers
v0x56544c6cba10_0 .net "funct_code", 5 0, L_0x56544c6cf480;  1 drivers
v0x56544c6cbaf0_0 .net "hi_out", 31 0, v0x56544c6c2e30_0;  1 drivers
v0x56544c6cbbe0_0 .net "hl_reg_enable", 0 0, L_0x56544c6e79a0;  1 drivers
v0x56544c6cbc80_0 .net "instr_address", 31 0, L_0x56544c6e7c90;  alias, 1 drivers
v0x56544c6cbd40_0 .net "instr_opcode", 5 0, L_0x56544c6cf3e0;  1 drivers
v0x56544c6cbe20_0 .net "instr_readdata", 31 0, v0x56544c6ce9c0_0;  1 drivers
v0x56544c6cbee0_0 .net "j_imm", 0 0, L_0x56544c6e2820;  1 drivers
v0x56544c6cbf80_0 .net "j_reg", 0 0, L_0x56544c6e2f70;  1 drivers
v0x56544c6cc040_0 .net "l_type", 0 0, L_0x56544c6e0580;  1 drivers
v0x56544c6cc100_0 .net "link_const", 0 0, L_0x56544c6e17d0;  1 drivers
v0x56544c6cc1c0_0 .net "link_reg", 0 0, L_0x56544c6e2070;  1 drivers
v0x56544c6cc280_0 .net "lo_out", 31 0, v0x56544c6c3680_0;  1 drivers
v0x56544c6cc370_0 .net "lw", 0 0, L_0x56544c6df8b0;  1 drivers
v0x56544c6cc410_0 .net "mem_read", 0 0, L_0x56544c6a6890;  1 drivers
v0x56544c6cc4d0_0 .net "mem_to_reg", 0 0, L_0x56544c6a7720;  1 drivers
v0x56544c6ccda0_0 .net "mem_write", 0 0, L_0x56544c6e0be0;  1 drivers
v0x56544c6cce60_0 .net "memaddroffset", 31 0, v0x56544c6c1740_0;  1 drivers
v0x56544c6ccf50_0 .net "mfhi", 0 0, L_0x56544c6e3ef0;  1 drivers
v0x56544c6ccff0_0 .net "mflo", 0 0, L_0x56544c6e4210;  1 drivers
v0x56544c6cd0b0_0 .net "movefrom", 0 0, L_0x56544c69cb70;  1 drivers
v0x56544c6cd170_0 .net "muldiv", 0 0, L_0x56544c6e3d40;  1 drivers
v0x56544c6cd230_0 .var "next_instr_addr", 31 0;
v0x56544c6cd320_0 .net "pc_enable", 0 0, L_0x56544c6e8ee0;  1 drivers
v0x56544c6cd3f0_0 .net "r_format", 0 0, L_0x56544c6df710;  1 drivers
v0x56544c6cd490_0 .net "reg_a_read_data", 31 0, L_0x56544c6e5430;  1 drivers
v0x56544c6cd560_0 .net "reg_a_read_index", 4 0, L_0x56544c6e4680;  1 drivers
v0x56544c6cd630_0 .net "reg_b_read_data", 31 0, L_0x56544c6e64a0;  1 drivers
v0x56544c6cd700_0 .net "reg_b_read_index", 4 0, L_0x56544c6e48e0;  1 drivers
v0x56544c6cd7d0_0 .net "reg_dst", 0 0, L_0x56544c608a00;  1 drivers
v0x56544c6cd870_0 .net "reg_write", 0 0, L_0x56544c6e0b20;  1 drivers
v0x56544c6cd930_0 .net "reg_write_data", 31 0, L_0x56544c6e5ca0;  1 drivers
v0x56544c6cda20_0 .net "reg_write_enable", 0 0, L_0x56544c6e5140;  1 drivers
v0x56544c6cdaf0_0 .net "reg_write_index", 4 0, L_0x56544c6e4fb0;  1 drivers
v0x56544c6cdbc0_0 .net "register_v0", 31 0, L_0x56544c6e65b0;  alias, 1 drivers
v0x56544c6cdc90_0 .net "reset", 0 0, v0x56544c6ceb50_0;  1 drivers
v0x56544c6cddc0_0 .net "result", 31 0, v0x56544c6c1ba0_0;  1 drivers
v0x56544c6cde90_0 .net "result_hi", 31 0, v0x56544c6c14a0_0;  1 drivers
v0x56544c6cdf30_0 .net "result_lo", 31 0, v0x56544c6c1660_0;  1 drivers
v0x56544c6cdfd0_0 .net "sw", 0 0, L_0x56544c6df9d0;  1 drivers
E_0x56544c61c1b0/0 .event anyedge, v0x56544c6c1270_0, v0x56544c6cb530_0, v0x56544c6cb180_0, v0x56544c6cbee0_0;
E_0x56544c61c1b0/1 .event anyedge, v0x56544c6c1580_0, v0x56544c6cbf80_0, v0x56544c6c4470_0;
E_0x56544c61c1b0 .event/or E_0x56544c61c1b0/0, E_0x56544c61c1b0/1;
L_0x56544c6cf3e0 .part v0x56544c6ce9c0_0, 26, 6;
L_0x56544c6cf480 .part v0x56544c6ce9c0_0, 0, 6;
L_0x56544c6cf5b0 .concat [ 6 26 0 0], L_0x56544c6cf3e0, L_0x7f0ea793b018;
L_0x56544c6df710 .cmp/eq 32, L_0x56544c6cf5b0, L_0x7f0ea793b060;
L_0x56544c6df8b0 .cmp/eq 6, L_0x56544c6cf3e0, L_0x7f0ea793b0a8;
L_0x56544c6df9d0 .cmp/eq 6, L_0x56544c6cf3e0, L_0x7f0ea793b0f0;
L_0x56544c6dfb70 .concat [ 6 26 0 0], L_0x56544c6cf3e0, L_0x7f0ea793b138;
L_0x56544c6dfcb0 .cmp/eq 32, L_0x56544c6dfb70, L_0x7f0ea793b180;
L_0x56544c6dfe40 .concat [ 6 26 0 0], L_0x56544c6cf3e0, L_0x7f0ea793b1c8;
L_0x56544c6dff30 .cmp/eq 32, L_0x56544c6dfe40, L_0x7f0ea793b210;
L_0x56544c6e0220 .part L_0x56544c6cf3e0, 3, 3;
L_0x56544c6e0350 .cmp/eq 3, L_0x56544c6e0220, L_0x7f0ea793b258;
L_0x56544c6e04e0 .part L_0x56544c6cf3e0, 3, 3;
L_0x56544c6e0580 .cmp/eq 3, L_0x56544c6e04e0, L_0x7f0ea793b2a0;
L_0x56544c6e0770 .reduce/nor L_0x56544c6e3d40;
L_0x56544c6e0d00 .concat [ 6 26 0 0], L_0x56544c6cf3e0, L_0x7f0ea793b2e8;
L_0x56544c6e0e30 .cmp/eq 32, L_0x56544c6e0d00, L_0x7f0ea793b330;
L_0x56544c6e0fa0 .concat [ 6 26 0 0], L_0x56544c6cf3e0, L_0x7f0ea793b378;
L_0x56544c6e1130 .cmp/eq 32, L_0x56544c6e0fa0, L_0x7f0ea793b3c0;
L_0x56544c6e12a0 .part v0x56544c6ce9c0_0, 20, 1;
L_0x56544c6e1040 .concat [ 1 31 0 0], L_0x56544c6e12a0, L_0x7f0ea793b408;
L_0x56544c6e1490 .cmp/eq 32, L_0x56544c6e1040, L_0x7f0ea793b450;
L_0x56544c6e19a0 .concat [ 6 26 0 0], L_0x56544c6cf3e0, L_0x7f0ea793b498;
L_0x56544c6e1ba0 .cmp/eq 32, L_0x56544c6e19a0, L_0x7f0ea793b4e0;
L_0x56544c6e1db0 .part v0x56544c6ce9c0_0, 0, 6;
L_0x56544c6e1e50 .cmp/eq 6, L_0x56544c6e1db0, L_0x7f0ea793b528;
L_0x56544c6e21d0 .concat [ 6 26 0 0], L_0x56544c6cf3e0, L_0x7f0ea793b570;
L_0x56544c6e22c0 .cmp/eq 32, L_0x56544c6e21d0, L_0x7f0ea793b5b8;
L_0x56544c6e24f0 .concat [ 6 26 0 0], L_0x56544c6cf3e0, L_0x7f0ea793b600;
L_0x56544c6e25e0 .cmp/eq 32, L_0x56544c6e24f0, L_0x7f0ea793b648;
L_0x56544c6e29b0 .concat [ 6 26 0 0], L_0x56544c6cf3e0, L_0x7f0ea793b690;
L_0x56544c6e2aa0 .cmp/eq 32, L_0x56544c6e29b0, L_0x7f0ea793b6d8;
L_0x56544c6e2cf0 .part v0x56544c6ce9c0_0, 0, 6;
L_0x56544c6e2d90 .cmp/eq 6, L_0x56544c6e2cf0, L_0x7f0ea793b720;
L_0x56544c6e2ff0 .part v0x56544c6ce9c0_0, 0, 6;
L_0x56544c6e3090 .cmp/eq 6, L_0x56544c6e2ff0, L_0x7f0ea793b768;
L_0x56544c6e3430 .part L_0x56544c6cf480, 3, 2;
L_0x56544c6e3520 .cmp/eq 2, L_0x56544c6e3430, L_0x7f0ea793b7b0;
L_0x56544c6e37a0 .cmp/eq 6, L_0x56544c6cf480, L_0x7f0ea793b7f8;
L_0x56544c6e39a0 .cmp/eq 6, L_0x56544c6cf480, L_0x7f0ea793b840;
L_0x56544c6e3e00 .cmp/eq 6, L_0x56544c6cf480, L_0x7f0ea793b888;
L_0x56544c6e3ca0 .cmp/eq 6, L_0x56544c6cf480, L_0x7f0ea793b8d0;
L_0x56544c6e42d0 .functor MUXZ 1, L_0x7f0ea793b918, L_0x56544c6e0be0, L_0x56544c6e8d60, C4<>;
L_0x56544c6e4680 .part v0x56544c6ce9c0_0, 21, 5;
L_0x56544c6e48e0 .part v0x56544c6ce9c0_0, 16, 5;
L_0x56544c6e49d0 .part v0x56544c6ce9c0_0, 11, 5;
L_0x56544c6e4bf0 .part v0x56544c6ce9c0_0, 16, 5;
L_0x56544c6e4c90 .functor MUXZ 5, L_0x56544c6e4bf0, L_0x56544c6e49d0, L_0x56544c608a00, C4<>;
L_0x56544c6e4fb0 .functor MUXZ 5, L_0x56544c6e4c90, L_0x7f0ea793b960, L_0x56544c6e17d0, C4<>;
L_0x56544c6e5390 .arith/sum 32, L_0x56544c6e7bf0, L_0x7f0ea793b9a8;
L_0x56544c6e5640 .functor MUXZ 32, v0x56544c6c1ba0_0, v0x56544c6ce5f0_0, L_0x56544c6a7720, C4<>;
L_0x56544c6e57d0 .functor MUXZ 32, L_0x56544c6e5640, v0x56544c6c3680_0, L_0x56544c6e4210, C4<>;
L_0x56544c6e5b10 .functor MUXZ 32, L_0x56544c6e57d0, v0x56544c6c2e30_0, L_0x56544c6e3ef0, C4<>;
L_0x56544c6e5ca0 .functor MUXZ 32, L_0x56544c6e5b10, L_0x56544c6e5390, L_0x56544c6e5250, C4<>;
L_0x56544c6e7bf0 .arith/sum 32, v0x56544c6c2770_0, L_0x7f0ea793bac8;
L_0x56544c6e7df0 .part v0x56544c6ce9c0_0, 0, 16;
L_0x56544c6e8060 .concat [ 16 2 0 0], L_0x56544c6e7df0, L_0x7f0ea793bb10;
L_0x56544c6e81a0 .part L_0x56544c6e8060, 0, 16;
L_0x56544c6e8470 .concat [ 2 16 0 0], L_0x7f0ea793bb58, L_0x56544c6e81a0;
L_0x56544c6e85b0 .part L_0x56544c6e8470, 17, 1;
L_0x56544c6e8890 .functor MUXZ 14, L_0x7f0ea793bbe8, L_0x7f0ea793bba0, L_0x56544c6e85b0, C4<>;
L_0x56544c6e8a20 .concat [ 18 14 0 0], L_0x56544c6e8470, L_0x56544c6e8890;
S_0x56544c6a0270 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x56544c68def0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56544c6c0c00_0 .net *"_ivl_10", 15 0, L_0x56544c6e72f0;  1 drivers
L_0x7f0ea793ba80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56544c6c0d00_0 .net/2u *"_ivl_14", 15 0, L_0x7f0ea793ba80;  1 drivers
v0x56544c6c0de0_0 .net *"_ivl_17", 15 0, L_0x56544c6e7560;  1 drivers
v0x56544c6c0ea0_0 .net *"_ivl_5", 0 0, L_0x56544c6e6bd0;  1 drivers
v0x56544c6c0f80_0 .net *"_ivl_6", 15 0, L_0x56544c6e6c70;  1 drivers
v0x56544c6c10b0_0 .net *"_ivl_9", 15 0, L_0x56544c6e7040;  1 drivers
v0x56544c6c1190_0 .net "addr_rt", 4 0, L_0x56544c6e7890;  1 drivers
v0x56544c6c1270_0 .var "b_flag", 0 0;
v0x56544c6c1330_0 .net "funct", 5 0, L_0x56544c6e6b30;  1 drivers
v0x56544c6c14a0_0 .var "hi", 31 0;
v0x56544c6c1580_0 .net "instructionword", 31 0, v0x56544c6ce9c0_0;  alias, 1 drivers
v0x56544c6c1660_0 .var "lo", 31 0;
v0x56544c6c1740_0 .var "memaddroffset", 31 0;
v0x56544c6c1820_0 .var "multresult", 63 0;
v0x56544c6c1900_0 .net "op1", 31 0, L_0x56544c6e66e0;  alias, 1 drivers
v0x56544c6c19e0_0 .net "op2", 31 0, L_0x56544c6e6830;  alias, 1 drivers
v0x56544c6c1ac0_0 .net "opcode", 5 0, L_0x56544c6e6a90;  1 drivers
v0x56544c6c1ba0_0 .var "result", 31 0;
v0x56544c6c1c80_0 .net "shamt", 4 0, L_0x56544c6e7790;  1 drivers
v0x56544c6c1d60_0 .net/s "sign_op1", 31 0, L_0x56544c6e66e0;  alias, 1 drivers
v0x56544c6c1e20_0 .net/s "sign_op2", 31 0, L_0x56544c6e6830;  alias, 1 drivers
v0x56544c6c1ec0_0 .net "simmediatedata", 31 0, L_0x56544c6e73d0;  1 drivers
v0x56544c6c1f80_0 .net "simmediatedatas", 31 0, L_0x56544c6e73d0;  alias, 1 drivers
v0x56544c6c2040_0 .net "uimmediatedata", 31 0, L_0x56544c6e7650;  1 drivers
v0x56544c6c2100_0 .net "unsign_op1", 31 0, L_0x56544c6e66e0;  alias, 1 drivers
v0x56544c6c21c0_0 .net "unsign_op2", 31 0, L_0x56544c6e6830;  alias, 1 drivers
v0x56544c6c22d0_0 .var "unsigned_result", 31 0;
E_0x56544c5f57b0/0 .event anyedge, v0x56544c6c1ac0_0, v0x56544c6c1330_0, v0x56544c6c19e0_0, v0x56544c6c1c80_0;
E_0x56544c5f57b0/1 .event anyedge, v0x56544c6c1900_0, v0x56544c6c1820_0, v0x56544c6c1190_0, v0x56544c6c1ec0_0;
E_0x56544c5f57b0/2 .event anyedge, v0x56544c6c2040_0, v0x56544c6c22d0_0;
E_0x56544c5f57b0 .event/or E_0x56544c5f57b0/0, E_0x56544c5f57b0/1, E_0x56544c5f57b0/2;
L_0x56544c6e6a90 .part v0x56544c6ce9c0_0, 26, 6;
L_0x56544c6e6b30 .part v0x56544c6ce9c0_0, 0, 6;
L_0x56544c6e6bd0 .part v0x56544c6ce9c0_0, 15, 1;
LS_0x56544c6e6c70_0_0 .concat [ 1 1 1 1], L_0x56544c6e6bd0, L_0x56544c6e6bd0, L_0x56544c6e6bd0, L_0x56544c6e6bd0;
LS_0x56544c6e6c70_0_4 .concat [ 1 1 1 1], L_0x56544c6e6bd0, L_0x56544c6e6bd0, L_0x56544c6e6bd0, L_0x56544c6e6bd0;
LS_0x56544c6e6c70_0_8 .concat [ 1 1 1 1], L_0x56544c6e6bd0, L_0x56544c6e6bd0, L_0x56544c6e6bd0, L_0x56544c6e6bd0;
LS_0x56544c6e6c70_0_12 .concat [ 1 1 1 1], L_0x56544c6e6bd0, L_0x56544c6e6bd0, L_0x56544c6e6bd0, L_0x56544c6e6bd0;
L_0x56544c6e6c70 .concat [ 4 4 4 4], LS_0x56544c6e6c70_0_0, LS_0x56544c6e6c70_0_4, LS_0x56544c6e6c70_0_8, LS_0x56544c6e6c70_0_12;
L_0x56544c6e7040 .part v0x56544c6ce9c0_0, 0, 16;
L_0x56544c6e72f0 .concat [ 16 0 0 0], L_0x56544c6e7040;
L_0x56544c6e73d0 .concat [ 16 16 0 0], L_0x56544c6e72f0, L_0x56544c6e6c70;
L_0x56544c6e7560 .part v0x56544c6ce9c0_0, 0, 16;
L_0x56544c6e7650 .concat [ 16 16 0 0], L_0x56544c6e7560, L_0x7f0ea793ba80;
L_0x56544c6e7790 .part v0x56544c6ce9c0_0, 6, 5;
L_0x56544c6e7890 .part v0x56544c6ce9c0_0, 16, 5;
S_0x56544c6c2500 .scope module, "cpu_pc" "pc" 4 235, 6 1 0, S_0x56544c68def0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x56544c6c26b0_0 .net "clk", 0 0, v0x56544c6ce2d0_0;  alias, 1 drivers
v0x56544c6c2770_0 .var "curr_addr", 31 0;
v0x56544c6c2850_0 .net "enable", 0 0, L_0x56544c6e8ee0;  alias, 1 drivers
v0x56544c6c28f0_0 .net "next_addr", 31 0, v0x56544c6cd230_0;  1 drivers
v0x56544c6c29d0_0 .net "reset", 0 0, v0x56544c6ceb50_0;  alias, 1 drivers
S_0x56544c6c2b80 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x56544c68def0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56544c6c2d60_0 .net "clk", 0 0, v0x56544c6ce2d0_0;  alias, 1 drivers
v0x56544c6c2e30_0 .var "data", 31 0;
v0x56544c6c2ef0_0 .net "data_in", 31 0, v0x56544c6c14a0_0;  alias, 1 drivers
v0x56544c6c2ff0_0 .net "data_out", 31 0, v0x56544c6c2e30_0;  alias, 1 drivers
v0x56544c6c30b0_0 .net "enable", 0 0, L_0x56544c6e79a0;  alias, 1 drivers
v0x56544c6c31c0_0 .net "reset", 0 0, v0x56544c6ceb50_0;  alias, 1 drivers
S_0x56544c6c3310 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x56544c68def0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56544c6c3570_0 .net "clk", 0 0, v0x56544c6ce2d0_0;  alias, 1 drivers
v0x56544c6c3680_0 .var "data", 31 0;
v0x56544c6c3760_0 .net "data_in", 31 0, v0x56544c6c1660_0;  alias, 1 drivers
v0x56544c6c3830_0 .net "data_out", 31 0, v0x56544c6c3680_0;  alias, 1 drivers
v0x56544c6c38f0_0 .net "enable", 0 0, L_0x56544c6e79a0;  alias, 1 drivers
v0x56544c6c39e0_0 .net "reset", 0 0, v0x56544c6ceb50_0;  alias, 1 drivers
S_0x56544c6c3b50 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x56544c68def0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x56544c6e5430 .functor BUFZ 32, L_0x56544c6e6040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56544c6e64a0 .functor BUFZ 32, L_0x56544c6e62c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56544c6c48d0_2 .array/port v0x56544c6c48d0, 2;
L_0x56544c6e65b0 .functor BUFZ 32, v0x56544c6c48d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56544c6c3d80_0 .net *"_ivl_0", 31 0, L_0x56544c6e6040;  1 drivers
v0x56544c6c3e80_0 .net *"_ivl_10", 6 0, L_0x56544c6e6360;  1 drivers
L_0x7f0ea793ba38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56544c6c3f60_0 .net *"_ivl_13", 1 0, L_0x7f0ea793ba38;  1 drivers
v0x56544c6c4020_0 .net *"_ivl_2", 6 0, L_0x56544c6e60e0;  1 drivers
L_0x7f0ea793b9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56544c6c4100_0 .net *"_ivl_5", 1 0, L_0x7f0ea793b9f0;  1 drivers
v0x56544c6c4230_0 .net *"_ivl_8", 31 0, L_0x56544c6e62c0;  1 drivers
v0x56544c6c4310_0 .net "r_clk", 0 0, v0x56544c6ce2d0_0;  alias, 1 drivers
v0x56544c6c43b0_0 .net "r_clk_enable", 0 0, v0x56544c6ce370_0;  alias, 1 drivers
v0x56544c6c4470_0 .net "read_data1", 31 0, L_0x56544c6e5430;  alias, 1 drivers
v0x56544c6c4550_0 .net "read_data2", 31 0, L_0x56544c6e64a0;  alias, 1 drivers
v0x56544c6c4630_0 .net "read_reg1", 4 0, L_0x56544c6e4680;  alias, 1 drivers
v0x56544c6c4710_0 .net "read_reg2", 4 0, L_0x56544c6e48e0;  alias, 1 drivers
v0x56544c6c47f0_0 .net "register_v0", 31 0, L_0x56544c6e65b0;  alias, 1 drivers
v0x56544c6c48d0 .array "registers", 0 31, 31 0;
v0x56544c6c4ea0_0 .net "reset", 0 0, v0x56544c6ceb50_0;  alias, 1 drivers
v0x56544c6c4f40_0 .net "write_control", 0 0, L_0x56544c6e5140;  alias, 1 drivers
v0x56544c6c5000_0 .net "write_data", 31 0, L_0x56544c6e5ca0;  alias, 1 drivers
v0x56544c6c51f0_0 .net "write_reg", 4 0, L_0x56544c6e4fb0;  alias, 1 drivers
L_0x56544c6e6040 .array/port v0x56544c6c48d0, L_0x56544c6e60e0;
L_0x56544c6e60e0 .concat [ 5 2 0 0], L_0x56544c6e4680, L_0x7f0ea793b9f0;
L_0x56544c6e62c0 .array/port v0x56544c6c48d0, L_0x56544c6e6360;
L_0x56544c6e6360 .concat [ 5 2 0 0], L_0x56544c6e48e0, L_0x7f0ea793ba38;
S_0x56544c67ae00 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f0ea7987198 .functor BUFZ 1, C4<z>; HiZ drive
v0x56544c6cebf0_0 .net "clk", 0 0, o0x7f0ea7987198;  0 drivers
o0x7f0ea79871c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56544c6cec90_0 .net "data_address", 31 0, o0x7f0ea79871c8;  0 drivers
o0x7f0ea79871f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56544c6ced70_0 .net "data_read", 0 0, o0x7f0ea79871f8;  0 drivers
v0x56544c6cee10_0 .var "data_readdata", 31 0;
o0x7f0ea7987258 .functor BUFZ 1, C4<z>; HiZ drive
v0x56544c6ceef0_0 .net "data_write", 0 0, o0x7f0ea7987258;  0 drivers
o0x7f0ea7987288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56544c6cf000_0 .net "data_writedata", 31 0, o0x7f0ea7987288;  0 drivers
S_0x56544c68d6f0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f0ea79873d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56544c6cf1a0_0 .net "instr_address", 31 0, o0x7f0ea79873d8;  0 drivers
v0x56544c6cf2a0_0 .var "instr_readdata", 31 0;
    .scope S_0x56544c6c3b50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56544c6c48d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x56544c6c3b50;
T_1 ;
    %wait E_0x56544c61d910;
    %load/vec4 v0x56544c6c4ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56544c6c43b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x56544c6c4f40_0;
    %load/vec4 v0x56544c6c51f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x56544c6c5000_0;
    %load/vec4 v0x56544c6c51f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56544c6c48d0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56544c6a0270;
T_2 ;
    %wait E_0x56544c5f57b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
    %load/vec4 v0x56544c6c1ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x56544c6c1330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x56544c6c1e20_0;
    %ix/getv 4, v0x56544c6c1c80_0;
    %shiftl 4;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x56544c6c1e20_0;
    %ix/getv 4, v0x56544c6c1c80_0;
    %shiftr 4;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x56544c6c1e20_0;
    %ix/getv 4, v0x56544c6c1c80_0;
    %shiftr/s 4;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x56544c6c1e20_0;
    %load/vec4 v0x56544c6c2100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x56544c6c1e20_0;
    %load/vec4 v0x56544c6c2100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x56544c6c1e20_0;
    %load/vec4 v0x56544c6c2100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x56544c6c1d60_0;
    %pad/s 64;
    %load/vec4 v0x56544c6c1e20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56544c6c1820_0, 0, 64;
    %load/vec4 v0x56544c6c1820_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56544c6c14a0_0, 0, 32;
    %load/vec4 v0x56544c6c1820_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56544c6c1660_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x56544c6c2100_0;
    %pad/u 64;
    %load/vec4 v0x56544c6c21c0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56544c6c1820_0, 0, 64;
    %load/vec4 v0x56544c6c1820_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56544c6c14a0_0, 0, 32;
    %load/vec4 v0x56544c6c1820_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56544c6c1660_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1e20_0;
    %mod/s;
    %store/vec4 v0x56544c6c14a0_0, 0, 32;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1e20_0;
    %div/s;
    %store/vec4 v0x56544c6c1660_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c21c0_0;
    %mod;
    %store/vec4 v0x56544c6c14a0_0, 0, 32;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c21c0_0;
    %div;
    %store/vec4 v0x56544c6c1660_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x56544c6c1900_0;
    %store/vec4 v0x56544c6c14a0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x56544c6c1900_0;
    %store/vec4 v0x56544c6c1660_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1e20_0;
    %add;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c21c0_0;
    %add;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c21c0_0;
    %sub;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c21c0_0;
    %and;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c21c0_0;
    %or;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c21c0_0;
    %xor;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c21c0_0;
    %or;
    %inv;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1e20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c21c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x56544c6c1190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x56544c6c1d60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x56544c6c1d60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x56544c6c1d60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x56544c6c1d60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1e20_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c19e0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x56544c6c1d60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x56544c6c1d60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56544c6c1270_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1ec0_0;
    %add;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c1ec0_0;
    %add;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1ec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c1f80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c2040_0;
    %and;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c2040_0;
    %or;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x56544c6c2100_0;
    %load/vec4 v0x56544c6c2040_0;
    %xor;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x56544c6c2040_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56544c6c22d0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1ec0_0;
    %add;
    %store/vec4 v0x56544c6c1740_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1ec0_0;
    %add;
    %store/vec4 v0x56544c6c1740_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1ec0_0;
    %add;
    %store/vec4 v0x56544c6c1740_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1ec0_0;
    %add;
    %store/vec4 v0x56544c6c1740_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1ec0_0;
    %add;
    %store/vec4 v0x56544c6c1740_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1ec0_0;
    %add;
    %store/vec4 v0x56544c6c1740_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1ec0_0;
    %add;
    %store/vec4 v0x56544c6c1740_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x56544c6c1d60_0;
    %load/vec4 v0x56544c6c1ec0_0;
    %add;
    %store/vec4 v0x56544c6c1740_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56544c6c22d0_0;
    %store/vec4 v0x56544c6c1ba0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56544c6c3310;
T_3 ;
    %wait E_0x56544c61d910;
    %load/vec4 v0x56544c6c39e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56544c6c3680_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56544c6c38f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56544c6c3760_0;
    %assign/vec4 v0x56544c6c3680_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56544c6c2b80;
T_4 ;
    %wait E_0x56544c61d910;
    %load/vec4 v0x56544c6c31c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56544c6c2e30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56544c6c30b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x56544c6c2ef0_0;
    %assign/vec4 v0x56544c6c2e30_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56544c6c2500;
T_5 ;
    %wait E_0x56544c61d910;
    %load/vec4 v0x56544c6c29d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56544c6c2770_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56544c6c2850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56544c6c28f0_0;
    %assign/vec4 v0x56544c6c2770_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56544c68def0;
T_6 ;
    %wait E_0x56544c61d910;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x56544c6cdc90_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x56544c6cbe20_0, v0x56544c6cad20_0, v0x56544c6cd870_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x56544c6cd560_0, v0x56544c6cd700_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x56544c6cd490_0, v0x56544c6cd630_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x56544c6cd930_0, v0x56544c6cddc0_0, v0x56544c6cdaf0_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x56544c6cd170_0, v0x56544c6cdf30_0, v0x56544c6cde90_0, v0x56544c6cc280_0, v0x56544c6cbaf0_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x56544c6cb440_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x56544c68def0;
T_7 ;
    %wait E_0x56544c61c1b0;
    %load/vec4 v0x56544c6cb020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x56544c6cb530_0;
    %load/vec4 v0x56544c6cb180_0;
    %add;
    %store/vec4 v0x56544c6cd230_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56544c6cbee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56544c6cb530_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56544c6cbe20_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56544c6cd230_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x56544c6cbf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x56544c6cd490_0;
    %store/vec4 v0x56544c6cd230_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x56544c6cb530_0;
    %store/vec4 v0x56544c6cd230_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56544c68def0;
T_8 ;
    %wait E_0x56544c61d910;
    %load/vec4 v0x56544c6cdc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56544c6cb3a0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56544c6cb440_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x56544c6cb3a0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56544c6a0640;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56544c6ce2d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x56544c6ce2d0_0;
    %inv;
    %store/vec4 v0x56544c6ce2d0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x56544c6a0640;
T_10 ;
    %fork t_1, S_0x56544c68dac0;
    %jmp t_0;
    .scope S_0x56544c68dac0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56544c6ceb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56544c6ce370_0, 0, 1;
    %wait E_0x56544c61d910;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56544c6ceb50_0, 0, 1;
    %wait E_0x56544c61d910;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56544c6a6680_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56544c6a98e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56544c6c05c0_0, 0, 5;
    %load/vec4 v0x56544c6a6680_0;
    %store/vec4 v0x56544c6c06a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56544c6a69b0_0, 0, 16;
    %load/vec4 v0x56544c6a98e0_0;
    %load/vec4 v0x56544c6c05c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56544c6c06a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56544c6a69b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56544c6a78c0_0, 0, 32;
    %load/vec4 v0x56544c6a78c0_0;
    %store/vec4 v0x56544c6ce9c0_0, 0, 32;
    %load/vec4 v0x56544c6a6680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %store/vec4 v0x56544c6ce5f0_0, 0, 32;
    %wait E_0x56544c61d910;
    %delay 2, 0;
    %load/vec4 v0x56544c6ce6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 76 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x56544c6ce500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 77 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x56544c6a6680_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56544c6a6680_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56544c6a6680_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56544c6a98e0_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x56544c6a13c0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56544c6c0780_0, 0, 5;
    %load/vec4 v0x56544c6a6680_0;
    %subi 1, 0, 5;
    %store/vec4 v0x56544c6c05c0_0, 0, 5;
    %load/vec4 v0x56544c6a6680_0;
    %store/vec4 v0x56544c6c06a0_0, 0, 5;
    %load/vec4 v0x56544c6a6680_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56544c6c04e0_0, 0, 5;
    %load/vec4 v0x56544c6a98e0_0;
    %load/vec4 v0x56544c6c05c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56544c6c06a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56544c6c04e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56544c6c0780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56544c6a13c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56544c6c0400_0, 0, 32;
    %load/vec4 v0x56544c6c0400_0;
    %store/vec4 v0x56544c6ce9c0_0, 0, 32;
    %wait E_0x56544c61d910;
    %delay 2, 0;
    %load/vec4 v0x56544c6a6680_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56544c6a6680_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56544c6a6680_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x56544c6a98e0_0, 0, 6;
    %load/vec4 v0x56544c6a6680_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56544c6c05c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56544c6c06a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56544c6a69b0_0, 0, 16;
    %load/vec4 v0x56544c6a98e0_0;
    %load/vec4 v0x56544c6c05c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56544c6c06a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56544c6a69b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56544c6a78c0_0, 0, 32;
    %load/vec4 v0x56544c6a78c0_0;
    %store/vec4 v0x56544c6ce9c0_0, 0, 32;
    %wait E_0x56544c61d910;
    %delay 2, 0;
    %load/vec4 v0x56544c6a6680_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 286331153, 0, 32;
    %load/vec4 v0x56544c6a6680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %and;
    %store/vec4 v0x56544c69cc90_0, 0, 32;
    %load/vec4 v0x56544c6cea60_0;
    %load/vec4 v0x56544c69cc90_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x56544c69cc90_0, v0x56544c6cea60_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x56544c6a6680_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56544c6a6680_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56544c6a0640;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/and_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
