Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Nov 30 14:14:31 2019
| Host         : Diamond-lori running 64-bit major release  (build 9200)
| Command      : report_methodology -file T_FF_methodology_drc_routed.rpt -pb T_FF_methodology_drc_routed.pb -rpx T_FF_methodology_drc_routed.rpx
| Design       : T_FF
| Device       : xc7a100tfgg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| TIMING-23 | Warning  | Combinational loop found | 3          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Q_OBUF_inst_i_3/I1 and Q_OBUF_inst_i_3/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Q_OBUF_inst_i_4/I2 and Q_OBUF_inst_i_4/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Qn_OBUF_inst_i_1/I4 and Qn_OBUF_inst_i_1/O to disable the timing loop
Related violations: <none>


