Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb 28 12:24:10 2024
| Host         : LAPTOP-14LFSBII running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file twoDigitBCDAdder_timing_summary_routed.rpt -pb twoDigitBCDAdder_timing_summary_routed.pb -rpx twoDigitBCDAdder_timing_summary_routed.rpx -warn_on_violation
| Design       : twoDigitBCDAdder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.417        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.417        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 1.806ns (70.085%)  route 0.771ns (29.915%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.526    display/cnt_reg_n_0_[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.200 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.209    display/cnt_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    display/cnt_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  display/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    display/cnt_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  display/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    display/cnt_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.885 r  display/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.885    display/cnt_reg[16]_i_1_n_6
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.062    15.301    display/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.785ns (69.839%)  route 0.771ns (30.161%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.526    display/cnt_reg_n_0_[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.200 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.209    display/cnt_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    display/cnt_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  display/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    display/cnt_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  display/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    display/cnt_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.864 r  display/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.864    display/cnt_reg[16]_i_1_n_4
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[19]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.062    15.301    display/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 1.711ns (68.940%)  route 0.771ns (31.060%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.526    display/cnt_reg_n_0_[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.200 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.209    display/cnt_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    display/cnt_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  display/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    display/cnt_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  display/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    display/cnt_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.790 r  display/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.790    display/cnt_reg[16]_i_1_n_5
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[18]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.062    15.301    display/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 1.695ns (68.738%)  route 0.771ns (31.262%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.526    display/cnt_reg_n_0_[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.200 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.209    display/cnt_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    display/cnt_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  display/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    display/cnt_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  display/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    display/cnt_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.774 r  display/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.774    display/cnt_reg[16]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[16]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.062    15.301    display/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.692ns (68.700%)  route 0.771ns (31.300%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.526    display/cnt_reg_n_0_[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.200 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.209    display/cnt_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    display/cnt_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  display/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    display/cnt_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.771 r  display/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.771    display/cnt_reg[12]_i_1_n_6
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.591    15.014    display/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[13]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    15.299    display/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 1.671ns (68.431%)  route 0.771ns (31.569%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.526    display/cnt_reg_n_0_[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.200 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.209    display/cnt_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    display/cnt_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  display/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    display/cnt_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.750 r  display/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.750    display/cnt_reg[12]_i_1_n_4
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.591    15.014    display/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[15]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    15.299    display/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 1.597ns (67.444%)  route 0.771ns (32.556%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.526    display/cnt_reg_n_0_[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.200 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.209    display/cnt_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    display/cnt_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  display/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    display/cnt_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.676 r  display/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.676    display/cnt_reg[12]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.591    15.014    display/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[14]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    15.299    display/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.581ns (67.223%)  route 0.771ns (32.777%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.526    display/cnt_reg_n_0_[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.200 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.209    display/cnt_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    display/cnt_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  display/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    display/cnt_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.660 r  display/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.660    display/cnt_reg[12]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.591    15.014    display/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[12]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    15.299    display/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 1.578ns (67.181%)  route 0.771ns (32.819%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.526    display/cnt_reg_n_0_[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.200 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.209    display/cnt_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    display/cnt_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.657 r  display/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.657    display/cnt_reg[8]_i_1_n_6
    SLICE_X0Y76          FDRE                                         r  display/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.013    display/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  display/cnt_reg[9]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    display/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 1.557ns (66.885%)  route 0.771ns (33.115%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705     5.308    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.526    display/cnt_reg_n_0_[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.200 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.209    display/cnt_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    display/cnt_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.636 r  display/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.636    display/cnt_reg[8]_i_1_n_4
    SLICE_X0Y76          FDRE                                         r  display/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.013    display/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  display/cnt_reg[11]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    display/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  7.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 display/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  display/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.824    display/cnt_reg_n_0_[0]
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.869 r  display/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.869    display/cnt[0]_i_2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.939 r  display/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.939    display/cnt_reg[0]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[0]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    display/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/cnt_reg[16]/Q
                         net (fo=1, routed)           0.176     1.831    display/cnt_reg_n_0_[16]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  display/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    display/cnt_reg[16]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[16]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    display/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/cnt_reg[12]/Q
                         net (fo=1, routed)           0.176     1.831    display/cnt_reg_n_0_[12]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  display/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    display/cnt_reg[12]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     2.029    display/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[12]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    display/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    display/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  display/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/cnt_reg[4]/Q
                         net (fo=1, routed)           0.176     1.828    display/cnt_reg_n_0_[4]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.943 r  display/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    display/cnt_reg[4]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  display/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    display/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  display/cnt_reg[4]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    display/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    display/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  display/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/cnt_reg[8]/Q
                         net (fo=1, routed)           0.176     1.829    display/cnt_reg_n_0_[8]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  display/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    display/cnt_reg[8]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  display/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    display/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  display/cnt_reg[8]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    display/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 display/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  display/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.824    display/cnt_reg_n_0_[0]
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.869 r  display/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.869    display/cnt[0]_i_2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.975 r  display/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.975    display/cnt_reg[0]_i_1_n_6
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/cnt_reg[1]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    display/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 display/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/cnt_reg[16]/Q
                         net (fo=1, routed)           0.176     1.831    display/cnt_reg_n_0_[16]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.982 r  display/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    display/cnt_reg[16]_i_1_n_6
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    display/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 display/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/cnt_reg[12]/Q
                         net (fo=1, routed)           0.176     1.831    display/cnt_reg_n_0_[12]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.982 r  display/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    display/cnt_reg[12]_i_1_n_6
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     2.029    display/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  display/cnt_reg[13]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    display/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    display/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  display/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/cnt_reg[4]/Q
                         net (fo=1, routed)           0.176     1.828    display/cnt_reg_n_0_[4]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.979 r  display/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    display/cnt_reg[4]_i_1_n_6
    SLICE_X0Y75          FDRE                                         r  display/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    display/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  display/cnt_reg[5]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    display/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 display/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    display/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  display/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/cnt_reg[8]/Q
                         net (fo=1, routed)           0.176     1.829    display/cnt_reg_n_0_[8]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.980 r  display/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.980    display/cnt_reg[8]_i_1_n_6
    SLICE_X0Y76          FDRE                                         r  display/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    display/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  display/cnt_reg[9]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    display/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     display/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     display/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     display/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     display/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     display/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     display/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     display/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     display/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     display/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     display/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     display/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     display/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     display/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     display/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     display/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     display/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     display/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     display/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     display/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     display/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     display/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     display/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     display/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     display/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     display/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     display/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     display/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     display/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     display/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.342ns  (logic 5.616ns (34.367%)  route 10.726ns (65.633%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  y_IBUF[0]_inst/O
                         net (fo=13, routed)          4.721     5.703    y_IBUF[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I4_O)        0.124     5.827 f  seg_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.690     6.517    seg_OBUF[0]_inst_i_27_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I4_O)        0.152     6.669 r  seg_OBUF[0]_inst_i_30/O
                         net (fo=2, routed)           0.732     7.401    seg_OBUF[0]_inst_i_30_n_0
    SLICE_X5Y70          LUT5 (Prop_lut5_I4_O)        0.358     7.759 r  seg_OBUF[0]_inst_i_20/O
                         net (fo=7, routed)           0.670     8.429    display/seg_OBUF[4]_inst_i_1_1
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.326     8.755 f  display/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.795     9.550    display/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I4_O)        0.124     9.674 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.117    12.792    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.342 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.342    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[4]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.885ns  (logic 5.456ns (34.345%)  route 10.429ns (65.655%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  y[4] (IN)
                         net (fo=0)                   0.000     0.000    y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  y_IBUF[4]_inst/O
                         net (fo=9, routed)           4.889     6.355    y_IBUF[4]
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     6.479 r  seg_OBUF[0]_inst_i_14/O
                         net (fo=14, routed)          1.495     7.974    seg_OBUF[0]_inst_i_14_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I3_O)        0.124     8.098 r  seg_OBUF[0]_inst_i_16/O
                         net (fo=2, routed)           0.792     8.890    display/seg_OBUF[1]_inst_i_1_1
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     9.014 r  display/seg_OBUF[0]_inst_i_5/O
                         net (fo=5, routed)           0.811     9.825    display/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.949 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.443    12.392    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.885 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.885    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.831ns  (logic 5.415ns (34.206%)  route 10.416ns (65.794%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  y_IBUF[0]_inst/O
                         net (fo=13, routed)          4.721     5.703    y_IBUF[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I4_O)        0.124     5.827 f  seg_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.690     6.517    seg_OBUF[0]_inst_i_27_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I4_O)        0.152     6.669 r  seg_OBUF[0]_inst_i_30/O
                         net (fo=2, routed)           0.970     7.639    seg_OBUF[0]_inst_i_30_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.332     7.971 r  seg_OBUF[0]_inst_i_21/O
                         net (fo=7, routed)           0.896     8.867    display/seg_OBUF[4]_inst_i_1_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.991 f  display/seg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.824     9.815    display/seg_OBUF[0]_inst_i_6_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I4_O)        0.124     9.939 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.314    12.254    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.831 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.831    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[4]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.756ns  (logic 5.518ns (35.022%)  route 10.238ns (64.978%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  y[4] (IN)
                         net (fo=0)                   0.000     0.000    y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  y_IBUF[4]_inst/O
                         net (fo=9, routed)           4.889     6.355    y_IBUF[4]
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     6.479 f  seg_OBUF[0]_inst_i_14/O
                         net (fo=14, routed)          1.073     7.552    seg_OBUF[0]_inst_i_14_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I3_O)        0.124     7.676 r  seg_OBUF[0]_inst_i_13/O
                         net (fo=8, routed)           0.636     8.312    seg_OBUF[0]_inst_i_13_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.436 f  seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.192     9.628    display/seg[1]
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     9.752 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.448    12.201    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.756 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.756    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[4]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.618ns  (logic 5.523ns (35.364%)  route 10.095ns (64.636%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  y[4] (IN)
                         net (fo=0)                   0.000     0.000    y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  y_IBUF[4]_inst/O
                         net (fo=9, routed)           4.889     6.355    y_IBUF[4]
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     6.479 r  seg_OBUF[0]_inst_i_14/O
                         net (fo=14, routed)          1.495     7.974    seg_OBUF[0]_inst_i_14_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I3_O)        0.124     8.098 r  seg_OBUF[0]_inst_i_16/O
                         net (fo=2, routed)           0.792     8.890    display/seg_OBUF[1]_inst_i_1_1
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     9.014 r  display/seg_OBUF[0]_inst_i_5/O
                         net (fo=5, routed)           0.851     9.865    display/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.069    12.058    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.618 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.618    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.569ns  (logic 5.375ns (34.526%)  route 10.194ns (65.474%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  y_IBUF[0]_inst/O
                         net (fo=13, routed)          4.721     5.703    y_IBUF[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I4_O)        0.124     5.827 f  seg_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.690     6.517    seg_OBUF[0]_inst_i_27_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I4_O)        0.152     6.669 r  seg_OBUF[0]_inst_i_30/O
                         net (fo=2, routed)           0.970     7.639    seg_OBUF[0]_inst_i_30_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.332     7.971 r  seg_OBUF[0]_inst_i_21/O
                         net (fo=7, routed)           0.655     8.627    display/seg_OBUF[4]_inst_i_1_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I1_O)        0.124     8.751 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.804     9.554    display/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     9.678 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.353    12.032    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.569 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.569    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.081ns  (logic 5.600ns (37.131%)  route 9.481ns (62.869%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  y_IBUF[0]_inst/O
                         net (fo=13, routed)          4.721     5.703    y_IBUF[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I4_O)        0.124     5.827 f  seg_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.690     6.517    seg_OBUF[0]_inst_i_27_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I4_O)        0.152     6.669 r  seg_OBUF[0]_inst_i_30/O
                         net (fo=2, routed)           0.732     7.401    seg_OBUF[0]_inst_i_30_n_0
    SLICE_X5Y70          LUT5 (Prop_lut5_I4_O)        0.358     7.759 r  seg_OBUF[0]_inst_i_20/O
                         net (fo=7, routed)           0.693     8.452    display/seg_OBUF[4]_inst_i_1_1
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.326     8.778 f  display/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.817     9.596    display/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.124     9.720 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.827    11.547    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.081 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.081    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.585ns (60.802%)  route 1.022ns (39.198%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  x_IBUF[4]_inst/O
                         net (fo=9, routed)           0.559     0.819    x_IBUF[4]
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.045     0.864 r  seg_OBUF[4]_inst_i_2/O
                         net (fo=7, routed)           0.071     0.936    display/seg[4]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.045     0.981 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.372    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.606 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.606    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.915ns  (logic 1.545ns (52.988%)  route 1.370ns (47.012%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  x_IBUF[4]_inst/O
                         net (fo=9, routed)           0.557     0.817    display/x_IBUF[4]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.045     0.862 r  display/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.153     1.015    display/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.060 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.660     1.721    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.915 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.915    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.925ns  (logic 1.618ns (55.323%)  route 1.307ns (44.677%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  x_IBUF[3]_inst/O
                         net (fo=10, routed)          0.356     0.601    display/x_IBUF[3]
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.045     0.646 f  display/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.097     0.743    display/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.045     0.788 f  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.218     1.005    display/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.045     1.050 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.636     1.687    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.925 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.925    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[5]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.961ns  (logic 1.642ns (55.457%)  route 1.319ns (44.543%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  y[5] (IN)
                         net (fo=0)                   0.000     0.000    y[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  y_IBUF[5]_inst/O
                         net (fo=21, routed)          0.698     0.989    y_IBUF[5]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.045     1.034 f  seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.134     1.169    display/seg[5]_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I2_O)        0.045     1.214 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.486     1.700    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.961 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.961    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[2]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.980ns  (logic 1.617ns (54.283%)  route 1.362ns (45.717%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  y[2] (IN)
                         net (fo=0)                   0.000     0.000    y[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  y_IBUF[2]_inst/O
                         net (fo=13, routed)          0.637     0.887    display/y_IBUF[2]
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.045     0.932 f  display/seg_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.116     1.049    display/seg_OBUF[0]_inst_i_7_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I5_O)        0.045     1.094 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.608     1.702    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.980 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.980    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[6]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.132ns  (logic 1.653ns (52.770%)  route 1.479ns (47.230%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  x[6] (IN)
                         net (fo=0)                   0.000     0.000    x[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  x_IBUF[6]_inst/O
                         net (fo=19, routed)          0.460     0.722    display/x_IBUF[6]
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.045     0.767 f  display/seg_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.112     0.879    display/seg_OBUF[1]_inst_i_7_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.045     0.924 r  display/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.250     1.174    display/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.219 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.657     1.876    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.132 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.132    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[5]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.419ns  (logic 1.632ns (47.722%)  route 1.788ns (52.278%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  y[5] (IN)
                         net (fo=0)                   0.000     0.000    y[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  y_IBUF[5]_inst/O
                         net (fo=21, routed)          0.632     0.923    y_IBUF[5]
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.045     0.968 f  seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.184     1.152    display/seg[3]
    SLICE_X2Y71          LUT6 (Prop_lut6_I2_O)        0.045     1.197 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.971     2.168    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.419 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.419    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.807ns  (logic 4.507ns (41.710%)  route 6.299ns (58.290%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  display/cnt_reg[18]/Q
                         net (fo=37, routed)          2.063     7.832    display/p_0_in[1]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     7.956 r  display/seg_OBUF[0]_inst_i_33/O
                         net (fo=2, routed)           0.430     8.387    display/seg_OBUF[0]_inst_i_33_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.124     8.511 f  display/seg_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.622     9.133    display/seg_OBUF[1]_inst_i_10_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I4_O)        0.124     9.257 r  display/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.736     9.993    display/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.117 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.448    12.565    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.120 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.120    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.741ns  (logic 4.641ns (43.209%)  route 6.100ns (56.791%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  display/cnt_reg[17]/Q
                         net (fo=46, routed)          1.532     7.302    display/p_0_in[0]
    SLICE_X4Y70          LUT4 (Prop_lut4_I0_O)        0.118     7.420 f  display/seg_OBUF[1]_inst_i_9/O
                         net (fo=2, routed)           0.954     8.373    display/seg_OBUF[1]_inst_i_9_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.326     8.699 f  display/seg_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.729     9.428    display/seg_OBUF[2]_inst_i_7_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.124     9.552 r  display/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.442     9.994    display/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.118 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.443    12.562    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.055 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.055    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 4.529ns (43.662%)  route 5.844ns (56.338%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  display/cnt_reg[18]/Q
                         net (fo=37, routed)          2.063     7.832    display/p_0_in[1]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     7.956 r  display/seg_OBUF[0]_inst_i_33/O
                         net (fo=2, routed)           0.656     8.613    display/seg_OBUF[0]_inst_i_33_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.737 r  display/seg_OBUF[0]_inst_i_23/O
                         net (fo=1, routed)           0.497     9.234    display/seg_OBUF[0]_inst_i_23_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.124     9.358 f  display/seg_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.313     9.671    display/seg_OBUF[0]_inst_i_7_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I5_O)        0.124     9.795 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.314    12.110    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.687 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.687    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.311ns  (logic 4.378ns (42.460%)  route 5.933ns (57.540%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  display/cnt_reg[17]/Q
                         net (fo=46, routed)          1.926     7.696    display/p_0_in[0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I2_O)        0.124     7.820 f  display/seg_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.579     8.399    display/seg_OBUF[3]_inst_i_6_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.523 r  display/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.311     8.833    display/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.124     8.957 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.117    12.075    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.625 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.625    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.276ns  (logic 4.601ns (44.776%)  route 5.675ns (55.224%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  display/cnt_reg[17]/Q
                         net (fo=46, routed)          2.087     7.857    display/p_0_in[0]
    SLICE_X0Y71          LUT5 (Prop_lut5_I0_O)        0.152     8.009 f  display/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.582     8.592    display/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.332     8.924 f  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.652     9.575    display/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.124     9.699 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.353    12.053    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.590 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.590    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.070ns  (logic 4.617ns (45.846%)  route 5.453ns (54.154%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  display/cnt_reg[17]/Q
                         net (fo=46, routed)          1.591     7.361    display/p_0_in[0]
    SLICE_X5Y71          LUT5 (Prop_lut5_I4_O)        0.150     7.511 r  display/seg_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.828     8.339    display/seg_OBUF[5]_inst_i_6_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I1_O)        0.326     8.665 r  display/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.965     9.630    display/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.124     9.754 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.069    11.823    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.384 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.384    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.930ns  (logic 4.098ns (41.263%)  route 5.833ns (58.737%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  display/cnt_reg[19]/Q
                         net (fo=20, routed)          1.017     6.786    display/p_0_in[2]
    SLICE_X2Y76          LUT3 (Prop_lut3_I0_O)        0.124     6.910 r  display/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.816    11.726    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.244 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.244    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.810ns  (logic 4.238ns (48.101%)  route 4.572ns (51.899%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  display/cnt_reg[17]/Q
                         net (fo=46, routed)          1.927     7.697    display/p_0_in[0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.821 f  display/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.817     8.639    display/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.124     8.763 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.827    10.590    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.123 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.123    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.135ns  (logic 4.154ns (51.069%)  route 3.980ns (48.931%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  display/cnt_reg[18]/Q
                         net (fo=37, routed)          1.696     7.466    display/p_0_in[1]
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.124     7.590 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.284     9.874    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.449 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.449    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 4.385ns (55.399%)  route 3.531ns (44.601%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  display/cnt_reg[19]/Q
                         net (fo=20, routed)          1.017     6.786    display/p_0_in[2]
    SLICE_X2Y76          LUT3 (Prop_lut3_I0_O)        0.152     6.938 r  display/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.514     9.452    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.777    13.230 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.230    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.437ns (70.193%)  route 0.610ns (29.807%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  display/cnt_reg[19]/Q
                         net (fo=20, routed)          0.260     1.914    display/p_0_in[2]
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.045     1.959 r  display/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.350     2.309    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.560 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.560    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.439ns (63.662%)  route 0.821ns (36.338%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  display/cnt_reg[17]/Q
                         net (fo=46, routed)          0.163     1.817    display/p_0_in[0]
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.045     1.862 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.659     2.521    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.773 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.773    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.422ns (60.983%)  route 0.910ns (39.017%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/cnt_reg[18]/Q
                         net (fo=37, routed)          0.292     1.946    display/p_0_in[1]
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.045     1.991 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.618     2.609    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.846 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.846    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.485ns (62.404%)  route 0.895ns (37.596%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/cnt_reg[17]/Q
                         net (fo=46, routed)          0.163     1.817    display/p_0_in[0]
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.046     1.863 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.732     2.595    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.894 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.894    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.420ns (58.162%)  route 1.022ns (41.838%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  display/cnt_reg[17]/Q
                         net (fo=46, routed)          0.630     2.285    display/p_0_in[0]
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.045     2.330 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.721    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.955 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.955    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.499ns (60.449%)  route 0.981ns (39.551%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  display/cnt_reg[17]/Q
                         net (fo=46, routed)          0.633     2.287    display/p_0_in[0]
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.044     2.331 r  display/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.679    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.994 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.994    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.515ns (60.488%)  route 0.990ns (39.512%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  display/cnt_reg[18]/Q
                         net (fo=37, routed)          0.291     1.945    display/p_0_in[1]
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.047     1.992 r  display/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.699     2.691    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.327     4.018 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.018    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.424ns (55.588%)  route 1.138ns (44.412%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/cnt_reg[17]/Q
                         net (fo=46, routed)          0.501     2.156    display/p_0_in[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I0_O)        0.045     2.201 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.636     2.837    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.075 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.075    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.461ns (54.370%)  route 1.226ns (45.630%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/cnt_reg[17]/Q
                         net (fo=46, routed)          0.633     2.287    display/p_0_in[0]
    SLICE_X0Y71          LUT3 (Prop_lut3_I1_O)        0.045     2.332 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.593     2.925    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.200 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.200    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.492ns (55.293%)  route 1.207ns (44.707%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/cnt_reg[19]/Q
                         net (fo=20, routed)          0.545     2.199    display/p_0_in[2]
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.045     2.244 f  display/seg_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.176     2.420    display/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I5_O)        0.045     2.465 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.486     2.951    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.212 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.212    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





