;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ss */
ss__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ss__0__MASK EQU 0x10
ss__0__PC EQU CYREG_PRT0_PC4
ss__0__PORT EQU 0
ss__0__SHIFT EQU 4
ss__AG EQU CYREG_PRT0_AG
ss__AMUX EQU CYREG_PRT0_AMUX
ss__BIE EQU CYREG_PRT0_BIE
ss__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ss__BYP EQU CYREG_PRT0_BYP
ss__CTL EQU CYREG_PRT0_CTL
ss__DM0 EQU CYREG_PRT0_DM0
ss__DM1 EQU CYREG_PRT0_DM1
ss__DM2 EQU CYREG_PRT0_DM2
ss__DR EQU CYREG_PRT0_DR
ss__INP_DIS EQU CYREG_PRT0_INP_DIS
ss__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ss__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ss__LCD_EN EQU CYREG_PRT0_LCD_EN
ss__MASK EQU 0x10
ss__PORT EQU 0
ss__PRT EQU CYREG_PRT0_PRT
ss__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ss__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ss__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ss__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ss__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ss__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ss__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ss__PS EQU CYREG_PRT0_PS
ss__SHIFT EQU 4
ss__SLW EQU CYREG_PRT0_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* SPIS */
SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIS_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
SPIS_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SPIS_BSPIS_BitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
SPIS_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIS_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPIS_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
SPIS_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIS_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_BSPIS_RxStsReg__3__POS EQU 3
SPIS_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_BSPIS_RxStsReg__4__POS EQU 4
SPIS_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_BSPIS_RxStsReg__5__POS EQU 5
SPIS_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_RxStsReg__6__POS EQU 6
SPIS_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_BSPIS_RxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIS_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
SPIS_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB04_A0
SPIS_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB04_A1
SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
SPIS_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB04_D0
SPIS_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB04_D1
SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
SPIS_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB04_F0
SPIS_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB04_F1
SPIS_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIS_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIS_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_BSPIS_TxStsReg__0__POS EQU 0
SPIS_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_BSPIS_TxStsReg__1__POS EQU 1
SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SPIS_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_BSPIS_TxStsReg__2__POS EQU 2
SPIS_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_TxStsReg__6__POS EQU 6
SPIS_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_BSPIS_TxStsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPIS_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B0_UDB05_ST
SPIS_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIS_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIS_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIS_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_IntClock__INDEX EQU 0x00
SPIS_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_IntClock__PM_ACT_MSK EQU 0x01
SPIS_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_IntClock__PM_STBY_MSK EQU 0x01

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* miso */
miso__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
miso__0__MASK EQU 0x80
miso__0__PC EQU CYREG_PRT0_PC7
miso__0__PORT EQU 0
miso__0__SHIFT EQU 7
miso__AG EQU CYREG_PRT0_AG
miso__AMUX EQU CYREG_PRT0_AMUX
miso__BIE EQU CYREG_PRT0_BIE
miso__BIT_MASK EQU CYREG_PRT0_BIT_MASK
miso__BYP EQU CYREG_PRT0_BYP
miso__CTL EQU CYREG_PRT0_CTL
miso__DM0 EQU CYREG_PRT0_DM0
miso__DM1 EQU CYREG_PRT0_DM1
miso__DM2 EQU CYREG_PRT0_DM2
miso__DR EQU CYREG_PRT0_DR
miso__INP_DIS EQU CYREG_PRT0_INP_DIS
miso__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
miso__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
miso__LCD_EN EQU CYREG_PRT0_LCD_EN
miso__MASK EQU 0x80
miso__PORT EQU 0
miso__PRT EQU CYREG_PRT0_PRT
miso__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
miso__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
miso__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
miso__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
miso__PS EQU CYREG_PRT0_PS
miso__SHIFT EQU 7
miso__SLW EQU CYREG_PRT0_SLW

/* mosi */
mosi__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
mosi__0__MASK EQU 0x40
mosi__0__PC EQU CYREG_PRT0_PC6
mosi__0__PORT EQU 0
mosi__0__SHIFT EQU 6
mosi__AG EQU CYREG_PRT0_AG
mosi__AMUX EQU CYREG_PRT0_AMUX
mosi__BIE EQU CYREG_PRT0_BIE
mosi__BIT_MASK EQU CYREG_PRT0_BIT_MASK
mosi__BYP EQU CYREG_PRT0_BYP
mosi__CTL EQU CYREG_PRT0_CTL
mosi__DM0 EQU CYREG_PRT0_DM0
mosi__DM1 EQU CYREG_PRT0_DM1
mosi__DM2 EQU CYREG_PRT0_DM2
mosi__DR EQU CYREG_PRT0_DR
mosi__INP_DIS EQU CYREG_PRT0_INP_DIS
mosi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
mosi__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
mosi__LCD_EN EQU CYREG_PRT0_LCD_EN
mosi__MASK EQU 0x40
mosi__PORT EQU 0
mosi__PRT EQU CYREG_PRT0_PRT
mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
mosi__PS EQU CYREG_PRT0_PS
mosi__SHIFT EQU 6
mosi__SLW EQU CYREG_PRT0_SLW

/* sclk */
sclk__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
sclk__0__MASK EQU 0x20
sclk__0__PC EQU CYREG_PRT0_PC5
sclk__0__PORT EQU 0
sclk__0__SHIFT EQU 5
sclk__AG EQU CYREG_PRT0_AG
sclk__AMUX EQU CYREG_PRT0_AMUX
sclk__BIE EQU CYREG_PRT0_BIE
sclk__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sclk__BYP EQU CYREG_PRT0_BYP
sclk__CTL EQU CYREG_PRT0_CTL
sclk__DM0 EQU CYREG_PRT0_DM0
sclk__DM1 EQU CYREG_PRT0_DM1
sclk__DM2 EQU CYREG_PRT0_DM2
sclk__DR EQU CYREG_PRT0_DR
sclk__INP_DIS EQU CYREG_PRT0_INP_DIS
sclk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sclk__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sclk__LCD_EN EQU CYREG_PRT0_LCD_EN
sclk__MASK EQU 0x20
sclk__PORT EQU 0
sclk__PRT EQU CYREG_PRT0_PRT
sclk__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sclk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sclk__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sclk__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sclk__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sclk__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sclk__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sclk__PS EQU CYREG_PRT0_PS
sclk__SHIFT EQU 5
sclk__SLW EQU CYREG_PRT0_SLW

/* PWM_1 */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x08
isr_1__INTC_NUMBER EQU 3
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB12_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB12_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB12_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB12_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB12_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB12_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02
UART_1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_RXInternalInterrupt__INTC_MASK EQU 0x04
UART_1_RXInternalInterrupt__INTC_NUMBER EQU 2
UART_1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

/* Clock_4 */
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x03
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x08
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x08

/* LED_PWM */
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
LED_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
LED_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
LED_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
LED_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
LED_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
LED_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
LED_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
LED_PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
LED_PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
LED_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
LED_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
LED_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
LED_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
LED_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
LED_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
LED_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
LED_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
LED_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
LED_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
LED_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
LED_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
LED_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
LED_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
LED_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
LED_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
LED_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
LED_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
LED_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
LED_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB13_F1

/* LED_Red */
LED_Red__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
LED_Red__0__MASK EQU 0x10
LED_Red__0__PC EQU CYREG_PRT2_PC4
LED_Red__0__PORT EQU 2
LED_Red__0__SHIFT EQU 4
LED_Red__AG EQU CYREG_PRT2_AG
LED_Red__AMUX EQU CYREG_PRT2_AMUX
LED_Red__BIE EQU CYREG_PRT2_BIE
LED_Red__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Red__BYP EQU CYREG_PRT2_BYP
LED_Red__CTL EQU CYREG_PRT2_CTL
LED_Red__DM0 EQU CYREG_PRT2_DM0
LED_Red__DM1 EQU CYREG_PRT2_DM1
LED_Red__DM2 EQU CYREG_PRT2_DM2
LED_Red__DR EQU CYREG_PRT2_DR
LED_Red__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_Red__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Red__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Red__MASK EQU 0x10
LED_Red__PORT EQU 2
LED_Red__PRT EQU CYREG_PRT2_PRT
LED_Red__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Red__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Red__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Red__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Red__PS EQU CYREG_PRT2_PS
LED_Red__SHIFT EQU 4
LED_Red__SLW EQU CYREG_PRT2_SLW

/* LED_Green */
LED_Green__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
LED_Green__0__MASK EQU 0x20
LED_Green__0__PC EQU CYREG_PRT2_PC5
LED_Green__0__PORT EQU 2
LED_Green__0__SHIFT EQU 5
LED_Green__AG EQU CYREG_PRT2_AG
LED_Green__AMUX EQU CYREG_PRT2_AMUX
LED_Green__BIE EQU CYREG_PRT2_BIE
LED_Green__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Green__BYP EQU CYREG_PRT2_BYP
LED_Green__CTL EQU CYREG_PRT2_CTL
LED_Green__DM0 EQU CYREG_PRT2_DM0
LED_Green__DM1 EQU CYREG_PRT2_DM1
LED_Green__DM2 EQU CYREG_PRT2_DM2
LED_Green__DR EQU CYREG_PRT2_DR
LED_Green__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_Green__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Green__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Green__MASK EQU 0x20
LED_Green__PORT EQU 2
LED_Green__PRT EQU CYREG_PRT2_PRT
LED_Green__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Green__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Green__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Green__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Green__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Green__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Green__PS EQU CYREG_PRT2_PS
LED_Green__SHIFT EQU 5
LED_Green__SLW EQU CYREG_PRT2_SLW

/* Power_isr */
Power_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Power_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Power_isr__INTC_MASK EQU 0x02
Power_isr__INTC_NUMBER EQU 1
Power_isr__INTC_PRIOR_NUM EQU 7
Power_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Power_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Power_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Follow_isr */
Follow_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Follow_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Follow_isr__INTC_MASK EQU 0x01
Follow_isr__INTC_NUMBER EQU 0
Follow_isr__INTC_PRIOR_NUM EQU 7
Follow_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Follow_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Follow_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PowerButton */
PowerButton__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
PowerButton__0__MASK EQU 0x40
PowerButton__0__PC EQU CYREG_PRT2_PC6
PowerButton__0__PORT EQU 2
PowerButton__0__SHIFT EQU 6
PowerButton__AG EQU CYREG_PRT2_AG
PowerButton__AMUX EQU CYREG_PRT2_AMUX
PowerButton__BIE EQU CYREG_PRT2_BIE
PowerButton__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PowerButton__BYP EQU CYREG_PRT2_BYP
PowerButton__CTL EQU CYREG_PRT2_CTL
PowerButton__DM0 EQU CYREG_PRT2_DM0
PowerButton__DM1 EQU CYREG_PRT2_DM1
PowerButton__DM2 EQU CYREG_PRT2_DM2
PowerButton__DR EQU CYREG_PRT2_DR
PowerButton__INP_DIS EQU CYREG_PRT2_INP_DIS
PowerButton__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PowerButton__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PowerButton__LCD_EN EQU CYREG_PRT2_LCD_EN
PowerButton__MASK EQU 0x40
PowerButton__PORT EQU 2
PowerButton__PRT EQU CYREG_PRT2_PRT
PowerButton__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PowerButton__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PowerButton__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PowerButton__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PowerButton__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PowerButton__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PowerButton__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PowerButton__PS EQU CYREG_PRT2_PS
PowerButton__SHIFT EQU 6
PowerButton__SLW EQU CYREG_PRT2_SLW

/* Backward_GUL */
Backward_GUL__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Backward_GUL__0__MASK EQU 0x10
Backward_GUL__0__PC EQU CYREG_PRT1_PC4
Backward_GUL__0__PORT EQU 1
Backward_GUL__0__SHIFT EQU 4
Backward_GUL__AG EQU CYREG_PRT1_AG
Backward_GUL__AMUX EQU CYREG_PRT1_AMUX
Backward_GUL__BIE EQU CYREG_PRT1_BIE
Backward_GUL__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Backward_GUL__BYP EQU CYREG_PRT1_BYP
Backward_GUL__CTL EQU CYREG_PRT1_CTL
Backward_GUL__DM0 EQU CYREG_PRT1_DM0
Backward_GUL__DM1 EQU CYREG_PRT1_DM1
Backward_GUL__DM2 EQU CYREG_PRT1_DM2
Backward_GUL__DR EQU CYREG_PRT1_DR
Backward_GUL__INP_DIS EQU CYREG_PRT1_INP_DIS
Backward_GUL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Backward_GUL__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Backward_GUL__LCD_EN EQU CYREG_PRT1_LCD_EN
Backward_GUL__MASK EQU 0x10
Backward_GUL__PORT EQU 1
Backward_GUL__PRT EQU CYREG_PRT1_PRT
Backward_GUL__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Backward_GUL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Backward_GUL__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Backward_GUL__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Backward_GUL__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Backward_GUL__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Backward_GUL__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Backward_GUL__PS EQU CYREG_PRT1_PS
Backward_GUL__SHIFT EQU 4
Backward_GUL__SLW EQU CYREG_PRT1_SLW

/* FollowButton */
FollowButton__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
FollowButton__0__MASK EQU 0x80
FollowButton__0__PC EQU CYREG_PRT2_PC7
FollowButton__0__PORT EQU 2
FollowButton__0__SHIFT EQU 7
FollowButton__AG EQU CYREG_PRT2_AG
FollowButton__AMUX EQU CYREG_PRT2_AMUX
FollowButton__BIE EQU CYREG_PRT2_BIE
FollowButton__BIT_MASK EQU CYREG_PRT2_BIT_MASK
FollowButton__BYP EQU CYREG_PRT2_BYP
FollowButton__CTL EQU CYREG_PRT2_CTL
FollowButton__DM0 EQU CYREG_PRT2_DM0
FollowButton__DM1 EQU CYREG_PRT2_DM1
FollowButton__DM2 EQU CYREG_PRT2_DM2
FollowButton__DR EQU CYREG_PRT2_DR
FollowButton__INP_DIS EQU CYREG_PRT2_INP_DIS
FollowButton__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
FollowButton__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
FollowButton__LCD_EN EQU CYREG_PRT2_LCD_EN
FollowButton__MASK EQU 0x80
FollowButton__PORT EQU 2
FollowButton__PRT EQU CYREG_PRT2_PRT
FollowButton__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
FollowButton__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
FollowButton__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
FollowButton__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
FollowButton__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
FollowButton__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
FollowButton__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
FollowButton__PS EQU CYREG_PRT2_PS
FollowButton__SHIFT EQU 7
FollowButton__SLW EQU CYREG_PRT2_SLW

/* Forward_ORANGE */
Forward_ORANGE__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Forward_ORANGE__0__MASK EQU 0x20
Forward_ORANGE__0__PC EQU CYREG_PRT1_PC5
Forward_ORANGE__0__PORT EQU 1
Forward_ORANGE__0__SHIFT EQU 5
Forward_ORANGE__AG EQU CYREG_PRT1_AG
Forward_ORANGE__AMUX EQU CYREG_PRT1_AMUX
Forward_ORANGE__BIE EQU CYREG_PRT1_BIE
Forward_ORANGE__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Forward_ORANGE__BYP EQU CYREG_PRT1_BYP
Forward_ORANGE__CTL EQU CYREG_PRT1_CTL
Forward_ORANGE__DM0 EQU CYREG_PRT1_DM0
Forward_ORANGE__DM1 EQU CYREG_PRT1_DM1
Forward_ORANGE__DM2 EQU CYREG_PRT1_DM2
Forward_ORANGE__DR EQU CYREG_PRT1_DR
Forward_ORANGE__INP_DIS EQU CYREG_PRT1_INP_DIS
Forward_ORANGE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Forward_ORANGE__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Forward_ORANGE__LCD_EN EQU CYREG_PRT1_LCD_EN
Forward_ORANGE__MASK EQU 0x20
Forward_ORANGE__PORT EQU 1
Forward_ORANGE__PRT EQU CYREG_PRT1_PRT
Forward_ORANGE__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Forward_ORANGE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Forward_ORANGE__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Forward_ORANGE__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Forward_ORANGE__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Forward_ORANGE__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Forward_ORANGE__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Forward_ORANGE__PS EQU CYREG_PRT1_PS
Forward_ORANGE__SHIFT EQU 5
Forward_ORANGE__SLW EQU CYREG_PRT1_SLW

/* MotorPWM_1_BRUN */
MotorPWM_1_BRUN__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
MotorPWM_1_BRUN__0__MASK EQU 0x80
MotorPWM_1_BRUN__0__PC EQU CYREG_PRT1_PC7
MotorPWM_1_BRUN__0__PORT EQU 1
MotorPWM_1_BRUN__0__SHIFT EQU 7
MotorPWM_1_BRUN__AG EQU CYREG_PRT1_AG
MotorPWM_1_BRUN__AMUX EQU CYREG_PRT1_AMUX
MotorPWM_1_BRUN__BIE EQU CYREG_PRT1_BIE
MotorPWM_1_BRUN__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MotorPWM_1_BRUN__BYP EQU CYREG_PRT1_BYP
MotorPWM_1_BRUN__CTL EQU CYREG_PRT1_CTL
MotorPWM_1_BRUN__DM0 EQU CYREG_PRT1_DM0
MotorPWM_1_BRUN__DM1 EQU CYREG_PRT1_DM1
MotorPWM_1_BRUN__DM2 EQU CYREG_PRT1_DM2
MotorPWM_1_BRUN__DR EQU CYREG_PRT1_DR
MotorPWM_1_BRUN__INP_DIS EQU CYREG_PRT1_INP_DIS
MotorPWM_1_BRUN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MotorPWM_1_BRUN__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MotorPWM_1_BRUN__LCD_EN EQU CYREG_PRT1_LCD_EN
MotorPWM_1_BRUN__MASK EQU 0x80
MotorPWM_1_BRUN__PORT EQU 1
MotorPWM_1_BRUN__PRT EQU CYREG_PRT1_PRT
MotorPWM_1_BRUN__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MotorPWM_1_BRUN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MotorPWM_1_BRUN__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MotorPWM_1_BRUN__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MotorPWM_1_BRUN__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MotorPWM_1_BRUN__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MotorPWM_1_BRUN__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MotorPWM_1_BRUN__PS EQU CYREG_PRT1_PS
MotorPWM_1_BRUN__SHIFT EQU 7
MotorPWM_1_BRUN__SLW EQU CYREG_PRT1_SLW

/* MotorPWM_2_BLAA */
MotorPWM_2_BLAA__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MotorPWM_2_BLAA__0__MASK EQU 0x40
MotorPWM_2_BLAA__0__PC EQU CYREG_PRT1_PC6
MotorPWM_2_BLAA__0__PORT EQU 1
MotorPWM_2_BLAA__0__SHIFT EQU 6
MotorPWM_2_BLAA__AG EQU CYREG_PRT1_AG
MotorPWM_2_BLAA__AMUX EQU CYREG_PRT1_AMUX
MotorPWM_2_BLAA__BIE EQU CYREG_PRT1_BIE
MotorPWM_2_BLAA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MotorPWM_2_BLAA__BYP EQU CYREG_PRT1_BYP
MotorPWM_2_BLAA__CTL EQU CYREG_PRT1_CTL
MotorPWM_2_BLAA__DM0 EQU CYREG_PRT1_DM0
MotorPWM_2_BLAA__DM1 EQU CYREG_PRT1_DM1
MotorPWM_2_BLAA__DM2 EQU CYREG_PRT1_DM2
MotorPWM_2_BLAA__DR EQU CYREG_PRT1_DR
MotorPWM_2_BLAA__INP_DIS EQU CYREG_PRT1_INP_DIS
MotorPWM_2_BLAA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MotorPWM_2_BLAA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MotorPWM_2_BLAA__LCD_EN EQU CYREG_PRT1_LCD_EN
MotorPWM_2_BLAA__MASK EQU 0x40
MotorPWM_2_BLAA__PORT EQU 1
MotorPWM_2_BLAA__PRT EQU CYREG_PRT1_PRT
MotorPWM_2_BLAA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MotorPWM_2_BLAA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MotorPWM_2_BLAA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MotorPWM_2_BLAA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MotorPWM_2_BLAA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MotorPWM_2_BLAA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MotorPWM_2_BLAA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MotorPWM_2_BLAA__PS EQU CYREG_PRT1_PS
MotorPWM_2_BLAA__SHIFT EQU 6
MotorPWM_2_BLAA__SLW EQU CYREG_PRT1_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
