Analysis & Synthesis report for add_sub_ABC_tb
Tue May 08 12:50:54 2018
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. State Machine - |add_sub_ABC_tb|add_sub_ABC:device|CU_add_sub_ABC:CU|PS
  6. State Machine - |add_sub_ABC_tb|CU_add_sub_ABC_tb:control_unit|pres_state
  7. Parameter Settings for User Entity Instance: Top-level Entity: |add_sub_ABC_tb
  8. Parameter Settings for User Entity Instance: add_sub_ABC:device
  9. Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP
 10. Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP|reg_n:reg_A
 11. Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP|reg_n:reg_B
 12. Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP|mux2:mux_AB
 13. Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP|reg_n:reg_C
 14. Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP|adder_sub_beh:adder_sub
 15. Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP|reg_n:reg_out
 16. Parameter Settings for User Entity Instance: text_in:sign_freader
 17. Parameter Settings for User Entity Instance: text_in:A_freader
 18. Parameter Settings for User Entity Instance: text_in:B_freader
 19. Parameter Settings for User Entity Instance: text_in:C_freader
 20. Parameter Settings for User Entity Instance: text_out:output_fwriter
 21. Port Connectivity Checks: "CU_add_sub_ABC_tb:control_unit"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue May 08 12:50:54 2018             ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; add_sub_ABC_tb                                ;
; Top-level Entity Name              ; add_sub_ABC_tb                                ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; N/A until Partition Merge                     ;
;     Total combinational functions  ; N/A until Partition Merge                     ;
;     Dedicated logic registers      ; N/A until Partition Merge                     ;
; Total registers                    ; N/A until Partition Merge                     ;
; Total pins                         ; N/A until Partition Merge                     ;
; Total virtual pins                 ; N/A until Partition Merge                     ;
; Total memory bits                  ; N/A until Partition Merge                     ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                     ;
; Total PLLs                         ; N/A until Partition Merge                     ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; add_sub_ABC_tb     ; add_sub_ABC_tb     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |add_sub_ABC_tb|add_sub_ABC:device|CU_add_sub_ABC:CU|PS                                                                      ;
+-------------------+--------------+-------------------+------------------+------------------+-----------------+----------+---------+----------+
; Name              ; PS.out1_done ; PS.out0_BCpr_diff ; PS.out0_BCpr_sum ; PS.Csv_ACpr_diff ; PS.Csv_ACpr_sum ; PS.ABCsv ; PS.idle ; PS.reset ;
+-------------------+--------------+-------------------+------------------+------------------+-----------------+----------+---------+----------+
; PS.reset          ; 0            ; 0                 ; 0                ; 0                ; 0               ; 0        ; 0       ; 0        ;
; PS.idle           ; 0            ; 0                 ; 0                ; 0                ; 0               ; 0        ; 1       ; 1        ;
; PS.ABCsv          ; 0            ; 0                 ; 0                ; 0                ; 0               ; 1        ; 0       ; 1        ;
; PS.Csv_ACpr_sum   ; 0            ; 0                 ; 0                ; 0                ; 1               ; 0        ; 0       ; 1        ;
; PS.Csv_ACpr_diff  ; 0            ; 0                 ; 0                ; 1                ; 0               ; 0        ; 0       ; 1        ;
; PS.out0_BCpr_sum  ; 0            ; 0                 ; 1                ; 0                ; 0               ; 0        ; 0       ; 1        ;
; PS.out0_BCpr_diff ; 0            ; 1                 ; 0                ; 0                ; 0               ; 0        ; 0       ; 1        ;
; PS.out1_done      ; 1            ; 0                 ; 0                ; 0                ; 0               ; 0        ; 0       ; 1        ;
+-------------------+--------------+-------------------+------------------+------------------+-----------------+----------+---------+----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |add_sub_ABC_tb|CU_add_sub_ABC_tb:control_unit|pres_state                                                                                                      ;
+------------------------+----------------------+----------------------+----------------------+----------------------+------------------------+-----------------+----------------+
; Name                   ; pres_state.SAVE_OUT1 ; pres_state.SAVE_OUT0 ; pres_state.SEND_ABC1 ; pres_state.SEND_ABC0 ; pres_state.START_STATE ; pres_state.IDLE ; pres_state.RST ;
+------------------------+----------------------+----------------------+----------------------+----------------------+------------------------+-----------------+----------------+
; pres_state.RST         ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0               ; 0              ;
; pres_state.IDLE        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 1               ; 1              ;
; pres_state.START_STATE ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ; 0               ; 1              ;
; pres_state.SEND_ABC0   ; 0                    ; 0                    ; 0                    ; 1                    ; 0                      ; 0               ; 1              ;
; pres_state.SEND_ABC1   ; 0                    ; 0                    ; 1                    ; 0                    ; 0                      ; 0               ; 1              ;
; pres_state.SAVE_OUT0   ; 0                    ; 1                    ; 0                    ; 0                    ; 0                      ; 0               ; 1              ;
; pres_state.SAVE_OUT1   ; 1                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0               ; 1              ;
+------------------------+----------------------+----------------------+----------------------+----------------------+------------------------+-----------------+----------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |add_sub_ABC_tb ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; bit_n          ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub_ABC:device ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; nbit_in        ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP|reg_n:reg_A ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP|reg_n:reg_B ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP|mux2:mux_AB ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP|reg_n:reg_C ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP|adder_sub_beh:adder_sub ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub_ABC:device|DP_add_sub_ABC:DP|reg_n:reg_out ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: text_in:sign_freader ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; bit_n          ; 1     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: text_in:A_freader ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; bit_n          ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: text_in:B_freader ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; bit_n          ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: text_in:C_freader ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; bit_n          ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: text_out:output_fwriter ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; bit_n          ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Port Connectivity Checks: "CU_add_sub_ABC_tb:control_unit" ;
+-------+-------+----------+---------------------------------+
; Port  ; Type  ; Severity ; Details                         ;
+-------+-------+----------+---------------------------------+
; reset ; Input ; Info     ; Stuck at GND                    ;
; start ; Input ; Info     ; Stuck at VCC                    ;
+-------+-------+----------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 08 12:50:50 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off add_sub_ABC_tb -c add_sub_ABC_tb
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 2 design units, including 1 entities, in source file text_out.vhd
    Info: Found design unit 1: text_out-behaviour
    Info: Found entity 1: text_out
Info: Found 2 design units, including 1 entities, in source file text_in.vhd
    Info: Found design unit 1: text_in-behaviour
    Info: Found entity 1: text_in
Info: Found 2 design units, including 1 entities, in source file reg_n.vhd
    Info: Found design unit 1: reg_n-behaviour
    Info: Found entity 1: reg_n
Info: Found 2 design units, including 1 entities, in source file mux2.vhd
    Info: Found design unit 1: mux2-behaviour
    Info: Found entity 1: mux2
Info: Found 2 design units, including 1 entities, in source file dp_add_sub_abc.vhd
    Info: Found design unit 1: DP_add_sub_ABC-behaviour
    Info: Found entity 1: DP_add_sub_ABC
Info: Found 2 design units, including 1 entities, in source file cu_add_sub_abc_tb.vhd
    Info: Found design unit 1: CU_add_sub_ABC_tb-behaviour
    Info: Found entity 1: CU_add_sub_ABC_tb
Info: Found 2 design units, including 1 entities, in source file cu_add_sub_abc.vhd
    Info: Found design unit 1: CU_add_sub_ABC-behaviour
    Info: Found entity 1: CU_add_sub_ABC
Info: Found 2 design units, including 1 entities, in source file adder_sub_beh.vhd
    Info: Found design unit 1: adder_sub_beh-behaviour
    Info: Found entity 1: adder_sub_beh
Info: Found 2 design units, including 1 entities, in source file add_sub_abc_tb.vhd
    Info: Found design unit 1: add_sub_ABC_tb-behaviour
    Info: Found entity 1: add_sub_ABC_tb
Info: Found 2 design units, including 1 entities, in source file add_sub_abc.vhd
    Info: Found design unit 1: add_sub_ABC-structure
    Info: Found entity 1: add_sub_ABC
Info: Elaborating entity "add_sub_ABC_tb" for the top level hierarchy
Warning (10785): VHDL warning at add_sub_ABC_tb.vhd(118): synthesis ignores all but the first waveform
Info: Elaborating entity "CU_add_sub_ABC_tb" for hierarchy "CU_add_sub_ABC_tb:control_unit"
Info: Elaborating entity "add_sub_ABC" for hierarchy "add_sub_ABC:device"
Info: Elaborating entity "CU_add_sub_ABC" for hierarchy "add_sub_ABC:device|CU_add_sub_ABC:CU"
Info: Elaborating entity "DP_add_sub_ABC" for hierarchy "add_sub_ABC:device|DP_add_sub_ABC:DP"
Info: Elaborating entity "reg_n" for hierarchy "add_sub_ABC:device|DP_add_sub_ABC:DP|reg_n:reg_A"
Info: Elaborating entity "mux2" for hierarchy "add_sub_ABC:device|DP_add_sub_ABC:DP|mux2:mux_AB"
Info: Elaborating entity "adder_sub_beh" for hierarchy "add_sub_ABC:device|DP_add_sub_ABC:DP|adder_sub_beh:adder_sub"
Info: Elaborating entity "reg_n" for hierarchy "add_sub_ABC:device|DP_add_sub_ABC:DP|reg_n:reg_out"
Info: Elaborating entity "text_in" for hierarchy "text_in:sign_freader"
Info: Elaborating entity "text_in" for hierarchy "text_in:A_freader"
Info: Elaborating entity "text_out" for hierarchy "text_out:output_fwriter"
Error: Can't synthesize current design -- Top partition does not contain any logic
Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 2 warnings
    Error: Peak virtual memory: 322 megabytes
    Error: Processing ended: Tue May 08 12:50:54 2018
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:03


