X86_64 R+mfence-po+po-mfence001
"MFencedWR PodRW Coe PodWR MFencedRR Fre"
Cycle=Fre MFencedWR PodRW Coe PodWR MFencedRR
Relax=PodWR
Safe=Fre Coe PodRW MFencedWR MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:z=W,1:z=F,1:x=T
Com=Co Fr
Orig=MFencedWR PodRW Coe PodWR MFencedRR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 1:rbx;

}
 P0            | P1            ;
 movq $1,(x)   | movq $2,(z)   ;
 mfence        | movq (a),%rax ;
 movq (y),%rax | mfence        ;
 movq $1,(z)   | movq (x),%rbx ;
exists (z=2 /\ 1:rbx=0)
