Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGATools/vivado/vivadoInstall/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 790bf9eebbeb4d15bb586c8b206d664c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_flip_flop_behav xil_defaultlib.tb_flip_flop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code/fpgaProjects/flip_flop/vivado_prj/flip_flop.srcs/sources_1/new/flip_flop.v" Line 1. Module flip_flop doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.tb_flip_flop
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_flip_flop_behav
