

================================================================
== Vitis HLS Report for 'sortList_Pipeline_VITIS_LOOP_55_2'
================================================================
* Date:           Tue Jul 25 02:51:33 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.683 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       52|  20.000 ns|  0.520 us|    2|   52|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_55_2  |        0|       50|         1|          1|          1|  0 ~ 50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.68>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 4 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%index_1 = alloca i32 1"   --->   Operation 5 'alloca' 'index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%conv3_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i"   --->   Operation 6 'read' 'conv3_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%count_V_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %count_V_load_1"   --->   Operation 7 'read' 'count_V_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%index_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %index"   --->   Operation 8 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %index_read, i8 %index_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %j_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_V_load = load i15 %j_V"   --->   Operation 12 'load' 'j_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_V_cast = zext i15 %j_V_load"   --->   Operation 13 'zext' 'j_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.42ns)   --->   "%icmp_ln1072 = icmp_slt  i16 %j_V_cast, i16 %count_V_load_1_read"   --->   Operation 15 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.94ns)   --->   "%j_V_1 = add i15 %j_V_load, i15 1"   --->   Operation 16 'add' 'j_V_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln1072, void %._crit_edge.loopexit.exitStub, void %.split" [../include/madCpt.hpp:55]   --->   Operation 17 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%index_1_load = load i8 %index_1" [../include/madCpt.hpp:58]   --->   Operation 18 'load' 'index_1_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 50, i64 25" [../include/madCpt.hpp:55]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../include/madCpt.hpp:55]   --->   Operation 20 'specloopname' 'specloopname_ln55' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.91ns)   --->   "%index_2 = add i8 %index_1_load, i8 1" [../include/madCpt.hpp:58]   --->   Operation 21 'add' 'index_2' <Predicate = (icmp_ln1072)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i8 %index_1_load" [../include/madCpt.hpp:58]   --->   Operation 22 'sext' 'sext_ln58' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sorted_list_addr = getelementptr i16 %sorted_list, i64 0, i64 %sext_ln58" [../include/madCpt.hpp:58]   --->   Operation 23 'getelementptr' 'sorted_list_addr' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%store_ln58 = store i16 %conv3_i_read, i11 %sorted_list_addr" [../include/madCpt.hpp:58]   --->   Operation 24 'store' 'store_ln58' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln58 = store i8 %index_2, i8 %index_1" [../include/madCpt.hpp:58]   --->   Operation 25 'store' 'store_ln58' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 %j_V_1, i15 %j_V"   --->   Operation 26 'store' 'store_ln0' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count_V_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sorted_list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv3_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_V                    (alloca           ) [ 01]
index_1                (alloca           ) [ 01]
conv3_i_read           (read             ) [ 00]
count_V_load_1_read    (read             ) [ 00]
index_read             (read             ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
j_V_load               (load             ) [ 00]
j_V_cast               (zext             ) [ 00]
specpipeline_ln0       (specpipeline     ) [ 00]
icmp_ln1072            (icmp             ) [ 01]
j_V_1                  (add              ) [ 00]
br_ln55                (br               ) [ 00]
index_1_load           (load             ) [ 00]
speclooptripcount_ln55 (speclooptripcount) [ 00]
specloopname_ln55      (specloopname     ) [ 00]
index_2                (add              ) [ 00]
sext_ln58              (sext             ) [ 00]
sorted_list_addr       (getelementptr    ) [ 00]
store_ln58             (store            ) [ 00]
store_ln58             (store            ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="index">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="count_V_load_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_V_load_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sorted_list">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_list"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="j_V_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_V/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="index_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="index_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="conv3_i_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="count_V_load_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_V_load_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="index_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sorted_list_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_list_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln58_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="11" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="15" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_V_load_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="15" slack="0"/>
<pin id="92" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_V_load/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="j_V_cast_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="15" slack="0"/>
<pin id="95" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_V_cast/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln1072_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="15" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="j_V_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="15" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="index_1_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index_1_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="index_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln58_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln58_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="15" slack="0"/>
<pin id="130" dir="0" index="1" bw="15" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1005" name="j_V_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="15" slack="0"/>
<pin id="135" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="140" class="1005" name="index_1_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="index_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="48" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="60" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="54" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="90" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="109" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="127"><net_src comp="112" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="103" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="40" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="139"><net_src comp="133" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="143"><net_src comp="44" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="123" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_list | {1 }
 - Input state : 
	Port: sortList_Pipeline_VITIS_LOOP_55_2 : index | {1 }
	Port: sortList_Pipeline_VITIS_LOOP_55_2 : count_V_load_1 | {1 }
	Port: sortList_Pipeline_VITIS_LOOP_55_2 : conv3_i | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_V_load : 1
		j_V_cast : 2
		icmp_ln1072 : 3
		j_V_1 : 2
		br_ln55 : 4
		index_1_load : 1
		index_2 : 2
		sext_ln58 : 2
		sorted_list_addr : 3
		store_ln58 : 4
		store_ln58 : 3
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |          j_V_1_fu_103          |    0    |    20   |
|          |         index_2_fu_112         |    0    |    15   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln1072_fu_97       |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |     conv3_i_read_read_fu_48    |    0    |    0    |
|   read   | count_V_load_1_read_read_fu_54 |    0    |    0    |
|          |      index_read_read_fu_60     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |         j_V_cast_fu_93         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |        sext_ln58_fu_118        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    48   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|index_1_reg_140|    8   |
|  j_V_reg_133  |   15   |
+---------------+--------+
|     Total     |   23   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   23   |    -   |
+-----------+--------+--------+
|   Total   |   23   |   48   |
+-----------+--------+--------+
