<stg><name>mmult_Pipeline_readA</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul

]]></Node>
<StgValue><ssdm name="mul_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:6 %sext_ln81_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln81

]]></Node>
<StgValue><ssdm name="sext_ln81_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:7 %sext_ln81_cast = sext i62 %sext_ln81_read

]]></Node>
<StgValue><ssdm name="sext_ln81_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln81_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:10 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i32 0, i32 %loc

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i32 0, i32 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:10 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:10 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:10 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="26" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:10 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="27" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:10 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="28" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %a5 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a

]]></Node>
<StgValue><ssdm name="a5"/></StgValue>
</operation>

<operation id="29" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %a_col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_col

]]></Node>
<StgValue><ssdm name="a_col_read"/></StgValue>
</operation>

<operation id="30" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 256, void @empty_6, void @empty_7, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:10 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.body23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="33" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body23:0 %loc_2 = load i32 %loc

]]></Node>
<StgValue><ssdm name="loc_2"/></StgValue>
</operation>

<operation id="34" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body23:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body23:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23:3 %icmp_ln74 = icmp_eq  i32 %loc_2, i32 %mul_read

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23:4 %add_ln74 = add i32 %loc_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body23:5 %br_ln74 = br i1 %icmp_ln74, void %for.body23.split, void %readB.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body23.split:0 %j_load = load i32 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.split:4 %icmp_ln77 = icmp_eq  i32 %j_load, i32 %a_col_read

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body23.split:6 %j_5 = select i1 %icmp_ln77, i32 0, i32 %j_load

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32">
<![CDATA[
for.body23.split:26 %trunc_ln81 = trunc i32 %j_5

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.body23.split:27 %switch_ln81 = switch i4 %trunc_ln81, void %arrayidx3118.case.15, i4 0, void %arrayidx3118.case.0, i4 1, void %arrayidx3118.case.1, i4 2, void %arrayidx3118.case.2, i4 3, void %arrayidx3118.case.3, i4 4, void %arrayidx3118.case.4, i4 5, void %arrayidx3118.case.5, i4 6, void %arrayidx3118.case.6, i4 7, void %arrayidx3118.case.7, i4 8, void %arrayidx3118.case.8, i4 9, void %arrayidx3118.case.9, i4 10, void %arrayidx3118.case.10, i4 11, void %arrayidx3118.case.11, i4 12, void %arrayidx3118.case.12, i4 13, void %arrayidx3118.case.13, i4 14, void %arrayidx3118.case.14

]]></Node>
<StgValue><ssdm name="switch_ln81"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3118.exit:0 %j_6 = add i32 %j_5, i32 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3118.exit:1 %store_ln74 = store i32 %add_ln74, i32 %loc

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3118.exit:3 %store_ln74 = store i32 %j_6, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="47" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body23.split:8 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body23.split:1 %i_1_load = load i32 %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body23.split:2 %speclooptripcount_ln75 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln75"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body23.split:3 %specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.split:5 %add_ln78 = add i32 %i_1_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body23.split:7 %i = select i1 %icmp_ln77, i32 %add_ln78, i32 %i_1_load

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
for.body23.split:9 %zext_ln81 = zext i32 %i

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:10 %localA_addr = getelementptr i32 %localA, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_addr"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:11 %localA_1_addr = getelementptr i32 %localA_1, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_1_addr"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:12 %localA_2_addr = getelementptr i32 %localA_2, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_2_addr"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:13 %localA_3_addr = getelementptr i32 %localA_3, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_3_addr"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:14 %localA_4_addr = getelementptr i32 %localA_4, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_4_addr"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:15 %localA_5_addr = getelementptr i32 %localA_5, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_5_addr"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:16 %localA_6_addr = getelementptr i32 %localA_6, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_6_addr"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:17 %localA_7_addr = getelementptr i32 %localA_7, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_7_addr"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:18 %localA_8_addr = getelementptr i32 %localA_8, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_8_addr"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:19 %localA_9_addr = getelementptr i32 %localA_9, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_9_addr"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:20 %localA_10_addr = getelementptr i32 %localA_10, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_10_addr"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:21 %localA_11_addr = getelementptr i32 %localA_11, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_11_addr"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:22 %localA_12_addr = getelementptr i32 %localA_12, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_12_addr"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:23 %localA_13_addr = getelementptr i32 %localA_13, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_13_addr"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:24 %localA_14_addr = getelementptr i32 %localA_14, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_14_addr"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:25 %localA_15_addr = getelementptr i32 %localA_15, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="localA_15_addr"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.14:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_14_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.14:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.13:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_13_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.13:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.12:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_12_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.12:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.11:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_11_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.11:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.10:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_10_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.10:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.9:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_9_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.9:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.8:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_8_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.8:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.7:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_7_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.7:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.6:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_6_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.6:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.5:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_5_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.5:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.4:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_4_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.4:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.3:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_3_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.3:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.2:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_2_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.2:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.1:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_1_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.1:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.0:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.0:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx3118.case.15:0 %store_ln81 = store i32 %gmem0_addr_read, i4 %localA_15_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.case.15:1 %br_ln81 = br void %arrayidx3118.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3118.exit:2 %store_ln74 = store i32 %i, i32 %i_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3118.exit:4 %br_ln74 = br void %for.body23

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
readB.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="124" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="125" name="sext_ln81" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln81"/></StgValue>
</port>
<port id="126" name="mul" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul"/></StgValue>
</port>
<port id="127" name="a_col" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_col"/></StgValue>
</port>
<port id="128" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="129" name="localA" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="localA_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="localA_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="localA_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="localA_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="localA_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="localA_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="localA_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="localA_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="localA_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="localA_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="localA_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="localA_12" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="localA_13" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="localA_14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="localA_15" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="localA_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="146" from="StgValue_145" to="j" fromId="145" toId="12">
</dataflow>
<dataflow id="147" from="StgValue_145" to="i_1" fromId="145" toId="13">
</dataflow>
<dataflow id="148" from="StgValue_145" to="loc" fromId="145" toId="14">
</dataflow>
<dataflow id="150" from="_ssdm_op_Read.ap_auto.i32" to="mul_read" fromId="149" toId="15">
</dataflow>
<dataflow id="151" from="mul" to="mul_read" fromId="126" toId="15">
</dataflow>
<dataflow id="153" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln81_read" fromId="152" toId="16">
</dataflow>
<dataflow id="154" from="sext_ln81" to="sext_ln81_read" fromId="125" toId="16">
</dataflow>
<dataflow id="155" from="sext_ln81_read" to="sext_ln81_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="156" from="gmem0" to="gmem0_addr" fromId="124" toId="18">
</dataflow>
<dataflow id="157" from="sext_ln81_cast" to="gmem0_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="159" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="p_rd_req" fromId="158" toId="19">
</dataflow>
<dataflow id="160" from="gmem0_addr" to="p_rd_req" fromId="18" toId="19">
</dataflow>
<dataflow id="161" from="mul_read" to="p_rd_req" fromId="15" toId="19">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln0" fromId="162" toId="20">
</dataflow>
<dataflow id="164" from="loc" to="store_ln0" fromId="14" toId="20">
</dataflow>
<dataflow id="165" from="StgValue_162" to="store_ln0" fromId="162" toId="21">
</dataflow>
<dataflow id="166" from="i_1" to="store_ln0" fromId="13" toId="21">
</dataflow>
<dataflow id="167" from="StgValue_162" to="store_ln0" fromId="162" toId="22">
</dataflow>
<dataflow id="168" from="j" to="store_ln0" fromId="12" toId="22">
</dataflow>
<dataflow id="169" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="p_rd_req" fromId="158" toId="23">
</dataflow>
<dataflow id="170" from="gmem0_addr" to="p_rd_req" fromId="18" toId="23">
</dataflow>
<dataflow id="171" from="mul_read" to="p_rd_req" fromId="15" toId="23">
</dataflow>
<dataflow id="172" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="p_rd_req" fromId="158" toId="24">
</dataflow>
<dataflow id="173" from="gmem0_addr" to="p_rd_req" fromId="18" toId="24">
</dataflow>
<dataflow id="174" from="mul_read" to="p_rd_req" fromId="15" toId="24">
</dataflow>
<dataflow id="175" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="p_rd_req" fromId="158" toId="25">
</dataflow>
<dataflow id="176" from="gmem0_addr" to="p_rd_req" fromId="18" toId="25">
</dataflow>
<dataflow id="177" from="mul_read" to="p_rd_req" fromId="15" toId="25">
</dataflow>
<dataflow id="178" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="p_rd_req" fromId="158" toId="26">
</dataflow>
<dataflow id="179" from="gmem0_addr" to="p_rd_req" fromId="18" toId="26">
</dataflow>
<dataflow id="180" from="mul_read" to="p_rd_req" fromId="15" toId="26">
</dataflow>
<dataflow id="181" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="p_rd_req" fromId="158" toId="27">
</dataflow>
<dataflow id="182" from="gmem0_addr" to="p_rd_req" fromId="18" toId="27">
</dataflow>
<dataflow id="183" from="mul_read" to="p_rd_req" fromId="15" toId="27">
</dataflow>
<dataflow id="185" from="_ssdm_op_Read.ap_auto.i64" to="a5" fromId="184" toId="28">
</dataflow>
<dataflow id="186" from="a" to="a5" fromId="128" toId="28">
</dataflow>
<dataflow id="187" from="_ssdm_op_Read.ap_auto.i32" to="a_col_read" fromId="149" toId="29">
</dataflow>
<dataflow id="188" from="a_col" to="a_col_read" fromId="127" toId="29">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="189" toId="30">
</dataflow>
<dataflow id="191" from="gmem0" to="specinterface_ln0" fromId="124" toId="30">
</dataflow>
<dataflow id="193" from="empty_4" to="specinterface_ln0" fromId="192" toId="30">
</dataflow>
<dataflow id="194" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="30">
</dataflow>
<dataflow id="195" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="30">
</dataflow>
<dataflow id="197" from="empty_5" to="specinterface_ln0" fromId="196" toId="30">
</dataflow>
<dataflow id="198" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="30">
</dataflow>
<dataflow id="200" from="StgValue_199" to="specinterface_ln0" fromId="199" toId="30">
</dataflow>
<dataflow id="202" from="empty_6" to="specinterface_ln0" fromId="201" toId="30">
</dataflow>
<dataflow id="204" from="empty_7" to="specinterface_ln0" fromId="203" toId="30">
</dataflow>
<dataflow id="205" from="empty_5" to="specinterface_ln0" fromId="196" toId="30">
</dataflow>
<dataflow id="207" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="30">
</dataflow>
<dataflow id="208" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="30">
</dataflow>
<dataflow id="209" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="30">
</dataflow>
<dataflow id="210" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="30">
</dataflow>
<dataflow id="211" from="empty_5" to="specinterface_ln0" fromId="196" toId="30">
</dataflow>
<dataflow id="212" from="empty_5" to="specinterface_ln0" fromId="196" toId="30">
</dataflow>
<dataflow id="214" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="30">
</dataflow>
<dataflow id="215" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="30">
</dataflow>
<dataflow id="216" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="p_rd_req" fromId="158" toId="31">
</dataflow>
<dataflow id="217" from="gmem0_addr" to="p_rd_req" fromId="18" toId="31">
</dataflow>
<dataflow id="218" from="mul_read" to="p_rd_req" fromId="15" toId="31">
</dataflow>
<dataflow id="219" from="loc" to="loc_2" fromId="14" toId="33">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="220" toId="34">
</dataflow>
<dataflow id="222" from="gmem0" to="specbitsmap_ln0" fromId="124" toId="34">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="223" toId="35">
</dataflow>
<dataflow id="225" from="StgValue_213" to="specpipeline_ln0" fromId="213" toId="35">
</dataflow>
<dataflow id="226" from="StgValue_162" to="specpipeline_ln0" fromId="162" toId="35">
</dataflow>
<dataflow id="227" from="StgValue_145" to="specpipeline_ln0" fromId="145" toId="35">
</dataflow>
<dataflow id="228" from="StgValue_162" to="specpipeline_ln0" fromId="162" toId="35">
</dataflow>
<dataflow id="230" from="p_str" to="specpipeline_ln0" fromId="229" toId="35">
</dataflow>
<dataflow id="231" from="loc_2" to="icmp_ln74" fromId="33" toId="36">
</dataflow>
<dataflow id="232" from="mul_read" to="icmp_ln74" fromId="15" toId="36">
</dataflow>
<dataflow id="233" from="loc_2" to="add_ln74" fromId="33" toId="37">
</dataflow>
<dataflow id="234" from="StgValue_145" to="add_ln74" fromId="145" toId="37">
</dataflow>
<dataflow id="235" from="icmp_ln74" to="br_ln74" fromId="36" toId="38">
</dataflow>
<dataflow id="236" from="j" to="j_load" fromId="12" toId="39">
</dataflow>
<dataflow id="237" from="j_load" to="icmp_ln77" fromId="39" toId="40">
</dataflow>
<dataflow id="238" from="a_col_read" to="icmp_ln77" fromId="29" toId="40">
</dataflow>
<dataflow id="239" from="icmp_ln77" to="j_5" fromId="40" toId="41">
</dataflow>
<dataflow id="240" from="StgValue_162" to="j_5" fromId="162" toId="41">
</dataflow>
<dataflow id="241" from="j_load" to="j_5" fromId="39" toId="41">
</dataflow>
<dataflow id="242" from="j_5" to="trunc_ln81" fromId="41" toId="42">
</dataflow>
<dataflow id="243" from="trunc_ln81" to="switch_ln81" fromId="42" toId="43">
</dataflow>
<dataflow id="245" from="StgValue_244" to="switch_ln81" fromId="244" toId="43">
</dataflow>
<dataflow id="247" from="StgValue_246" to="switch_ln81" fromId="246" toId="43">
</dataflow>
<dataflow id="249" from="StgValue_248" to="switch_ln81" fromId="248" toId="43">
</dataflow>
<dataflow id="251" from="StgValue_250" to="switch_ln81" fromId="250" toId="43">
</dataflow>
<dataflow id="253" from="StgValue_252" to="switch_ln81" fromId="252" toId="43">
</dataflow>
<dataflow id="255" from="StgValue_254" to="switch_ln81" fromId="254" toId="43">
</dataflow>
<dataflow id="257" from="StgValue_256" to="switch_ln81" fromId="256" toId="43">
</dataflow>
<dataflow id="259" from="StgValue_258" to="switch_ln81" fromId="258" toId="43">
</dataflow>
<dataflow id="261" from="StgValue_260" to="switch_ln81" fromId="260" toId="43">
</dataflow>
<dataflow id="263" from="StgValue_262" to="switch_ln81" fromId="262" toId="43">
</dataflow>
<dataflow id="265" from="StgValue_264" to="switch_ln81" fromId="264" toId="43">
</dataflow>
<dataflow id="267" from="StgValue_266" to="switch_ln81" fromId="266" toId="43">
</dataflow>
<dataflow id="269" from="StgValue_268" to="switch_ln81" fromId="268" toId="43">
</dataflow>
<dataflow id="271" from="StgValue_270" to="switch_ln81" fromId="270" toId="43">
</dataflow>
<dataflow id="273" from="StgValue_272" to="switch_ln81" fromId="272" toId="43">
</dataflow>
<dataflow id="274" from="j_5" to="j_6" fromId="41" toId="44">
</dataflow>
<dataflow id="275" from="StgValue_145" to="j_6" fromId="145" toId="44">
</dataflow>
<dataflow id="276" from="add_ln74" to="store_ln74" fromId="37" toId="45">
</dataflow>
<dataflow id="277" from="loc" to="store_ln74" fromId="14" toId="45">
</dataflow>
<dataflow id="278" from="j_6" to="store_ln74" fromId="44" toId="46">
</dataflow>
<dataflow id="279" from="j" to="store_ln74" fromId="12" toId="46">
</dataflow>
<dataflow id="281" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem0_addr_read" fromId="280" toId="47">
</dataflow>
<dataflow id="282" from="gmem0_addr" to="gmem0_addr_read" fromId="18" toId="47">
</dataflow>
<dataflow id="283" from="i_1" to="i_1_load" fromId="13" toId="48">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln75" fromId="284" toId="49">
</dataflow>
<dataflow id="287" from="StgValue_286" to="speclooptripcount_ln75" fromId="286" toId="49">
</dataflow>
<dataflow id="288" from="StgValue_286" to="speclooptripcount_ln75" fromId="286" toId="49">
</dataflow>
<dataflow id="289" from="StgValue_286" to="speclooptripcount_ln75" fromId="286" toId="49">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecLoopName" to="specloopname_ln74" fromId="290" toId="50">
</dataflow>
<dataflow id="293" from="empty_17" to="specloopname_ln74" fromId="292" toId="50">
</dataflow>
<dataflow id="294" from="i_1_load" to="add_ln78" fromId="48" toId="51">
</dataflow>
<dataflow id="295" from="StgValue_145" to="add_ln78" fromId="145" toId="51">
</dataflow>
<dataflow id="296" from="icmp_ln77" to="i" fromId="40" toId="52">
</dataflow>
<dataflow id="297" from="add_ln78" to="i" fromId="51" toId="52">
</dataflow>
<dataflow id="298" from="i_1_load" to="i" fromId="48" toId="52">
</dataflow>
<dataflow id="299" from="i" to="zext_ln81" fromId="52" toId="53">
</dataflow>
<dataflow id="300" from="localA" to="localA_addr" fromId="129" toId="54">
</dataflow>
<dataflow id="302" from="StgValue_301" to="localA_addr" fromId="301" toId="54">
</dataflow>
<dataflow id="303" from="zext_ln81" to="localA_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="304" from="localA_1" to="localA_1_addr" fromId="130" toId="55">
</dataflow>
<dataflow id="305" from="StgValue_301" to="localA_1_addr" fromId="301" toId="55">
</dataflow>
<dataflow id="306" from="zext_ln81" to="localA_1_addr" fromId="53" toId="55">
</dataflow>
<dataflow id="307" from="localA_2" to="localA_2_addr" fromId="131" toId="56">
</dataflow>
<dataflow id="308" from="StgValue_301" to="localA_2_addr" fromId="301" toId="56">
</dataflow>
<dataflow id="309" from="zext_ln81" to="localA_2_addr" fromId="53" toId="56">
</dataflow>
<dataflow id="310" from="localA_3" to="localA_3_addr" fromId="132" toId="57">
</dataflow>
<dataflow id="311" from="StgValue_301" to="localA_3_addr" fromId="301" toId="57">
</dataflow>
<dataflow id="312" from="zext_ln81" to="localA_3_addr" fromId="53" toId="57">
</dataflow>
<dataflow id="313" from="localA_4" to="localA_4_addr" fromId="133" toId="58">
</dataflow>
<dataflow id="314" from="StgValue_301" to="localA_4_addr" fromId="301" toId="58">
</dataflow>
<dataflow id="315" from="zext_ln81" to="localA_4_addr" fromId="53" toId="58">
</dataflow>
<dataflow id="316" from="localA_5" to="localA_5_addr" fromId="134" toId="59">
</dataflow>
<dataflow id="317" from="StgValue_301" to="localA_5_addr" fromId="301" toId="59">
</dataflow>
<dataflow id="318" from="zext_ln81" to="localA_5_addr" fromId="53" toId="59">
</dataflow>
<dataflow id="319" from="localA_6" to="localA_6_addr" fromId="135" toId="60">
</dataflow>
<dataflow id="320" from="StgValue_301" to="localA_6_addr" fromId="301" toId="60">
</dataflow>
<dataflow id="321" from="zext_ln81" to="localA_6_addr" fromId="53" toId="60">
</dataflow>
<dataflow id="322" from="localA_7" to="localA_7_addr" fromId="136" toId="61">
</dataflow>
<dataflow id="323" from="StgValue_301" to="localA_7_addr" fromId="301" toId="61">
</dataflow>
<dataflow id="324" from="zext_ln81" to="localA_7_addr" fromId="53" toId="61">
</dataflow>
<dataflow id="325" from="localA_8" to="localA_8_addr" fromId="137" toId="62">
</dataflow>
<dataflow id="326" from="StgValue_301" to="localA_8_addr" fromId="301" toId="62">
</dataflow>
<dataflow id="327" from="zext_ln81" to="localA_8_addr" fromId="53" toId="62">
</dataflow>
<dataflow id="328" from="localA_9" to="localA_9_addr" fromId="138" toId="63">
</dataflow>
<dataflow id="329" from="StgValue_301" to="localA_9_addr" fromId="301" toId="63">
</dataflow>
<dataflow id="330" from="zext_ln81" to="localA_9_addr" fromId="53" toId="63">
</dataflow>
<dataflow id="331" from="localA_10" to="localA_10_addr" fromId="139" toId="64">
</dataflow>
<dataflow id="332" from="StgValue_301" to="localA_10_addr" fromId="301" toId="64">
</dataflow>
<dataflow id="333" from="zext_ln81" to="localA_10_addr" fromId="53" toId="64">
</dataflow>
<dataflow id="334" from="localA_11" to="localA_11_addr" fromId="140" toId="65">
</dataflow>
<dataflow id="335" from="StgValue_301" to="localA_11_addr" fromId="301" toId="65">
</dataflow>
<dataflow id="336" from="zext_ln81" to="localA_11_addr" fromId="53" toId="65">
</dataflow>
<dataflow id="337" from="localA_12" to="localA_12_addr" fromId="141" toId="66">
</dataflow>
<dataflow id="338" from="StgValue_301" to="localA_12_addr" fromId="301" toId="66">
</dataflow>
<dataflow id="339" from="zext_ln81" to="localA_12_addr" fromId="53" toId="66">
</dataflow>
<dataflow id="340" from="localA_13" to="localA_13_addr" fromId="142" toId="67">
</dataflow>
<dataflow id="341" from="StgValue_301" to="localA_13_addr" fromId="301" toId="67">
</dataflow>
<dataflow id="342" from="zext_ln81" to="localA_13_addr" fromId="53" toId="67">
</dataflow>
<dataflow id="343" from="localA_14" to="localA_14_addr" fromId="143" toId="68">
</dataflow>
<dataflow id="344" from="StgValue_301" to="localA_14_addr" fromId="301" toId="68">
</dataflow>
<dataflow id="345" from="zext_ln81" to="localA_14_addr" fromId="53" toId="68">
</dataflow>
<dataflow id="346" from="localA_15" to="localA_15_addr" fromId="144" toId="69">
</dataflow>
<dataflow id="347" from="StgValue_301" to="localA_15_addr" fromId="301" toId="69">
</dataflow>
<dataflow id="348" from="zext_ln81" to="localA_15_addr" fromId="53" toId="69">
</dataflow>
<dataflow id="349" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="70">
</dataflow>
<dataflow id="350" from="localA_14_addr" to="store_ln81" fromId="68" toId="70">
</dataflow>
<dataflow id="351" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="72">
</dataflow>
<dataflow id="352" from="localA_13_addr" to="store_ln81" fromId="67" toId="72">
</dataflow>
<dataflow id="353" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="74">
</dataflow>
<dataflow id="354" from="localA_12_addr" to="store_ln81" fromId="66" toId="74">
</dataflow>
<dataflow id="355" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="76">
</dataflow>
<dataflow id="356" from="localA_11_addr" to="store_ln81" fromId="65" toId="76">
</dataflow>
<dataflow id="357" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="78">
</dataflow>
<dataflow id="358" from="localA_10_addr" to="store_ln81" fromId="64" toId="78">
</dataflow>
<dataflow id="359" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="80">
</dataflow>
<dataflow id="360" from="localA_9_addr" to="store_ln81" fromId="63" toId="80">
</dataflow>
<dataflow id="361" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="82">
</dataflow>
<dataflow id="362" from="localA_8_addr" to="store_ln81" fromId="62" toId="82">
</dataflow>
<dataflow id="363" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="84">
</dataflow>
<dataflow id="364" from="localA_7_addr" to="store_ln81" fromId="61" toId="84">
</dataflow>
<dataflow id="365" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="86">
</dataflow>
<dataflow id="366" from="localA_6_addr" to="store_ln81" fromId="60" toId="86">
</dataflow>
<dataflow id="367" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="88">
</dataflow>
<dataflow id="368" from="localA_5_addr" to="store_ln81" fromId="59" toId="88">
</dataflow>
<dataflow id="369" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="90">
</dataflow>
<dataflow id="370" from="localA_4_addr" to="store_ln81" fromId="58" toId="90">
</dataflow>
<dataflow id="371" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="92">
</dataflow>
<dataflow id="372" from="localA_3_addr" to="store_ln81" fromId="57" toId="92">
</dataflow>
<dataflow id="373" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="94">
</dataflow>
<dataflow id="374" from="localA_2_addr" to="store_ln81" fromId="56" toId="94">
</dataflow>
<dataflow id="375" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="96">
</dataflow>
<dataflow id="376" from="localA_1_addr" to="store_ln81" fromId="55" toId="96">
</dataflow>
<dataflow id="377" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="98">
</dataflow>
<dataflow id="378" from="localA_addr" to="store_ln81" fromId="54" toId="98">
</dataflow>
<dataflow id="379" from="gmem0_addr_read" to="store_ln81" fromId="47" toId="100">
</dataflow>
<dataflow id="380" from="localA_15_addr" to="store_ln81" fromId="69" toId="100">
</dataflow>
<dataflow id="381" from="i" to="store_ln74" fromId="52" toId="102">
</dataflow>
<dataflow id="382" from="i_1" to="store_ln74" fromId="13" toId="102">
</dataflow>
<dataflow id="383" from="icmp_ln74" to="StgValue_8" fromId="36" toId="8">
</dataflow>
<dataflow id="384" from="icmp_ln77" to="StgValue_10" fromId="40" toId="10">
</dataflow>
<dataflow id="385" from="trunc_ln81" to="StgValue_10" fromId="42" toId="10">
</dataflow>
</dataflows>


</stg>
