// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"

#include "Vmycpu_top___024root.h"

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__86(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__86\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_104 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_103 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_102 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_101 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_100 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_99 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_98 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_97 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_96 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_95 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_94 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_93 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_92 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_104 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_103 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_102 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_101 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_100 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_99 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_98 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_97 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_96 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_95 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_94 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_93 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_92 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_104 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_103 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_102 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_101 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_100 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_99 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_98 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_97 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_96 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_95 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_94 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_93 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_92 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_104 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_103 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_102 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_101 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_100 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_99 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_98 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_97 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_96 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_95 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_94 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_93 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_92 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_104 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_103 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_102 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_101 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_100 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_99 = 0U;
    } else {
        if ((0x78U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x77U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x76U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x7dU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x7cU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x7bU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x7aU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x79U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x68U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_104 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_104 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_104 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_104 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_104 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x67U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_103 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_103 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_103 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_103 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_103 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x66U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_102 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_102 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_102 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_102 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_102 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x65U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_101 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_101 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_101 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_101 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_101 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x64U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_100 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_100 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_100 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_100 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_100 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x63U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_99 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_99 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_99 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_99 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_99 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x62U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_98 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_98 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_98 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_98 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x61U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_97 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_97 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_97 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_97 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x60U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_96 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_96 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_96 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_96 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x5fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_95 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_95 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_95 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_95 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x5eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_94 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_94 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_94 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_94 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x5dU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_93 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_93 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_93 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_93 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x5cU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_92 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_92 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_92 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_92 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
    }
}

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__87(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__87\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_98 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_97 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_96 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_95 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_94 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_93 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_92 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_104 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_103 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_102 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_101 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_100 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_99 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_98 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_97 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_96 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_95 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_94 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_93 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_92 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_104 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_103 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_102 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_101 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_100 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_99 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_98 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_97 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_96 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_95 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_94 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_93 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_92 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_104 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_103 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_102 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_101 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_100 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_99 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_98 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_97 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_96 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_95 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_94 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_93 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_92 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_104 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_103 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_102 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_101 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_100 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_99 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_98 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_97 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_96 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_95 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_94 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_93 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_92 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
    } else {
        if ((0x62U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_98 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_98 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_98 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_98 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_98 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x61U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_97 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_97 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_97 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_97 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_97 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x60U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_96 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_96 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_96 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_96 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_96 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x5fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_95 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_95 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_95 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_95 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_95 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x5eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_94 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_94 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_94 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_94 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_94 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x5dU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_93 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_93 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_93 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_93 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_93 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x5cU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_92 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_92 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_92 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_92 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_92 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x68U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_104 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_104 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_104 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_104 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x67U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_103 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_103 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_103 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_103 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x66U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_102 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_102 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_102 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_102 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x65U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_101 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_101 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_101 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_101 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x64U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_100 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_100 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_100 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_100 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x63U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_99 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_99 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_99 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_99 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x75U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x74U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x73U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x72U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x71U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x70U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x6fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x6eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x6dU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x6cU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x6bU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x6aU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x69U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
    }
}
