This is an experimental project in seeing how far I can go with creating
a relatively flexible framework for emulating processors.

Current target: Zilog Z80 (and disassembling the TRS-80 Level II ROM)
