// Seed: 1302230607
module module_0;
endmodule
module module_1 #(
    parameter id_13 = 32'd3
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  input wire _id_13;
  output uwire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  inout tri id_2;
  inout tri id_1;
  wire id_14;
  assign id_6 = id_5[1];
  wire [id_13 : 1] id_15;
  assign id_12 = id_5 && 1'b0 === id_5;
  assign id_2  = id_15 ^ id_14;
  assign id_1  = 1;
  module_0 modCall_1 ();
endmodule
