-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_6u_config10_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    in_elem_data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    in_elem_data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    in_elem_data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    in_elem_data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    res_stream_V_data_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_stream_V_data_0_V_full_n : IN STD_LOGIC;
    res_stream_V_data_0_V_write : OUT STD_LOGIC;
    res_stream_V_data_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_stream_V_data_1_V_full_n : IN STD_LOGIC;
    res_stream_V_data_1_V_write : OUT STD_LOGIC;
    res_stream_V_data_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_stream_V_data_2_V_full_n : IN STD_LOGIC;
    res_stream_V_data_2_V_write : OUT STD_LOGIC;
    res_stream_V_data_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_stream_V_data_3_V_full_n : IN STD_LOGIC;
    res_stream_V_data_3_V_write : OUT STD_LOGIC;
    res_stream_V_data_4_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_stream_V_data_4_V_full_n : IN STD_LOGIC;
    res_stream_V_data_4_V_write : OUT STD_LOGIC;
    res_stream_V_data_5_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_stream_V_data_5_V_full_n : IN STD_LOGIC;
    res_stream_V_data_5_V_write : OUT STD_LOGIC;
    res_stream_V_data_0_V_blk_n : OUT STD_LOGIC;
    res_stream_V_data_1_V_blk_n : OUT STD_LOGIC;
    res_stream_V_data_2_V_blk_n : OUT STD_LOGIC;
    res_stream_V_data_3_V_blk_n : OUT STD_LOGIC;
    res_stream_V_data_4_V_blk_n : OUT STD_LOGIC;
    res_stream_V_data_5_V_blk_n : OUT STD_LOGIC );
end;


architecture behav of compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_6u_config10_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal kernel_data_V_2_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_11 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_16 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_17 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_18 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_19 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_20 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_21 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_22 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_23 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_28 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_29 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_30 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_31 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_32 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_33 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_34 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_35 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal sX_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sY_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal or_cond2_reg_1126 : STD_LOGIC_VECTOR (0 downto 0);
    signal kernel_data_V_2_s_reg_946 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal res_stream_V_data_0_V1_status : STD_LOGIC;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal kernel_data_V_2_1_reg_951 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_2_reg_956 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_3_reg_961 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_4_1_reg_966 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_5_1_reg_971 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_6_1_reg_976 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_7_1_reg_981 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_8_1_reg_986 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_9_1_reg_991 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_10_1_reg_996 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_4_1_1_reg_1001 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_4_ret_reg_1006 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_5_ret_reg_1011 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_6_ret_reg_1016 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_7_ret_reg_1021 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_8_ret_reg_1026 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_9_ret_reg_1031 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_10_ret_reg_1036 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_11_ret_reg_1041 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_16_ret_reg_1046 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_17_ret_reg_1051 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_18_ret_reg_1056 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_19_ret_reg_1061 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_20_ret_reg_1066 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_21_ret_reg_1071 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_22_ret_reg_1076 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_23_ret_reg_1081 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_28_ret_reg_1086 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_29_ret_reg_1091 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_30_ret_reg_1096 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_31_ret_reg_1101 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_32_ret_reg_1106 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_33_ret_reg_1111 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_34_ret_reg_1116 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_data_V_2_35_ret_reg_1121 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond2_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_reg_1130 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_fu_853_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in_reg_1134 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_1139 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in1_fu_897_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_reg_1143 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_0_V_reg_1148 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_1_V_reg_1153 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_2_V_reg_1158 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_3_V_reg_1163 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_4_V_reg_1168 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_5_V_reg_1173 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_start : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_done : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_idle : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_ready : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_ce : STD_LOGIC;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp127 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp132 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp135 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_ignoreCallOp136 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_ignoreCallOp137 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_ignoreCallOp138 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_ignoreCallOp139 : BOOLEAN;
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_start : STD_LOGIC;
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_done : STD_LOGIC;
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_idle : STD_LOGIC;
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_ready : STD_LOGIC;
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_35 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call34 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1_ignore_call34 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp38 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_storemerge_reg_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal res_stream_V_data_0_V1_update : STD_LOGIC;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_51_fu_879_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_fu_835_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_458_fu_775_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_459_fu_795_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_s_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp7_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_fu_847_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal phitmp1_fu_891_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_2078 : BOOLEAN;
    signal ap_condition_486 : BOOLEAN;
    signal ap_condition_2085 : BOOLEAN;
    signal ap_condition_2090 : BOOLEAN;
    signal ap_condition_2084 : BOOLEAN;
    signal ap_condition_2095 : BOOLEAN;

    component dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_16_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_17_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_18_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_19_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_20_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_21_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_22_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_23_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_24_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_25_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_26_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_27_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_28_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_29_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_30_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_31_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_32_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_33_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_34_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_35_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_elem_data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_16_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_17_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_18_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_19_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_20_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_21_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_22_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_23_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_28_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_29_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_30_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_31_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_32_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_33_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_34_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_35_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251 : component dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_start,
        ap_done => grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_done,
        ap_idle => grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_idle,
        ap_ready => grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_ready,
        data_0_V_read => kernel_data_V_2_4_1_1_reg_1001,
        data_1_V_read => kernel_data_V_2_10_1_reg_996,
        data_2_V_read => kernel_data_V_2_9_1_reg_991,
        data_3_V_read => kernel_data_V_2_8_1_reg_986,
        data_4_V_read => kernel_data_V_2_4_ret_reg_1006,
        data_5_V_read => kernel_data_V_2_5_ret_reg_1011,
        data_6_V_read => kernel_data_V_2_6_ret_reg_1016,
        data_7_V_read => kernel_data_V_2_7_ret_reg_1021,
        data_8_V_read => kernel_data_V_2_8_ret_reg_1026,
        data_9_V_read => kernel_data_V_2_9_ret_reg_1031,
        data_10_V_read => kernel_data_V_2_10_ret_reg_1036,
        data_11_V_read => kernel_data_V_2_11_ret_reg_1041,
        data_12_V_read => kernel_data_V_2_7_1_reg_981,
        data_13_V_read => kernel_data_V_2_6_1_reg_976,
        data_14_V_read => kernel_data_V_2_5_1_reg_971,
        data_15_V_read => kernel_data_V_2_4_1_reg_966,
        data_16_V_read => kernel_data_V_2_16_ret_reg_1046,
        data_17_V_read => kernel_data_V_2_17_ret_reg_1051,
        data_18_V_read => kernel_data_V_2_18_ret_reg_1056,
        data_19_V_read => kernel_data_V_2_19_ret_reg_1061,
        data_20_V_read => kernel_data_V_2_20_ret_reg_1066,
        data_21_V_read => kernel_data_V_2_21_ret_reg_1071,
        data_22_V_read => kernel_data_V_2_22_ret_reg_1076,
        data_23_V_read => kernel_data_V_2_23_ret_reg_1081,
        data_24_V_read => kernel_data_V_2_3_reg_961,
        data_25_V_read => kernel_data_V_2_2_reg_956,
        data_26_V_read => kernel_data_V_2_1_reg_951,
        data_27_V_read => kernel_data_V_2_s_reg_946,
        data_28_V_read => kernel_data_V_2_28_ret_reg_1086,
        data_29_V_read => kernel_data_V_2_29_ret_reg_1091,
        data_30_V_read => kernel_data_V_2_30_ret_reg_1096,
        data_31_V_read => kernel_data_V_2_31_ret_reg_1101,
        data_32_V_read => kernel_data_V_2_32_ret_reg_1106,
        data_33_V_read => kernel_data_V_2_33_ret_reg_1111,
        data_34_V_read => kernel_data_V_2_34_ret_reg_1116,
        data_35_V_read => kernel_data_V_2_35_ret_reg_1121,
        ap_return_0 => grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_0,
        ap_return_1 => grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_1,
        ap_return_2 => grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_2,
        ap_return_3 => grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_3,
        ap_return_4 => grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_4,
        ap_return_5 => grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_5,
        ap_ce => grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_ce);

    call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291 : component shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_start,
        ap_done => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_done,
        ap_idle => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_idle,
        ap_ready => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_ready,
        in_elem_data_0_V_read => in_elem_data_0_V_read,
        in_elem_data_1_V_read => in_elem_data_1_V_read,
        in_elem_data_2_V_read => in_elem_data_2_V_read,
        in_elem_data_3_V_read => in_elem_data_3_V_read,
        kernel_window_4_V_read => kernel_data_V_2_4,
        kernel_window_5_V_read => kernel_data_V_2_5,
        kernel_window_6_V_read => kernel_data_V_2_6,
        kernel_window_7_V_read => kernel_data_V_2_7,
        kernel_window_8_V_read => kernel_data_V_2_8,
        kernel_window_9_V_read => kernel_data_V_2_9,
        kernel_window_10_V_read => kernel_data_V_2_10,
        kernel_window_11_V_read => kernel_data_V_2_11,
        kernel_window_16_V_read => kernel_data_V_2_16,
        kernel_window_17_V_read => kernel_data_V_2_17,
        kernel_window_18_V_read => kernel_data_V_2_18,
        kernel_window_19_V_read => kernel_data_V_2_19,
        kernel_window_20_V_read => kernel_data_V_2_20,
        kernel_window_21_V_read => kernel_data_V_2_21,
        kernel_window_22_V_read => kernel_data_V_2_22,
        kernel_window_23_V_read => kernel_data_V_2_23,
        kernel_window_28_V_read => kernel_data_V_2_28,
        kernel_window_29_V_read => kernel_data_V_2_29,
        kernel_window_30_V_read => kernel_data_V_2_30,
        kernel_window_31_V_read => kernel_data_V_2_31,
        kernel_window_32_V_read => kernel_data_V_2_32,
        kernel_window_33_V_read => kernel_data_V_2_33,
        kernel_window_34_V_read => kernel_data_V_2_34,
        kernel_window_35_V_read => kernel_data_V_2_35,
        ap_return_0 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_0,
        ap_return_1 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_1,
        ap_return_2 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_2,
        ap_return_3 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_3,
        ap_return_4 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_4,
        ap_return_5 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_5,
        ap_return_6 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_6,
        ap_return_7 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_7,
        ap_return_8 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_8,
        ap_return_9 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_9,
        ap_return_10 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_10,
        ap_return_11 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_11,
        ap_return_12 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_12,
        ap_return_13 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_13,
        ap_return_14 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_14,
        ap_return_15 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_15,
        ap_return_16 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_16,
        ap_return_17 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_17,
        ap_return_18 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_18,
        ap_return_19 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_19,
        ap_return_20 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_20,
        ap_return_21 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_21,
        ap_return_22 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_22,
        ap_return_23 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_23,
        ap_return_24 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_24,
        ap_return_25 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_25,
        ap_return_26 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_26,
        ap_return_27 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_27,
        ap_return_28 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_28,
        ap_return_29 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_29,
        ap_return_30 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_30,
        ap_return_31 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_31,
        ap_return_32 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_32,
        ap_return_33 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_33,
        ap_return_34 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_34,
        ap_return_35 => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_35,
        ap_ce => call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond2_fu_823_p2 = ap_const_lv1_1))) then 
                    grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_ready = ap_const_logic_1)) then 
                    grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_storemerge_reg_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2078)) then
                if ((tmp_49_reg_1139 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_storemerge_reg_240 <= ap_const_lv32_0;
                elsif ((tmp_49_reg_1139 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_storemerge_reg_240 <= p_in1_reg_1143;
                end if;
            end if; 
        end if;
    end process;

    pX_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_486)) then
                if ((tmp_48_fu_829_p2 = ap_const_lv1_1)) then 
                    pX_3 <= ap_const_lv32_0;
                elsif ((tmp_48_fu_829_p2 = ap_const_lv1_0)) then 
                    pX_3 <= tmp_50_fu_835_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2090)) then 
                    pY_3 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_2085)) then 
                    pY_3 <= tmp_51_fu_879_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2095)) then 
                    sX_3 <= p_in_reg_1134;
                elsif ((ap_const_boolean_1 = ap_condition_2084)) then 
                    sX_3 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                kernel_data_V_2_10 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_18;
                kernel_data_V_2_11 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_19;
                kernel_data_V_2_16 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_20;
                kernel_data_V_2_17 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_21;
                kernel_data_V_2_18 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_22;
                kernel_data_V_2_19 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_23;
                kernel_data_V_2_20 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_24;
                kernel_data_V_2_21 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_25;
                kernel_data_V_2_22 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_26;
                kernel_data_V_2_23 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_27;
                kernel_data_V_2_28 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_28;
                kernel_data_V_2_29 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_29;
                kernel_data_V_2_30 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_30;
                kernel_data_V_2_31 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_31;
                kernel_data_V_2_32 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_32;
                kernel_data_V_2_33 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_33;
                kernel_data_V_2_34 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_34;
                kernel_data_V_2_35 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_35;
                kernel_data_V_2_4 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_12;
                kernel_data_V_2_5 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_13;
                kernel_data_V_2_6 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_14;
                kernel_data_V_2_7 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_15;
                kernel_data_V_2_8 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_16;
                kernel_data_V_2_9 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_17;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                kernel_data_V_2_10_1_reg_996 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_1;
                kernel_data_V_2_10_ret_reg_1036 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_18;
                kernel_data_V_2_11_ret_reg_1041 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_19;
                kernel_data_V_2_16_ret_reg_1046 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_20;
                kernel_data_V_2_17_ret_reg_1051 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_21;
                kernel_data_V_2_18_ret_reg_1056 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_22;
                kernel_data_V_2_19_ret_reg_1061 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_23;
                kernel_data_V_2_1_reg_951 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_10;
                kernel_data_V_2_20_ret_reg_1066 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_24;
                kernel_data_V_2_21_ret_reg_1071 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_25;
                kernel_data_V_2_22_ret_reg_1076 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_26;
                kernel_data_V_2_23_ret_reg_1081 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_27;
                kernel_data_V_2_28_ret_reg_1086 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_28;
                kernel_data_V_2_29_ret_reg_1091 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_29;
                kernel_data_V_2_2_reg_956 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_9;
                kernel_data_V_2_30_ret_reg_1096 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_30;
                kernel_data_V_2_31_ret_reg_1101 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_31;
                kernel_data_V_2_32_ret_reg_1106 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_32;
                kernel_data_V_2_33_ret_reg_1111 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_33;
                kernel_data_V_2_34_ret_reg_1116 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_34;
                kernel_data_V_2_35_ret_reg_1121 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_35;
                kernel_data_V_2_3_reg_961 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_8;
                kernel_data_V_2_4_1_1_reg_1001 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_0;
                kernel_data_V_2_4_1_reg_966 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_7;
                kernel_data_V_2_4_ret_reg_1006 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_12;
                kernel_data_V_2_5_1_reg_971 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_6;
                kernel_data_V_2_5_ret_reg_1011 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_13;
                kernel_data_V_2_6_1_reg_976 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_5;
                kernel_data_V_2_6_ret_reg_1016 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_14;
                kernel_data_V_2_7_1_reg_981 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_4;
                kernel_data_V_2_7_ret_reg_1021 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_15;
                kernel_data_V_2_8_1_reg_986 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_3;
                kernel_data_V_2_8_ret_reg_1026 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_16;
                kernel_data_V_2_9_1_reg_991 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_2;
                kernel_data_V_2_9_ret_reg_1031 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_17;
                kernel_data_V_2_s_reg_946 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_return_11;
                or_cond2_reg_1126 <= or_cond2_fu_823_p2;
                tmp_48_reg_1130 <= tmp_48_fu_829_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (tmp_49_fu_873_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_48_fu_829_p2 = ap_const_lv1_1))) then
                p_in1_reg_1143 <= p_in1_fu_897_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (tmp_48_fu_829_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_in_reg_1134 <= p_in_fu_853_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_48_reg_1130 = ap_const_lv1_1))) then
                sY_3 <= ap_phi_reg_pp0_iter0_storemerge_reg_240;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_48_fu_829_p2 = ap_const_lv1_1))) then
                tmp_49_reg_1139 <= tmp_49_fu_873_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (or_cond2_reg_1126 = ap_const_lv1_1))) then
                tmp_data_0_V_reg_1148 <= grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_0;
                tmp_data_1_V_reg_1153 <= grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_1;
                tmp_data_2_V_reg_1158 <= grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_2;
                tmp_data_3_V_reg_1163 <= grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_3;
                tmp_data_4_V_reg_1168 <= grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_4;
                tmp_data_5_V_reg_1173 <= grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_return_5;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage7_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, or_cond2_reg_1126, res_stream_V_data_0_V1_status)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((res_stream_V_data_0_V1_status = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_cond2_reg_1126 = ap_const_lv1_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, or_cond2_reg_1126, res_stream_V_data_0_V1_status)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((res_stream_V_data_0_V1_status = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_cond2_reg_1126 = ap_const_lv1_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp38_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, or_cond2_reg_1126, res_stream_V_data_0_V1_status)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp38 <= (((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((res_stream_V_data_0_V1_status = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_cond2_reg_1126 = ap_const_lv1_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce, or_cond2_reg_1126, res_stream_V_data_0_V1_status)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((res_stream_V_data_0_V1_status = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_cond2_reg_1126 = ap_const_lv1_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001_ignoreCallOp127 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage1_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp132 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage2_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage3_11001_ignoreCallOp135 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage3_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage4_11001_ignoreCallOp136 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage4_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage5_11001_ignoreCallOp137 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage5_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage6_11001_ignoreCallOp138 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage6_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001_ignoreCallOp139 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage7_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call34_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call34 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter1_assign_proc : process(or_cond2_reg_1126, res_stream_V_data_0_V1_status)
    begin
                ap_block_state9_pp0_stage0_iter1 <= ((res_stream_V_data_0_V1_status = ap_const_logic_0) and (or_cond2_reg_1126 = ap_const_lv1_1));
    end process;


    ap_block_state9_pp0_stage0_iter1_ignore_call34_assign_proc : process(or_cond2_reg_1126, res_stream_V_data_0_V1_status)
    begin
                ap_block_state9_pp0_stage0_iter1_ignore_call34 <= ((res_stream_V_data_0_V1_status = ap_const_logic_0) and (or_cond2_reg_1126 = ap_const_lv1_1));
    end process;


    ap_condition_2078_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, tmp_48_reg_1130, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_2078 <= ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_48_reg_1130 = ap_const_lv1_1));
    end process;


    ap_condition_2084_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_48_fu_829_p2)
    begin
                ap_condition_2084 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_48_fu_829_p2 = ap_const_lv1_1));
    end process;


    ap_condition_2085_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_48_fu_829_p2, tmp_49_fu_873_p2)
    begin
                ap_condition_2085 <= ((tmp_49_fu_873_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_48_fu_829_p2 = ap_const_lv1_1));
    end process;


    ap_condition_2090_assign_proc : process(tmp_48_reg_1130, tmp_49_reg_1139, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_2090 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_49_reg_1139 = ap_const_lv1_1) and (tmp_48_reg_1130 = ap_const_lv1_1));
    end process;


    ap_condition_2095_assign_proc : process(tmp_48_reg_1130, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_2095 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_48_reg_1130 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_486_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
                ap_condition_486 <= ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp38)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp38) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_ce <= ap_const_logic_1;
        else 
            call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_start <= ap_const_logic_1;
        else 
            call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config10_s_fu_291_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_ce, ap_block_pp0_stage1_11001_ignoreCallOp127, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage2_11001_ignoreCallOp132, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage3_11001_ignoreCallOp135, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4_11001_ignoreCallOp136, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage5_11001_ignoreCallOp137, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage6_11001_ignoreCallOp138, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage7_11001_ignoreCallOp139)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_boolean_0 = ap_block_pp0_stage7_11001_ignoreCallOp139) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001_ignoreCallOp138) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001_ignoreCallOp137) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001_ignoreCallOp136) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp135) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp132) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp127) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))))) then 
            grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_start <= grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config10_mult_0_0_0_0_0_0_0_fu_251_ap_start_reg;
    icmp7_fu_805_p2 <= "1" when (signed(tmp_459_fu_795_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_fu_785_p2 <= "1" when (signed(tmp_458_fu_775_p4) > signed(ap_const_lv31_0)) else "0";
    or_cond2_fu_823_p2 <= (tmp_fu_811_p2 and tmp1_fu_817_p2);
    p_in1_fu_897_p3 <= 
        ap_const_lv32_1 when (tmp_45_fu_765_p2(0) = '1') else 
        phitmp1_fu_891_p2;
    p_in_fu_853_p3 <= 
        ap_const_lv32_1 when (tmp_s_fu_755_p2(0) = '1') else 
        phitmp_fu_847_p2;
    phitmp1_fu_891_p2 <= std_logic_vector(unsigned(sY_3) + unsigned(ap_const_lv32_1));
    phitmp_fu_847_p2 <= std_logic_vector(unsigned(sX_3) + unsigned(ap_const_lv32_1));
    res_stream_V_data_0_V1_status <= (res_stream_V_data_5_V_full_n and res_stream_V_data_4_V_full_n and res_stream_V_data_3_V_full_n and res_stream_V_data_2_V_full_n and res_stream_V_data_1_V_full_n and res_stream_V_data_0_V_full_n);

    res_stream_V_data_0_V1_update_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, or_cond2_reg_1126, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond2_reg_1126 = ap_const_lv1_1))) then 
            res_stream_V_data_0_V1_update <= ap_const_logic_1;
        else 
            res_stream_V_data_0_V1_update <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_0_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, res_stream_V_data_0_V_full_n, or_cond2_reg_1126)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond2_reg_1126 = ap_const_lv1_1))) then 
            res_stream_V_data_0_V_blk_n <= res_stream_V_data_0_V_full_n;
        else 
            res_stream_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_0_V_din <= tmp_data_0_V_reg_1148;
    res_stream_V_data_0_V_write <= res_stream_V_data_0_V1_update;

    res_stream_V_data_1_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, res_stream_V_data_1_V_full_n, or_cond2_reg_1126)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond2_reg_1126 = ap_const_lv1_1))) then 
            res_stream_V_data_1_V_blk_n <= res_stream_V_data_1_V_full_n;
        else 
            res_stream_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_1_V_din <= tmp_data_1_V_reg_1153;
    res_stream_V_data_1_V_write <= res_stream_V_data_0_V1_update;

    res_stream_V_data_2_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, res_stream_V_data_2_V_full_n, or_cond2_reg_1126)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond2_reg_1126 = ap_const_lv1_1))) then 
            res_stream_V_data_2_V_blk_n <= res_stream_V_data_2_V_full_n;
        else 
            res_stream_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_2_V_din <= tmp_data_2_V_reg_1158;
    res_stream_V_data_2_V_write <= res_stream_V_data_0_V1_update;

    res_stream_V_data_3_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, res_stream_V_data_3_V_full_n, or_cond2_reg_1126)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond2_reg_1126 = ap_const_lv1_1))) then 
            res_stream_V_data_3_V_blk_n <= res_stream_V_data_3_V_full_n;
        else 
            res_stream_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_3_V_din <= tmp_data_3_V_reg_1163;
    res_stream_V_data_3_V_write <= res_stream_V_data_0_V1_update;

    res_stream_V_data_4_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, res_stream_V_data_4_V_full_n, or_cond2_reg_1126)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond2_reg_1126 = ap_const_lv1_1))) then 
            res_stream_V_data_4_V_blk_n <= res_stream_V_data_4_V_full_n;
        else 
            res_stream_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_4_V_din <= tmp_data_4_V_reg_1168;
    res_stream_V_data_4_V_write <= res_stream_V_data_0_V1_update;

    res_stream_V_data_5_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, res_stream_V_data_5_V_full_n, or_cond2_reg_1126)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond2_reg_1126 = ap_const_lv1_1))) then 
            res_stream_V_data_5_V_blk_n <= res_stream_V_data_5_V_full_n;
        else 
            res_stream_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_5_V_din <= tmp_data_5_V_reg_1173;
    res_stream_V_data_5_V_write <= res_stream_V_data_0_V1_update;
    tmp1_fu_817_p2 <= (icmp_fu_785_p2 and icmp7_fu_805_p2);
    tmp_458_fu_775_p4 <= pY_3(31 downto 1);
    tmp_459_fu_795_p4 <= pX_3(31 downto 1);
    tmp_45_fu_765_p2 <= "1" when (sY_3 = ap_const_lv32_2) else "0";
    tmp_48_fu_829_p2 <= "1" when (pX_3 = ap_const_lv32_8) else "0";
    tmp_49_fu_873_p2 <= "1" when (pY_3 = ap_const_lv32_6) else "0";
    tmp_50_fu_835_p2 <= std_logic_vector(unsigned(pX_3) + unsigned(ap_const_lv32_1));
    tmp_51_fu_879_p2 <= std_logic_vector(unsigned(pY_3) + unsigned(ap_const_lv32_1));
    tmp_fu_811_p2 <= (tmp_s_fu_755_p2 and tmp_45_fu_765_p2);
    tmp_s_fu_755_p2 <= "1" when (sX_3 = ap_const_lv32_2) else "0";
end behav;
