#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Dec 19 15:45:43 2017
# Process ID: 8892
# Current directory: C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1
# Command line: vivado.exe -log SPACE_GAME.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SPACE_GAME.tcl
# Log file: C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/SPACE_GAME.vds
# Journal file: C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SPACE_GAME.tcl -notrace
Command: synth_design -top SPACE_GAME -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 393.906 ; gain = 96.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SPACE_GAME' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:23]
	Parameter SPACE_SHIP_ADDRESS bound to: 0 - type: integer 
	Parameter RED_ALIEN_ADDRESS bound to: 16 - type: integer 
	Parameter BLUE_ALIEN_ADDRESS bound to: 32 - type: integer 
	Parameter GREEN_ALIEN_ADDRESS bound to: 48 - type: integer 
	Parameter PURPLE_ALIEN_ADDRESS bound to: 64 - type: integer 
	Parameter EXPLOSION_ADDRESS bound to: 80 - type: integer 
	Parameter BULLET_ADDRESS bound to: 96 - type: integer 
	Parameter G_ADDRESS_OFF bound to: 0 - type: integer 
	Parameter A_ADDRESS_OFF bound to: 16 - type: integer 
	Parameter L_ADDRESS_OFF bound to: 32 - type: integer 
	Parameter X_ADDRESS_OFF bound to: 48 - type: integer 
	Parameter Y_ADDRESS_OFF bound to: 64 - type: integer 
	Parameter ADDRESS_OFF_0 bound to: 80 - type: integer 
	Parameter ADDRESS_OFF_1 bound to: 96 - type: integer 
	Parameter ADDRESS_OFF_2 bound to: 112 - type: integer 
	Parameter ADDRESS_OFF_3 bound to: 128 - type: integer 
	Parameter ADDRESS_OFF_4 bound to: 144 - type: integer 
	Parameter ADDRESS_OFF_5 bound to: 160 - type: integer 
	Parameter ADDRESS_OFF_6 bound to: 176 - type: integer 
	Parameter ADDRESS_OFF_7 bound to: 192 - type: integer 
	Parameter ADDRESS_OFF_8 bound to: 208 - type: integer 
	Parameter ADDRESS_OFF_9 bound to: 224 - type: integer 
	Parameter L2_ADDRESS_OFF bound to: 240 - type: integer 
	Parameter W_ADDRESS_OFF bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GAME_CONTROLLER' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GAME_CONTROLLER.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter LEVEL1 bound to: 1 - type: integer 
	Parameter LEVEL2 bound to: 2 - type: integer 
	Parameter LEVEL3 bound to: 3 - type: integer 
	Parameter WIN bound to: 4 - type: integer 
	Parameter RESET_1 bound to: 5 - type: integer 
	Parameter RESET_2 bound to: 6 - type: integer 
	Parameter RESET_3 bound to: 7 - type: integer 
	Parameter RESET_4 bound to: 8 - type: integer 
	Parameter GAMEOVER bound to: 9 - type: integer 
	Parameter LEVEL4 bound to: 10 - type: integer 
	Parameter RESET4 bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LONG_TIMER' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/LONG_TIMER.v:21]
INFO: [Synth 8-256] done synthesizing module 'LONG_TIMER' (1#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/LONG_TIMER.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GAME_CONTROLLER.v:58]
INFO: [Synth 8-256] done synthesizing module 'GAME_CONTROLLER' (2#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GAME_CONTROLLER.v:23]
INFO: [Synth 8-638] synthesizing module 'ONE_SEC_CLOCK' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/ONE_SEC_CLOCK.v:21]
INFO: [Synth 8-256] done synthesizing module 'ONE_SEC_CLOCK' (3#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/ONE_SEC_CLOCK.v:21]
INFO: [Synth 8-638] synthesizing module 'ONE_SEC_COUNT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/ONE_SEC_COUNT.v:23]
INFO: [Synth 8-256] done synthesizing module 'ONE_SEC_COUNT' (4#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/ONE_SEC_COUNT.v:23]
INFO: [Synth 8-638] synthesizing module 'PIXEL_CLOCK' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PIXEL_CLOCK.v:25]
INFO: [Synth 8-256] done synthesizing module 'PIXEL_CLOCK' (5#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PIXEL_CLOCK.v:25]
INFO: [Synth 8-638] synthesizing module 'HOR_COUNTER' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/HOR_COUNTER.v:23]
INFO: [Synth 8-256] done synthesizing module 'HOR_COUNTER' (6#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/HOR_COUNTER.v:23]
INFO: [Synth 8-638] synthesizing module 'VER_COUNTER' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/VER_COUNTER.v:23]
INFO: [Synth 8-256] done synthesizing module 'VER_COUNTER' (7#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/VER_COUNTER.v:23]
INFO: [Synth 8-638] synthesizing module 'HOR_SYNC' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/HOR_SYNC.v:23]
INFO: [Synth 8-256] done synthesizing module 'HOR_SYNC' (8#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/HOR_SYNC.v:23]
INFO: [Synth 8-638] synthesizing module 'VER_SYNC' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/VER_SYNC.v:23]
INFO: [Synth 8-256] done synthesizing module 'VER_SYNC' (9#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/VER_SYNC.v:23]
INFO: [Synth 8-638] synthesizing module 'SLOW_CLOCK' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SLOW_CLOCK.v:21]
INFO: [Synth 8-256] done synthesizing module 'SLOW_CLOCK' (10#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SLOW_CLOCK.v:21]
INFO: [Synth 8-638] synthesizing module 'SPACE_SHIP' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_SHIP.v:21]
	Parameter STOP bound to: 0 - type: integer 
	Parameter FORWARD bound to: 1 - type: integer 
	Parameter REVERSE bound to: 2 - type: integer 
	Parameter UP bound to: 3 - type: integer 
	Parameter DOWN bound to: 4 - type: integer 
	Parameter FORWARD_UP bound to: 5 - type: integer 
	Parameter REVERSE_UP bound to: 6 - type: integer 
	Parameter REVERSE_DOWN bound to: 7 - type: integer 
	Parameter FORWARD_DOWN bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPACE_SHIP' (11#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_SHIP.v:21]
INFO: [Synth 8-638] synthesizing module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/OBJECT.v:21]
	Parameter STOP bound to: 0 - type: integer 
	Parameter FORWARD bound to: 1 - type: integer 
	Parameter REVERSE bound to: 2 - type: integer 
	Parameter UP bound to: 3 - type: integer 
	Parameter DOWN bound to: 4 - type: integer 
	Parameter FORWARD_UP bound to: 5 - type: integer 
	Parameter REVERSE_UP bound to: 6 - type: integer 
	Parameter REVERSE_DOWN bound to: 7 - type: integer 
	Parameter FORWARD_DOWN bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OBJECT' (12#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/OBJECT.v:21]
INFO: [Synth 8-638] synthesizing module 'LIVES_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/LIVES_STATE.v:23]
INFO: [Synth 8-256] done synthesizing module 'LIVES_STATE' (13#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/LIVES_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'BULLET_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BULLET_STATE.v:23]
	Parameter STOP bound to: 0 - type: integer 
	Parameter FORWARD bound to: 1 - type: integer 
	Parameter REVERSE bound to: 2 - type: integer 
	Parameter UP bound to: 3 - type: integer 
	Parameter DOWN bound to: 4 - type: integer 
	Parameter FORWARD_UP bound to: 5 - type: integer 
	Parameter REVERSE_UP bound to: 6 - type: integer 
	Parameter REVERSE_DOWN bound to: 7 - type: integer 
	Parameter FORWARD_DOWN bound to: 8 - type: integer 
	Parameter OFF bound to: 0 - type: integer 
	Parameter ON bound to: 1 - type: integer 
	Parameter INT bound to: 0 - type: integer 
	Parameter WAIT bound to: 1 - type: integer 
	Parameter DISPLAYEX bound to: 2 - type: integer 
	Parameter RESTORE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TIMER_25' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/TIMER_25.v:21]
INFO: [Synth 8-256] done synthesizing module 'TIMER_25' (14#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/TIMER_25.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BULLET_STATE.v:66]
INFO: [Synth 8-256] done synthesizing module 'BULLET_STATE' (15#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BULLET_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'BULLET_COLLSION' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BULLET_COLLSION.v:21]
INFO: [Synth 8-638] synthesizing module 'OB_COLLSION' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLLSION_OB.v:21]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter RESTORE bound to: 1 - type: integer 
	Parameter ON bound to: 1 - type: integer 
	Parameter OFF bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLLSION_OB.v:49]
INFO: [Synth 8-256] done synthesizing module 'OB_COLLSION' (16#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLLSION_OB.v:21]
INFO: [Synth 8-256] done synthesizing module 'BULLET_COLLSION' (17#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BULLET_COLLSION.v:21]
INFO: [Synth 8-638] synthesizing module 'RA1_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA1_STATE.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter RESET1 bound to: 3 - type: integer 
	Parameter RESET2 bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TIMER_15' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/TIMER_15.v:1]
INFO: [Synth 8-256] done synthesizing module 'TIMER_15' (18#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/TIMER_15.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA1_STATE.v:52]
INFO: [Synth 8-256] done synthesizing module 'RA1_STATE' (19#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA1_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'RA2_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA2_STATE.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter RESET1 bound to: 3 - type: integer 
	Parameter RESET2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA2_STATE.v:52]
INFO: [Synth 8-256] done synthesizing module 'RA2_STATE' (20#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA2_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'RA3_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA3_STATE.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter RESET1 bound to: 3 - type: integer 
	Parameter RESET2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA3_STATE.v:54]
INFO: [Synth 8-256] done synthesizing module 'RA3_STATE' (21#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA3_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'RA4_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA4_STATE.v:28]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA4_STATE.v:56]
INFO: [Synth 8-256] done synthesizing module 'RA4_STATE' (22#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA4_STATE.v:28]
INFO: [Synth 8-638] synthesizing module 'GA1_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA1_STATE.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter RESET1 bound to: 3 - type: integer 
	Parameter RESET2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA1_STATE.v:52]
INFO: [Synth 8-256] done synthesizing module 'GA1_STATE' (23#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA1_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'GA2_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA2_STATE.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter DELAY3 bound to: 3 - type: integer 
	Parameter DELAY4 bound to: 4 - type: integer 
	Parameter RESET1 bound to: 5 - type: integer 
	Parameter RESET2 bound to: 6 - type: integer 
	Parameter RESET3 bound to: 7 - type: integer 
	Parameter RESET4 bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA2_STATE.v:58]
INFO: [Synth 8-256] done synthesizing module 'GA2_STATE' (24#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA2_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'GA3_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA3_STATE.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter RESET1 bound to: 3 - type: integer 
	Parameter RESET2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA3_STATE.v:52]
INFO: [Synth 8-256] done synthesizing module 'GA3_STATE' (25#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA3_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'GA4_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA4_STATE.v:29]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter RESET1 bound to: 3 - type: integer 
	Parameter RESET2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA4_STATE.v:59]
INFO: [Synth 8-256] done synthesizing module 'GA4_STATE' (26#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA4_STATE.v:29]
INFO: [Synth 8-638] synthesizing module 'BA1_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA1_STATE.v:23]
	Parameter HOLD bound to: 0 - type: integer 
	Parameter FORWARD bound to: 1 - type: integer 
	Parameter REVERSE bound to: 2 - type: integer 
	Parameter UP bound to: 3 - type: integer 
	Parameter DOWN bound to: 4 - type: integer 
	Parameter FORWARD_UP bound to: 5 - type: integer 
	Parameter REVERSE_UP bound to: 6 - type: integer 
	Parameter REVERSE_DOWN bound to: 7 - type: integer 
	Parameter FORWARD_DOWN bound to: 8 - type: integer 
	Parameter X1 bound to: 1 - type: integer 
	Parameter X2 bound to: 2 - type: integer 
	Parameter X4 bound to: 4 - type: integer 
	Parameter STOP bound to: 0 - type: integer 
	Parameter SLOW bound to: 2 - type: integer 
	Parameter FAST bound to: 4 - type: integer 
	Parameter INSANE bound to: 8 - type: integer 
	Parameter INT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter DELAY3 bound to: 3 - type: integer 
	Parameter DELAY4 bound to: 4 - type: integer 
	Parameter DELAY5 bound to: 5 - type: integer 
	Parameter DELAY6 bound to: 6 - type: integer 
	Parameter DELAY7 bound to: 7 - type: integer 
	Parameter DELAY8 bound to: 8 - type: integer 
	Parameter DELAY9 bound to: 9 - type: integer 
	Parameter DELAY10 bound to: 10 - type: integer 
	Parameter DELAY11 bound to: 11 - type: integer 
	Parameter DELAY12 bound to: 12 - type: integer 
	Parameter DELAY13 bound to: 13 - type: integer 
	Parameter DELAY14 bound to: 14 - type: integer 
	Parameter DELAY15 bound to: 15 - type: integer 
	Parameter DELAY16 bound to: 16 - type: integer 
	Parameter RESET1 bound to: 17 - type: integer 
	Parameter RESET2 bound to: 18 - type: integer 
	Parameter RESET3 bound to: 19 - type: integer 
	Parameter RESET4 bound to: 20 - type: integer 
	Parameter RESET5 bound to: 21 - type: integer 
	Parameter RESET6 bound to: 22 - type: integer 
	Parameter RESET7 bound to: 23 - type: integer 
	Parameter RESET8 bound to: 24 - type: integer 
	Parameter RESET9 bound to: 25 - type: integer 
	Parameter RESET10 bound to: 26 - type: integer 
	Parameter RESET11 bound to: 27 - type: integer 
	Parameter RESET12 bound to: 28 - type: integer 
	Parameter RESET13 bound to: 29 - type: integer 
	Parameter RESET14 bound to: 30 - type: integer 
	Parameter RESET15 bound to: 31 - type: integer 
	Parameter RESET16 bound to: 32 - type: integer 
	Parameter ON bound to: 1 - type: integer 
	Parameter OFF bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA1_STATE.v:110]
INFO: [Synth 8-256] done synthesizing module 'BA1_STATE' (27#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA1_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'BA2_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA2_STATE.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter DELAY3 bound to: 3 - type: integer 
	Parameter RESET1 bound to: 4 - type: integer 
	Parameter RESET2 bound to: 5 - type: integer 
	Parameter RESET3 bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA2_STATE.v:55]
INFO: [Synth 8-256] done synthesizing module 'BA2_STATE' (28#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA2_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'BA3_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA3_STATE.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter RESET1 bound to: 3 - type: integer 
	Parameter RESET2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA3_STATE.v:52]
INFO: [Synth 8-256] done synthesizing module 'BA3_STATE' (29#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA3_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'BA4_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA4_STATE.v:28]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter RESET1 bound to: 3 - type: integer 
	Parameter RESET2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA4_STATE.v:58]
INFO: [Synth 8-256] done synthesizing module 'BA4_STATE' (30#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA4_STATE.v:28]
INFO: [Synth 8-638] synthesizing module 'PA1_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA1_STATE.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter RESET1 bound to: 3 - type: integer 
	Parameter RESET2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA1_STATE.v:53]
INFO: [Synth 8-256] done synthesizing module 'PA1_STATE' (31#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA1_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'PA2_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA2_STATE.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter RESET1 bound to: 3 - type: integer 
	Parameter RESET2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA2_STATE.v:52]
INFO: [Synth 8-256] done synthesizing module 'PA2_STATE' (32#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA2_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'PA3_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA3_STATE.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter RESET1 bound to: 3 - type: integer 
	Parameter RESET2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA3_STATE.v:52]
INFO: [Synth 8-256] done synthesizing module 'PA3_STATE' (33#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA3_STATE.v:23]
INFO: [Synth 8-638] synthesizing module 'PA4_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA4_STATE.v:28]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter RESET1 bound to: 3 - type: integer 
	Parameter RESET2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA4_STATE.v:58]
INFO: [Synth 8-256] done synthesizing module 'PA4_STATE' (34#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA4_STATE.v:28]
INFO: [Synth 8-638] synthesizing module 'GALAXY_STATE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GALAXY_STATE.v:21]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DELAY1 bound to: 1 - type: integer 
	Parameter DELAY2 bound to: 2 - type: integer 
	Parameter DELAY3 bound to: 3 - type: integer 
	Parameter DELAY4 bound to: 4 - type: integer 
	Parameter RESET1 bound to: 5 - type: integer 
	Parameter RESET2 bound to: 6 - type: integer 
	Parameter RESET3 bound to: 7 - type: integer 
	Parameter RESET4 bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GALAXY_STATE.v:56]
INFO: [Synth 8-256] done synthesizing module 'GALAXY_STATE' (35#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GALAXY_STATE.v:21]
WARNING: [Synth 8-689] width (13) of port connection 'OB_ADDRESS_OFF_SET' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:445]
WARNING: [Synth 8-689] width (13) of port connection 'OB_ADDRESS_OFF_SET' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:446]
WARNING: [Synth 8-689] width (13) of port connection 'OB_ADDRESS_OFF_SET' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:447]
WARNING: [Synth 8-689] width (13) of port connection 'OB_ADDRESS_OFF_SET' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:448]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_X_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:490]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_Y_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:490]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_X_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:491]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_Y_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:491]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_X_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:492]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_Y_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:492]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_X_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:494]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_Y_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:494]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_X_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:495]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_Y_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:495]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_X_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:496]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_Y_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:496]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_X_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:497]
WARNING: [Synth 8-689] width (13) of port connection 'OB_CUR_Y_POS' does not match port width (10) of module 'OBJECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:497]
INFO: [Synth 8-638] synthesizing module 'PRIORITY_MUX' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PRIORITY_MUX.v:21]
INFO: [Synth 8-256] done synthesizing module 'PRIORITY_MUX' (36#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PRIORITY_MUX.v:21]
INFO: [Synth 8-638] synthesizing module 'COLOR_DECODER' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLOR_DECODER.v:23]
	Parameter BLACK bound to: 0 - type: integer 
	Parameter WHITE bound to: 1 - type: integer 
	Parameter RED bound to: 2 - type: integer 
	Parameter GREEN bound to: 3 - type: integer 
	Parameter BLUE bound to: 4 - type: integer 
	Parameter YELLOW bound to: 5 - type: integer 
	Parameter PURPLE bound to: 6 - type: integer 
	Parameter ORANGE bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLOR_DECODER.v:36]
INFO: [Synth 8-256] done synthesizing module 'COLOR_DECODER' (37#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLOR_DECODER.v:23]
INFO: [Synth 8-638] synthesizing module 'Graphics' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/.Xil/Vivado-8892-Adoney/realtime/Graphics_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Graphics' (38#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/.Xil/Vivado-8892-Adoney/realtime/Graphics_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Text' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/.Xil/Vivado-8892-Adoney/realtime/Text_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Text' (39#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/.Xil/Vivado-8892-Adoney/realtime/Text_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'WINLOSE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/.Xil/Vivado-8892-Adoney/realtime/WINLOSE_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'WINLOSE' (40#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/.Xil/Vivado-8892-Adoney/realtime/WINLOSE_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'COLLSION_DETECT' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLLSION_DETECT.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter DISPLAYEX bound to: 1 - type: integer 
	Parameter RESTORE bound to: 2 - type: integer 
	Parameter ON bound to: 1 - type: integer 
	Parameter OFF bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLLSION_DETECT.v:70]
INFO: [Synth 8-256] done synthesizing module 'COLLSION_DETECT' (41#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLLSION_DETECT.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI_INTERFACE' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPI_INTERFACE.v:142]
	Parameter setLED bound to: 8'b10000001 
	Parameter getPosition bound to: 8'b11000000 
	Parameter idle bound to: 3'b000 
	Parameter driveSS bound to: 3'b001 
	Parameter setSCK bound to: 3'b010 
	Parameter load bound to: 3'b011 
	Parameter unSetSCK bound to: 3'b100 
	Parameter RX bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPI_INTERFACE.v:179]
INFO: [Synth 8-256] done synthesizing module 'SPI_INTERFACE' (42#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPI_INTERFACE.v:142]
INFO: [Synth 8-638] synthesizing module 'SPI_CLK' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPI_CLK.v:21]
INFO: [Synth 8-256] done synthesizing module 'SPI_CLK' (43#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPI_CLK.v:21]
INFO: [Synth 8-638] synthesizing module 'SPI_DATA_DECODER' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPI_DATA_DECODER.v:23]
	Parameter STOP bound to: 0 - type: integer 
	Parameter FORWARD bound to: 1 - type: integer 
	Parameter REVERSE bound to: 2 - type: integer 
	Parameter UP bound to: 3 - type: integer 
	Parameter DOWN bound to: 4 - type: integer 
	Parameter FORWARD_UP bound to: 5 - type: integer 
	Parameter REVERSE_UP bound to: 6 - type: integer 
	Parameter REVERSE_DOWN bound to: 7 - type: integer 
	Parameter FORWARD_DOWN bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_DATA_DECODER' (44#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPI_DATA_DECODER.v:23]
INFO: [Synth 8-638] synthesizing module 'SCORE_ADDRESSS' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SCORE_ADDRESSS.v:23]
INFO: [Synth 8-638] synthesizing module 'SCORE_DECODER' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SCORE_DECODER.v:23]
INFO: [Synth 8-256] done synthesizing module 'SCORE_DECODER' (45#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SCORE_DECODER.v:23]
INFO: [Synth 8-638] synthesizing module 'DIGIT_ADDRESS' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/DIGIT_ADDRESS.v:23]
	Parameter ADDRESS_OFF_0 bound to: 80 - type: integer 
	Parameter ADDRESS_OFF_1 bound to: 96 - type: integer 
	Parameter ADDRESS_OFF_2 bound to: 112 - type: integer 
	Parameter ADDRESS_OFF_3 bound to: 128 - type: integer 
	Parameter ADDRESS_OFF_4 bound to: 144 - type: integer 
	Parameter ADDRESS_OFF_5 bound to: 160 - type: integer 
	Parameter ADDRESS_OFF_6 bound to: 176 - type: integer 
	Parameter ADDRESS_OFF_7 bound to: 192 - type: integer 
	Parameter ADDRESS_OFF_8 bound to: 208 - type: integer 
	Parameter ADDRESS_OFF_9 bound to: 224 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DIGIT_ADDRESS' (46#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/DIGIT_ADDRESS.v:23]
INFO: [Synth 8-256] done synthesizing module 'SCORE_ADDRESSS' (47#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SCORE_ADDRESSS.v:23]
INFO: [Synth 8-638] synthesizing module 'SOUND' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SOUND.v:21]
WARNING: [Synth 8-6014] Unused sequential element COUNT_3_reg was removed.  [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SOUND.v:35]
WARNING: [Synth 8-6014] Unused sequential element COUNT_4_reg was removed.  [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SOUND.v:36]
INFO: [Synth 8-256] done synthesizing module 'SOUND' (48#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SOUND.v:21]
INFO: [Synth 8-256] done synthesizing module 'SPACE_GAME' (49#1) [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_GAME.v:23]
WARNING: [Synth 8-3331] design OBJECT has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[9]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[8]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[7]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[6]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[5]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[4]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[3]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[2]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[1]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[0]
WARNING: [Synth 8-3331] design LIVES_STATE has unconnected port GRESET
WARNING: [Synth 8-3331] design SPACE_SHIP has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design SPACE_GAME has unconnected port SW[4]
WARNING: [Synth 8-3331] design SPACE_GAME has unconnected port SW[3]
WARNING: [Synth 8-3331] design SPACE_GAME has unconnected port SW[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 446.008 ; gain = 148.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 446.008 ; gain = 148.625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/.Xil/Vivado-8892-Adoney/dcp7/Graphics_in_context.xdc] for cell 'g'
Finished Parsing XDC File [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/.Xil/Vivado-8892-Adoney/dcp7/Graphics_in_context.xdc] for cell 'g'
Parsing XDC File [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/.Xil/Vivado-8892-Adoney/dcp9/Text_in_context.xdc] for cell 't'
Finished Parsing XDC File [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/.Xil/Vivado-8892-Adoney/dcp9/Text_in_context.xdc] for cell 't'
Parsing XDC File [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/.Xil/Vivado-8892-Adoney/dcp11/WINLOSE_in_context.xdc] for cell 'WL'
Finished Parsing XDC File [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/.Xil/Vivado-8892-Adoney/dcp11/WINLOSE_in_context.xdc] for cell 'WL'
Parsing XDC File [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME_Constraints.xdc]
Finished Parsing XDC File [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SPACE_GAME_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SPACE_GAME_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 784.484 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'WL' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'g' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 't' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 784.484 ; gain = 487.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 784.484 ; gain = 487.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for WL. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for g. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for t. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 784.484 ; gain = 487.102
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'GAME_CONTROLLER'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/ONE_SEC_COUNT.v:28]
INFO: [Synth 8-5544] ROM "SIGNAL" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'HCNT_reg[9:0]' into 'COUNT_reg[9:0]' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/HOR_COUNTER.v:29]
WARNING: [Synth 8-6014] Unused sequential element HCNT_reg was removed.  [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/HOR_COUNTER.v:29]
INFO: [Synth 8-5546] ROM "EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'VCNT_reg[9:0]' into 'COUNT_reg[9:0]' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/VER_COUNTER.v:30]
WARNING: [Synth 8-6014] Unused sequential element VCNT_reg was removed.  [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/VER_COUNTER.v:30]
INFO: [Synth 8-5546] ROM "COUNT" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/VER_COUNTER.v:29]
INFO: [Synth 8-5545] ROM "COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_SHIP.v:75]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_SHIP.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_SHIP.v:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_SHIP.v:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_SHIP.v:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_SHIP.v:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_SHIP.v:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/SPACE_SHIP.v:61]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/OBJECT.v:75]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/OBJECT.v:75]
INFO: [Synth 8-5546] ROM "OB_X_MOVE_UPDATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OB_Y_MOVE_UPDATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "EN_LIVES" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/LIVES_STATE.v:29]
INFO: [Synth 8-5545] ROM "SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B_X_POS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'RA1_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'RA2_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'RA3_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'GA1_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'GA2_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'GA3_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'GA4_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'BA1_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BA1_speed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'BA2_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'BA3_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'BA4_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'PA1_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'PA2_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'PA3_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'PA4_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'GALAXY_STATE'
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'mode_reg' in module 'SPI_INTERFACE'
INFO: [Synth 8-5546] ROM "readMe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOSI" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SCK" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "AUD_PWM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "AUD_PWM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'M_RED_EN_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GAME_CONTROLLER.v:60]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                      00000000001 |                       0000000000
                  LEVEL1 |                      00000000010 |                       0000000001
                 RESET_1 |                      00000000100 |                       0000000101
                  LEVEL2 |                      00000001000 |                       0000000010
                 RESET_2 |                      00000010000 |                       0000000110
                  LEVEL3 |                      00000100000 |                       0000000011
                 RESET_3 |                      00001000000 |                       0000000111
                  LEVEL4 |                      00010000000 |                       0000001010
                GAMEOVER |                      00100000000 |                       0000001001
                 RESET_4 |                      01000000000 |                       0000001000
                     WIN |                      10000000000 |                       0000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'GAME_CONTROLLER'
WARNING: [Synth 8-327] inferring latch for variable 'M_GREEN_EN_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GAME_CONTROLLER.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'M_PURPLE_EN_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GAME_CONTROLLER.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'M_SCORE_EN_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GAME_CONTROLLER.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'M_GALAXY_EN_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GAME_CONTROLLER.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'M_EN_COUNT_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GAME_CONTROLLER.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'M_EN_WIN_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GAME_CONTROLLER.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'M_EN_LOSE_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GAME_CONTROLLER.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'M_LV_RESET_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GAME_CONTROLLER.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'M_GC_RESET_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GAME_CONTROLLER.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'B_X_POS_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BULLET_STATE.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'B_Y_POS_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BULLET_STATE.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'B_EN_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BULLET_STATE.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'B_MOTION_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BULLET_STATE.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BULLET_STATE.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'COLLSION_RESET_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BULLET_STATE.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'EN_OB_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLLSION_OB.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'RA1_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA1_STATE.v:55]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                       0000000000
                  DELAY1 |                              001 |                       0000000001
                  RESET1 |                              010 |                       0000000011
                  DELAY2 |                              011 |                       0000000010
                  RESET2 |                              100 |                       0000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'RA1_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'RA1_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA1_STATE.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA1_STATE.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'RA2_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA2_STATE.v:55]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                       0000000000
                  DELAY1 |                              001 |                       0000000001
                  RESET1 |                              010 |                       0000000011
                  DELAY2 |                              011 |                       0000000010
                  RESET2 |                              100 |                       0000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'RA2_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'RA2_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA2_STATE.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA2_STATE.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'RA3_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA3_STATE.v:57]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                       0000000000
                  DELAY1 |                              001 |                       0000000001
                  RESET1 |                              010 |                       0000000011
                  DELAY2 |                              011 |                       0000000010
                  RESET2 |                              100 |                       0000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'RA3_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'RA3_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA3_STATE.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA3_STATE.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'RA4_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA4_STATE.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'RA4_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA4_STATE.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/RA4_STATE.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'GA1_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA1_STATE.v:55]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                               00 |                       0000000000
                  DELAY1 |                               01 |                       0000000001
                  DELAY2 |                               10 |                       0000000010
                  RESET2 |                               11 |                       0000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'GA1_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'GA1_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA1_STATE.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA1_STATE.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'GA2_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA2_STATE.v:61]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                             0000 |                       0000000000
                  DELAY1 |                             0001 |                       0000000001
                  RESET1 |                             0010 |                       0000000101
                  DELAY2 |                             0011 |                       0000000010
                  RESET2 |                             0100 |                       0000000110
                  DELAY3 |                             0101 |                       0000000011
                  RESET3 |                             0110 |                       0000000111
                  DELAY4 |                             0111 |                       0000000100
                  RESET4 |                             1000 |                       0000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'GA2_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'GA2_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA2_STATE.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA2_STATE.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'GA3_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA3_STATE.v:55]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                       0000000000
                  DELAY1 |                              001 |                       0000000001
                  RESET1 |                              010 |                       0000000011
                  DELAY2 |                              011 |                       0000000010
                  RESET2 |                              100 |                       0000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'GA3_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'GA3_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA3_STATE.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA3_STATE.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'GA4_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA4_STATE.v:62]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                       0000000000
                  DELAY1 |                              001 |                       0000000001
                  RESET1 |                              010 |                       0000000011
                  DELAY2 |                              011 |                       0000000010
                  RESET2 |                              100 |                       0000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'GA4_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'GA4_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA4_STATE.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GA4_STATE.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'BA1_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA1_STATE.v:113]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     INT |                           000000 |                       0000000000
                  DELAY1 |                           000001 |                       0000000001
                  RESET1 |                           000010 |                       0000010001
                  DELAY2 |                           000011 |                       0000000010
                  RESET2 |                           000100 |                       0000010010
                  DELAY3 |                           000101 |                       0000000011
                  RESET3 |                           000110 |                       0000010011
                  DELAY4 |                           000111 |                       0000000100
                  RESET4 |                           001000 |                       0000010100
                  DELAY5 |                           001001 |                       0000000101
                  RESET5 |                           001010 |                       0000010101
                  DELAY6 |                           001011 |                       0000000110
                  RESET6 |                           001100 |                       0000010110
                  DELAY7 |                           001101 |                       0000000111
                  RESET7 |                           001110 |                       0000010111
                  DELAY8 |                           001111 |                       0000001000
                  RESET8 |                           010000 |                       0000011000
                  DELAY9 |                           010001 |                       0000001001
                  RESET9 |                           010010 |                       0000011001
                 DELAY10 |                           010011 |                       0000001010
                 RESET10 |                           010100 |                       0000011010
                 DELAY11 |                           010101 |                       0000001011
                 RESET11 |                           010110 |                       0000011011
                 DELAY12 |                           010111 |                       0000001100
                 RESET12 |                           011000 |                       0000011100
                 DELAY13 |                           011001 |                       0000001101
                 RESET13 |                           011010 |                       0000011101
                 DELAY14 |                           011011 |                       0000001110
                 RESET14 |                           011100 |                       0000011110
                 DELAY15 |                           011101 |                       0000001111
                 RESET15 |                           011110 |                       0000011111
                 DELAY16 |                           011111 |                       0000010000
                 RESET16 |                           100000 |                       0000100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'BA1_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'BA1_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA1_STATE.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA1_STATE.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'BA2_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA2_STATE.v:58]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                       0000000000
                  DELAY1 |                              001 |                       0000000001
                  RESET1 |                              010 |                       0000000100
                  DELAY2 |                              011 |                       0000000010
                  RESET2 |                              100 |                       0000000101
                  DELAY3 |                              101 |                       0000000011
                  RESET3 |                              110 |                       0000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'BA2_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'BA2_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA2_STATE.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA2_STATE.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'BA3_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA3_STATE.v:55]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                       0000000000
                  DELAY1 |                              001 |                       0000000001
                  RESET1 |                              010 |                       0000000011
                  DELAY2 |                              011 |                       0000000010
                  RESET2 |                              100 |                       0000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'BA3_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'BA3_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA3_STATE.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA3_STATE.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'BA4_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA4_STATE.v:61]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                       0000000000
                  DELAY1 |                              001 |                       0000000001
                  RESET1 |                              010 |                       0000000011
                  DELAY2 |                              011 |                       0000000010
                  RESET2 |                              100 |                       0000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'BA4_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'BA4_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA4_STATE.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/BA4_STATE.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'PA1_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA1_STATE.v:56]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                       0000000000
                  DELAY1 |                              001 |                       0000000001
                  RESET1 |                              010 |                       0000000011
                  DELAY2 |                              011 |                       0000000010
                  RESET2 |                              100 |                       0000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'PA1_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'PA1_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA1_STATE.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA1_STATE.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'PA2_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA2_STATE.v:55]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                       0000000000
                  DELAY1 |                              001 |                       0000000001
                  RESET1 |                              010 |                       0000000011
                  DELAY2 |                              011 |                       0000000010
                  RESET2 |                              100 |                       0000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'PA2_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'PA2_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA2_STATE.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA2_STATE.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'PA3_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA3_STATE.v:55]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                       0000000000
                  DELAY1 |                              001 |                       0000000001
                  RESET1 |                              010 |                       0000000011
                  DELAY2 |                              011 |                       0000000010
                  RESET2 |                              100 |                       0000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'PA3_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'PA3_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA3_STATE.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA3_STATE.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'PA4_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA4_STATE.v:61]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                       0000000000
                  DELAY1 |                              001 |                       0000000001
                  RESET1 |                              010 |                       0000000011
                  DELAY2 |                              011 |                       0000000010
                  RESET2 |                              100 |                       0000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'PA4_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'PA4_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA4_STATE.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PA4_STATE.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'GA2_speed_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GALAXY_STATE.v:59]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                             0000 |                       0000000000
                  DELAY1 |                             0001 |                       0000000001
                  RESET1 |                             0010 |                       0000000101
                  DELAY2 |                             0011 |                       0000000010
                  RESET2 |                             0100 |                       0000000110
                  DELAY3 |                             0101 |                       0000000011
                  RESET3 |                             0110 |                       0000000111
                  DELAY4 |                             0111 |                       0000000100
                  RESET4 |                             1000 |                       0000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'GALAXY_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'GA2_motion_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GALAXY_STATE.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/GALAXY_STATE.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'ADDRESS_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PRIORITY_MUX.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'COR_DATA_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/PRIORITY_MUX.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'VGA_R_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLOR_DECODER.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'VGA_G_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLOR_DECODER.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'VGA_B_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLOR_DECODER.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'EN_EX_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLLSION_DETECT.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'EN_SPI_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLLSION_DETECT.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'EN_TIMER_reg' [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/COLLSION_DETECT.v:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 driveSS |                              001 |                              001
                  setSCK |                              010 |                              010
                    load |                              011 |                              011
                unSetSCK |                              100 |                              100
                      RX |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mode_reg' using encoding 'sequential' in module 'SPI_INTERFACE'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:02 . Memory (MB): peak = 784.484 ; gain = 487.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |SPACE_GAME__GB0 |           1|     23750|
|2     |SPACE_GAME__GB1 |           1|     15446|
|3     |SPACE_GAME__GB2 |           1|     21178|
|4     |SPACE_GAME__GB3 |           1|     14374|
|5     |SPACE_GAME__GB4 |           1|     17446|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 23    
	   3 Input     32 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 164   
	   2 Input     10 Bit       Adders := 166   
	   2 Input      9 Bit       Adders := 41    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 23    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 104   
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 30    
+---Muxes : 
	   6 Input     40 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 23    
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	  23 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 164   
	  10 Input     10 Bit        Muxes := 124   
	   5 Input     10 Bit        Muxes := 22    
	   7 Input     10 Bit        Muxes := 2     
	  33 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 8     
	   9 Input     10 Bit        Muxes := 5     
	  11 Input     10 Bit        Muxes := 1     
	  51 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	  35 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 12    
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 292   
	  10 Input      1 Bit        Muxes := 82    
	   5 Input      1 Bit        Muxes := 22    
	   7 Input      1 Bit        Muxes := 2     
	  33 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 11    
	   9 Input      1 Bit        Muxes := 4     
	  41 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module OBJECT__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module LONG_TIMER__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module BA3_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module LONG_TIMER__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module BA2_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     10 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
Module LONG_TIMER__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module BA1_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	  33 Input     10 Bit        Muxes := 1     
	  51 Input      6 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 3     
Module OBJECT__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module TIMER_25__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module COLLSION_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module LONG_TIMER__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module GA3_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module LONG_TIMER__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module GA2_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     10 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
Module TIMER_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module GA1_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module OBJECT__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module TIMER_15__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RA1_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module LONG_TIMER__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RA2_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module LONG_TIMER__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RA3_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module OBJECT__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module PRIORITY_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	  35 Input      4 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 2     
Module COLOR_DECODER 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module OBJECT__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module LONG_TIMER__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module GAME_CONTROLLER 
Detailed RTL Component Info : 
+---Muxes : 
	  23 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 6     
Module LONG_TIMER__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PA3_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module LONG_TIMER__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PA4_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module OBJECT__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module LONG_TIMER__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PA2_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module LONG_TIMER__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PA1_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module LONG_TIMER__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module BA4_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module OBJECT__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module LONG_TIMER__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module GA4_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module LONG_TIMER__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RA4_STATE 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module OB_COLLSION__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OB_COLLSION 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module OBJECT__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module LONG_TIMER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module GALAXY_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     10 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
Module TIMER_25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module BULLET_STATE 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module OBJECT__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module SPACE_SHIP__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	  10 Input     10 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module SPACE_SHIP 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	  10 Input     10 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module SPI_INTERFACE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input     40 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
Module OBJECT__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module SPI_DATA_DECODER 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   9 Input     10 Bit        Muxes := 1     
Module LIVES_STATE 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module OBJECT__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module OBJECT 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module SLOW_CLOCK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SPI_CLK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SOUND 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module VER_COUNTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module HOR_COUNTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PIXEL_CLOCK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ONE_SEC_CLOCK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design SPACE_GAME has unconnected port SW[4]
WARNING: [Synth 8-3331] design SPACE_GAME has unconnected port SW[3]
WARNING: [Synth 8-3331] design SPACE_GAME has unconnected port SW[2]
INFO: [Synth 8-5545] ROM "t/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "t/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "t/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "t/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_3/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_3/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_3/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_3/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_2/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_2/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_2/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_2/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_1/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_1/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_1/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_1/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_3/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_3/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_3/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_3/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_2/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_2/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_2/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_2/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_1/nolabel_line37/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_1/nolabel_line37/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_1/nolabel_line37/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_1/nolabel_line37/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RED_ALIEN_1/nolabel_line37/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RED_ALIEN_1/nolabel_line37/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RED_ALIEN_1/nolabel_line37/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RED_ALIEN_1/nolabel_line37/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RED_ALIEN_2/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RED_ALIEN_2/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RED_ALIEN_2/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RED_ALIEN_2/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RED_ALIEN_3/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RED_ALIEN_3/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RED_ALIEN_3/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RED_ALIEN_3/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design OBJECT__9 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__8 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__7 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__6 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__5 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__4 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__3 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__2 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__1 has unconnected port OB_ADDRESS_OFF_SET[9]
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_1/BA1_speed_reg[0]' (LD) to 'BLUE_ALIEN_1/BA1_speed_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_1/BA1_speed_reg[1]' (LD) to 'BLUE_ALIEN_1/BA1_speed_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\BLUE_ALIEN_1/BA1_speed_reg[2] )
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_1/BA1_speed_reg[3]' (LD) to 'BLUE_ALIEN_1/BA1_speed_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_1/BA1_speed_reg[4]' (LD) to 'BLUE_ALIEN_1/BA1_speed_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_1/BA1_speed_reg[5]' (LD) to 'BLUE_ALIEN_1/BA1_speed_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_1/BA1_speed_reg[6]' (LD) to 'BLUE_ALIEN_1/BA1_speed_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_1/BA1_speed_reg[7]' (LD) to 'BLUE_ALIEN_1/BA1_speed_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_1/BA1_speed_reg[8]' (LD) to 'BLUE_ALIEN_1/BA1_speed_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLUE_ALIEN_1/BA1_speed_reg[9] )
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_1/BA1_motion_reg[9]' (LD) to 'BLUE_ALIEN_1/BA1_motion_reg[8]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_1/BA1_motion_reg[8]' (LD) to 'BLUE_ALIEN_1/BA1_motion_reg[7]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_1/BA1_motion_reg[7]' (LD) to 'BLUE_ALIEN_1/BA1_motion_reg[6]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_1/BA1_motion_reg[6]' (LD) to 'BLUE_ALIEN_1/BA1_motion_reg[5]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_1/BA1_motion_reg[4]' (LD) to 'BLUE_ALIEN_1/BA1_motion_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLUE_ALIEN_1/BA1_motion_reg[5] )
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_speed_reg[0]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_speed_reg[3]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_speed_reg[4]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_speed_reg[5]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_speed_reg[6]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_speed_reg[7]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_speed_reg[8]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_speed_reg[9]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_motion_reg[9]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[8]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_motion_reg[8]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[7]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_motion_reg[7]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[6]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_motion_reg[6]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[5]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_motion_reg[4]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLUE_ALIEN_2/BA2_motion_reg[5] )
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_2/BA2_motion_reg[2]' (LD) to 'BLUE_ALIEN_2/BA2_motion_reg[0]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_speed_reg[0]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_speed_reg[3]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_speed_reg[4]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_speed_reg[5]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_speed_reg[6]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_speed_reg[7]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_speed_reg[8]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_speed_reg[9]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_motion_reg[9]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[8]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_motion_reg[8]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[7]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_motion_reg[7]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[6]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_motion_reg[6]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[5]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_motion_reg[4]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[5]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_motion_reg[5]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[3]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_motion_reg[2]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[3]'
INFO: [Synth 8-3886] merging instance 'BLUE_ALIEN_3/BA3_motion_reg[0]' (LD) to 'BLUE_ALIEN_3/BA3_motion_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLUE_ALIEN_3/BA3_motion_reg[3] )
INFO: [Synth 8-3886] merging instance 'ct/CS_reg[7]' (FDCE) to 'ct/CS_reg[9]'
INFO: [Synth 8-3886] merging instance 'ct/CS_reg[6]' (FDCE) to 'ct/CS_reg[9]'
INFO: [Synth 8-3886] merging instance 'ct/CS_reg[9]' (FDCE) to 'ct/CS_reg[8]'
INFO: [Synth 8-3886] merging instance 'ct/CS_reg[8]' (FDCE) to 'ct/CS_reg[5]'
INFO: [Synth 8-3886] merging instance 'ct/CS_reg[2]' (FDCE) to 'ct/CS_reg[5]'
INFO: [Synth 8-3886] merging instance 'ct/CS_reg[3]' (FDCE) to 'ct/CS_reg[5]'
INFO: [Synth 8-3886] merging instance 'ct/CS_reg[5]' (FDCE) to 'ct/CS_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ct/\CS_reg[4] )
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_speed_reg[0]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_speed_reg[3]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_speed_reg[4]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_speed_reg[5]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_speed_reg[6]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_speed_reg[7]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_speed_reg[8]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_speed_reg[9]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_motion_reg[9]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[8]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_motion_reg[8]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[7]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_motion_reg[7]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[6]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_motion_reg[6]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[5]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_motion_reg[4]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[5]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_2/GA2_motion_reg[5]' (LD) to 'GREEN_ALIEN_2/GA2_motion_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_2/GA2_motion_reg[3] )
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_speed_reg[0]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_speed_reg[3]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_speed_reg[4]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_speed_reg[5]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_speed_reg[6]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_speed_reg[7]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_speed_reg[8]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_speed_reg[9]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_motion_reg[9]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[8]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_motion_reg[8]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[7]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_motion_reg[7]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[6]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_motion_reg[6]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[5]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_motion_reg[4]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[5]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_motion_reg[5]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[3]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_motion_reg[2]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[3]'
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_3/GA3_motion_reg[0]' (LD) to 'GREEN_ALIEN_3/GA3_motion_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_3/GA3_motion_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_speed_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_speed_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_speed_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_speed_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_speed_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_speed_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_speed_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_speed_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_motion_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_motion_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_motion_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_motion_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_motion_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_motion_reg[5] )
INFO: [Synth 8-3886] merging instance 'GREEN_ALIEN_1/GA1_motion_reg[2]' (LD) to 'GREEN_ALIEN_1/GA1_motion_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GREEN_ALIEN_1/GA1_motion_reg[3] )
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_speed_reg[0]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_speed_reg[3]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_speed_reg[4]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_speed_reg[5]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_speed_reg[6]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_speed_reg[7]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_speed_reg[8]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_speed_reg[9]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_motion_reg[9]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[8]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_motion_reg[8]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[7]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_motion_reg[7]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[6]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_motion_reg[6]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[5]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_motion_reg[4]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RED_ALIEN_2/RA2_motion_reg[5] )
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_motion_reg[2]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[0]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_2/RA2_motion_reg[0]' (LD) to 'RED_ALIEN_2/RA2_motion_reg[1]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_3/RA3_speed_reg[0]' (LD) to 'RED_ALIEN_3/RA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_3/RA3_speed_reg[3]' (LD) to 'RED_ALIEN_3/RA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_3/RA3_speed_reg[4]' (LD) to 'RED_ALIEN_3/RA3_motion_reg[9]'
INFO: [Synth 8-3886] merging instance 'RED_ALIEN_3/RA3_speed_reg[5]' (LD) to 'RED_ALIEN_3/RA3_motion_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RED_ALIEN_3/RA3_motion_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RED_ALIEN_1/RA1_motion_reg[3] )
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__1.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__2.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__2.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__3.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[9]) is unused and will be removed from module OBJECT__3.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[8]) is unused and will be removed from module OBJECT__3.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[7]) is unused and will be removed from module OBJECT__3.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[6]) is unused and will be removed from module OBJECT__3.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[5]) is unused and will be removed from module OBJECT__3.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[4]) is unused and will be removed from module OBJECT__3.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[3]) is unused and will be removed from module OBJECT__3.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[2]) is unused and will be removed from module OBJECT__3.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[1]) is unused and will be removed from module OBJECT__3.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__3.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__4.
WARNING: [Synth 8-3332] Sequential element (CS_reg[4]) is unused and will be removed from module COLLSION_DETECT.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__5.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__6.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[9]) is unused and will be removed from module OBJECT__6.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[8]) is unused and will be removed from module OBJECT__6.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[7]) is unused and will be removed from module OBJECT__6.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[6]) is unused and will be removed from module OBJECT__6.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[5]) is unused and will be removed from module OBJECT__6.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[4]) is unused and will be removed from module OBJECT__6.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[3]) is unused and will be removed from module OBJECT__6.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[2]) is unused and will be removed from module OBJECT__6.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[1]) is unused and will be removed from module OBJECT__6.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__6.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__7.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[1]) is unused and will be removed from module OBJECT__8.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__8.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__9.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[9]) is unused and will be removed from module OBJECT__9.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[8]) is unused and will be removed from module OBJECT__9.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[7]) is unused and will be removed from module OBJECT__9.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[6]) is unused and will be removed from module OBJECT__9.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[5]) is unused and will be removed from module OBJECT__9.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[4]) is unused and will be removed from module OBJECT__9.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[3]) is unused and will be removed from module OBJECT__9.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[2]) is unused and will be removed from module OBJECT__9.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[1]) is unused and will be removed from module OBJECT__9.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__9.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GA2/\OB_Y_MOVE_UPDATE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GA1/\OB_Y_MOVE_UPDATE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BA1/\OB_Y_MOVE_UPDATE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BA2/\OB_Y_MOVE_UPDATE_reg[0] )
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__4.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__5.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__7.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[1]) is unused and will be removed from module OBJECT__8.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__8.
INFO: [Synth 8-5545] ROM "GC/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GC/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GC/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GC/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element nolabel_line210/COUNT_reg was removed.  [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/ONE_SEC_COUNT.v:28]
WARNING: [Synth 8-3331] design OBJECT__15 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__14 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__13 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__12 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__11 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__10 has unconnected port OB_ADDRESS_OFF_SET[9]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_X_MOVE_UPDATE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_X_MOVE_UPDATE_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_X_MOVE_UPDATE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_X_MOVE_UPDATE_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_X_MOVE_UPDATE_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_X_MOVE_UPDATE_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_X_MOVE_UPDATE_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_X_MOVE_UPDATE_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_X_MOVE_UPDATE_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_X_MOVE_UPDATE_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_Y_MOVE_UPDATE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_Y_MOVE_UPDATE_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_Y_MOVE_UPDATE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_Y_MOVE_UPDATE_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_Y_MOVE_UPDATE_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_Y_MOVE_UPDATE_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_Y_MOVE_UPDATE_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_Y_MOVE_UPDATE_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_Y_MOVE_UPDATE_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT4/\OB_Y_MOVE_UPDATE_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_X_MOVE_UPDATE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_X_MOVE_UPDATE_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_X_MOVE_UPDATE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_X_MOVE_UPDATE_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_X_MOVE_UPDATE_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_X_MOVE_UPDATE_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_X_MOVE_UPDATE_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_X_MOVE_UPDATE_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_X_MOVE_UPDATE_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_X_MOVE_UPDATE_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_Y_MOVE_UPDATE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_Y_MOVE_UPDATE_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_Y_MOVE_UPDATE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_Y_MOVE_UPDATE_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_Y_MOVE_UPDATE_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_Y_MOVE_UPDATE_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_Y_MOVE_UPDATE_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_Y_MOVE_UPDATE_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_Y_MOVE_UPDATE_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT3/\OB_Y_MOVE_UPDATE_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_X_MOVE_UPDATE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_X_MOVE_UPDATE_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_X_MOVE_UPDATE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_X_MOVE_UPDATE_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_X_MOVE_UPDATE_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_X_MOVE_UPDATE_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_X_MOVE_UPDATE_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_X_MOVE_UPDATE_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_X_MOVE_UPDATE_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_X_MOVE_UPDATE_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_Y_MOVE_UPDATE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_Y_MOVE_UPDATE_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_Y_MOVE_UPDATE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_Y_MOVE_UPDATE_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_Y_MOVE_UPDATE_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_Y_MOVE_UPDATE_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_Y_MOVE_UPDATE_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_Y_MOVE_UPDATE_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_Y_MOVE_UPDATE_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT2/\OB_Y_MOVE_UPDATE_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT1/\OB_X_MOVE_UPDATE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT1/\OB_X_MOVE_UPDATE_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT1/\OB_X_MOVE_UPDATE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT1/\OB_X_MOVE_UPDATE_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT1/\OB_X_MOVE_UPDATE_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT1/\OB_X_MOVE_UPDATE_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT1/\OB_X_MOVE_UPDATE_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT1/\OB_X_MOVE_UPDATE_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT1/\OB_X_MOVE_UPDATE_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIGIT1/\OB_X_MOVE_UPDATE_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[9]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[8]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[7]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[6]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[5]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[4]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[3]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[2]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[1]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[9]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[8]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[7]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[6]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[5]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[4]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[3]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[2]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[1]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__10.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[9]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[8]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[7]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[6]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[5]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[4]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[3]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[2]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[1]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[9]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[8]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[7]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[6]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[5]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[4]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[3]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[2]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[1]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__12.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[9]) is unused and will be removed from module OBJECT__13.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[8]) is unused and will be removed from module OBJECT__13.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[7]) is unused and will be removed from module OBJECT__13.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[6]) is unused and will be removed from module OBJECT__13.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[5]) is unused and will be removed from module OBJECT__13.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[4]) is unused and will be removed from module OBJECT__13.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[3]) is unused and will be removed from module OBJECT__13.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[2]) is unused and will be removed from module OBJECT__13.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[1]) is unused and will be removed from module OBJECT__13.
WARNING: [Synth 8-3332] Sequential element (OB_X_MOVE_UPDATE_reg[0]) is unused and will be removed from module OBJECT__13.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[9]) is unused and will be removed from module OBJECT__13.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[8]) is unused and will be removed from module OBJECT__13.
WARNING: [Synth 8-3332] Sequential element (OB_Y_MOVE_UPDATE_reg[7]) is unused and will be removed from module OBJECT__13.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_3/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_3/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_3/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_3/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_4/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_4/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_4/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_4/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_2/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_2/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_2/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_2/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_1/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_1/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_1/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PURPLE_ALIEN_1/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_4/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_4/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_4/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLUE_ALIEN_4/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_4/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_4/tecl/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_4/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GREEN_ALIEN_4/tecl/SIGNAL" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design OBJECT__22 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__21 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__20 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__19 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__18 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__17 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__16 has unconnected port OB_ADDRESS_OFF_SET[9]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "t25/COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design OBJECT__28 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__27 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__26 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__25 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__24 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design OBJECT__23 has unconnected port OB_ADDRESS_OFF_SET[9]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[9]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[8]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[7]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[6]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[5]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[4]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[3]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[2]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[1]
WARNING: [Synth 8-3331] design BULLET_STATE has unconnected port B_CUR_Y_POS[0]
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/LIVES_STATE.v:29]
INFO: [Synth 8-5546] ROM "EN" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element vc/COUNT_reg was removed.  [C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/new/VER_COUNTER.v:29]
WARNING: [Synth 8-3917] design SPACE_GAME__GB4 has port O36[12] driven by constant 0
WARNING: [Synth 8-3331] design LIVES_STATE has unconnected port GRESET
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:44 . Memory (MB): peak = 784.484 ; gain = 487.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |SPACE_GAME__GB0 |           1|      3953|
|2     |SPACE_GAME__GB1 |           1|      5817|
|3     |SPACE_GAME__GB2 |           1|      3105|
|4     |SPACE_GAME__GB3 |           1|      3411|
|5     |SPACE_GAME__GB4 |           1|      1037|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:02:05 . Memory (MB): peak = 784.484 ; gain = 487.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:02:10 . Memory (MB): peak = 826.129 ; gain = 528.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |SPACE_GAME__GB1 |           1|      5719|
|2     |SPACE_GAME__GB4 |           1|      1037|
|3     |SPACE_GAME_GT0  |           1|     10457|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:02:15 . Memory (MB): peak = 826.129 ; gain = 528.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |SPACE_GAME_GT0 |           1|      5135|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:02:18 . Memory (MB): peak = 826.129 ; gain = 528.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:02:18 . Memory (MB): peak = 826.129 ; gain = 528.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:02:19 . Memory (MB): peak = 826.129 ; gain = 528.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:02:19 . Memory (MB): peak = 826.129 ; gain = 528.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:02:20 . Memory (MB): peak = 826.129 ; gain = 528.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:02:20 . Memory (MB): peak = 826.129 ; gain = 528.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |WINLOSE       |         1|
|2     |Text          |         1|
|3     |Graphics      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |Graphics |     1|
|2     |Text     |     1|
|3     |WINLOSE  |     1|
|4     |BUFG     |     6|
|5     |CARRY4   |  1133|
|6     |LUT1     |   368|
|7     |LUT2     |  1395|
|8     |LUT3     |  1344|
|9     |LUT4     |  1226|
|10    |LUT5     |   370|
|11    |LUT6     |   727|
|12    |FDCE     |  1358|
|13    |FDPE     |     9|
|14    |FDRE     |   113|
|15    |LD       |   127|
|16    |LDC      |     6|
|17    |IBUF     |     5|
|18    |OBUF     |    24|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+-----------------+------+
|      |Instance           |Module           |Cells |
+------+-------------------+-----------------+------+
|1     |top                |                 |  8223|
|2     |  A2               |OBJECT_0         |    38|
|3     |  GA2              |OBJECT_9         |    32|
|4     |  BA2              |OBJECT_2         |    31|
|5     |  BA1              |OBJECT_1         |    27|
|6     |  GA3              |OBJECT_10        |    17|
|7     |  BC               |BULLET_COLLSION  |    16|
|8     |    BA1            |OB_COLLSION      |     1|
|9     |    BA2            |OB_COLLSION_42   |     1|
|10    |    BA3            |OB_COLLSION_43   |     1|
|11    |    BA4            |OB_COLLSION_44   |     1|
|12    |    GA1            |OB_COLLSION_45   |     1|
|13    |    GA2            |OB_COLLSION_46   |     1|
|14    |    GA3            |OB_COLLSION_47   |     1|
|15    |    GA4            |OB_COLLSION_48   |     1|
|16    |    PA1            |OB_COLLSION_49   |     1|
|17    |    PA2            |OB_COLLSION_50   |     1|
|18    |    PA3            |OB_COLLSION_51   |     1|
|19    |    PA4            |OB_COLLSION_52   |     1|
|20    |    RA1            |OB_COLLSION_53   |     1|
|21    |    RA2            |OB_COLLSION_54   |     1|
|22    |    RA3            |OB_COLLSION_55   |     1|
|23    |    RA4            |OB_COLLSION_56   |     1|
|24    |  GA4              |OBJECT_11        |    31|
|25    |  BA4              |OBJECT_4         |    30|
|26    |  A1               |OBJECT           |    32|
|27    |  G                |OBJECT_7         |    31|
|28    |  GA1              |OBJECT_8         |    32|
|29    |  BA3              |OBJECT_3         |    17|
|30    |  BLUE_ALIEN_1     |BA1_STATE        |   137|
|31    |    tecl           |LONG_TIMER_41    |    89|
|32    |  BLUE_ALIEN_2     |BA2_STATE        |   135|
|33    |    tecl           |LONG_TIMER_40    |    86|
|34    |  BLUE_ALIEN_3     |BA3_STATE        |   110|
|35    |    tecl           |LONG_TIMER_39    |    86|
|36    |  BLUE_ALIEN_4     |BA4_STATE        |   118|
|37    |    tecl           |LONG_TIMER_38    |    86|
|38    |  BS               |BULLET_STATE     |   171|
|39    |    t25            |TIMER_25_37      |    84|
|40    |  BULLET           |OBJECT_5         |    10|
|41    |  EXPLOSION_B      |OBJECT_6         |    10|
|42    |  EXPLOSION_SS     |SPACE_SHIP       |   119|
|43    |  GC               |GAME_CONTROLLER  |   226|
|44    |    tecl           |LONG_TIMER_36    |    87|
|45    |  GREEN_ALIEN_1    |GA1_STATE        |   123|
|46    |    nolabel_line37 |TIMER_15_35      |    83|
|47    |  GREEN_ALIEN_2    |GA2_STATE        |   137|
|48    |    tecl           |LONG_TIMER_34    |    83|
|49    |  GREEN_ALIEN_3    |GA3_STATE        |   110|
|50    |    tecl           |LONG_TIMER_33    |    86|
|51    |  GREEN_ALIEN_4    |GA4_STATE        |   111|
|52    |    tecl           |LONG_TIMER_32    |    86|
|53    |  GSS              |GALAXY_STATE     |   266|
|54    |    tecl           |LONG_TIMER_31    |    83|
|55    |  L                |OBJECT_12        |    31|
|56    |  LSA              |LIVES_STATE      |    57|
|57    |  PA1              |OBJECT_13        |    29|
|58    |  PA2              |OBJECT_14        |    31|
|59    |  PA3              |OBJECT_15        |    17|
|60    |  PA4              |OBJECT_16        |    33|
|61    |  PURPLE_ALIEN_1   |PA1_STATE        |   123|
|62    |    tecl           |LONG_TIMER_30    |    86|
|63    |  PURPLE_ALIEN_2   |PA2_STATE        |   127|
|64    |    tecl           |LONG_TIMER_29    |    86|
|65    |  PURPLE_ALIEN_3   |PA3_STATE        |   110|
|66    |    tecl           |LONG_TIMER_28    |    86|
|67    |  PURPLE_ALIEN_4   |PA4_STATE        |   111|
|68    |    tecl           |LONG_TIMER_27    |    86|
|69    |  RA1              |OBJECT_17        |    32|
|70    |  RA2              |OBJECT_18        |    33|
|71    |  RA3              |OBJECT_19        |    17|
|72    |  RA4              |OBJECT_20        |    35|
|73    |  RED_ALIEN_1      |RA1_STATE        |   120|
|74    |    nolabel_line37 |TIMER_15         |    86|
|75    |  RED_ALIEN_2      |RA2_STATE        |   117|
|76    |    tecl           |LONG_TIMER_26    |    86|
|77    |  RED_ALIEN_3      |RA3_STATE        |   110|
|78    |    tecl           |LONG_TIMER_25    |    86|
|79    |  RED_ALIEN_4      |RA4_STATE        |   102|
|80    |    tecl           |LONG_TIMER       |    86|
|81    |  S                |SOUND            |    67|
|82    |  SS_LIVE2         |OBJECT_21        |     2|
|83    |  X                |OBJECT_22        |    32|
|84    |  Y                |OBJECT_23        |    39|
|85    |  cd               |COLOR_DECODER    |     6|
|86    |  ct               |COLLSION_DETECT  |    94|
|87    |    t              |TIMER_25         |    86|
|88    |  hc               |HOR_COUNTER      |  1389|
|89    |  nolabel_line210  |ONE_SEC_COUNT    |   416|
|90    |  nolabel_line591  |SPI_DATA_DECODER |   133|
|91    |  nolabel_line596  |SCORE_ADDRESSS   |   551|
|92    |    sd             |SCORE_DECODER    |   551|
|93    |  osc              |ONE_SEC_CLOCK    |    82|
|94    |  pc               |PIXEL_CLOCK      |     8|
|95    |  pm               |PRIORITY_MUX     |    64|
|96    |  sc               |SLOW_CLOCK       |    82|
|97    |  spic             |SPI_CLK          |    82|
|98    |  spiint           |SPI_INTERFACE    |   148|
|99    |  ss               |SPACE_SHIP_24    |   124|
|100   |  vc               |VER_COUNTER      |  1463|
+------+-------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:02:20 . Memory (MB): peak = 826.129 ; gain = 528.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 327 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:55 . Memory (MB): peak = 826.129 ; gain = 190.270
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:02:37 . Memory (MB): peak = 826.129 ; gain = 528.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 133 instances were transformed.
  LD => LDCE: 127 instances
  LDC => LDCE (inverted pins: G): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
581 Infos, 266 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:02:48 . Memory (MB): peak = 826.129 ; gain = 537.887
INFO: [Common 17-1381] The checkpoint 'C:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.runs/synth_1/SPACE_GAME.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SPACE_GAME_utilization_synth.rpt -pb SPACE_GAME_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.563 . Memory (MB): peak = 826.129 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 15:49:07 2017...
