

================================================================
== Vitis HLS Report for 'gaussian'
================================================================
* Date:           Thu Mar 30 01:34:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gaussian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.420 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |      749|    11085|  3.745 us|  55.425 us|  750|  11086|       no|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |      748|    11084|  44 ~ 652|          -|          -|    17|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv1 = alloca i32 1"   --->   Operation 7 'alloca' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:3]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln8 = store i5 17, i5 %indvars_iv1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 13 'store' 'store_ln8' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln8 = store i5 2, i5 %j" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 14 'store' 'store_ln8' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln8 = store i5 1, i5 %idx" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 15 'store' 'store_ln8' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.body4.lr.ph" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 16 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 17 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.75ns)   --->   "%icmp_ln8 = icmp_eq  i5 %j_1, i5 19" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 18 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.body4.lr.ph.split, void %for.end26" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 20 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%idx_load = load i5 %idx" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 21 'load' 'idx_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv1_load = load i5 %indvars_iv1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 22 'load' 'indvars_iv1_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i5 %idx_load" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 23 'zext' 'zext_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i32 %c, i64 0, i64 %zext_ln8" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 24 'getelementptr' 'c_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (0.67ns)   --->   "%c_load = load i5 %c_addr" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 25 'load' 'c_load' <Predicate = (!icmp_ln8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i5 %indvars_iv1_load" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 26 'zext' 'zext_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.23ns)   --->   "%mul_ln8 = mul i9 %zext_ln8_1, i9 19" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 27 'mul' 'mul_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln8 = add i5 %j_1, i5 1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 28 'add' 'add_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln8_1 = add i5 %idx_load, i5 1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 29 'add' 'add_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln8_2 = add i5 %indvars_iv1_load, i5 31" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 30 'add' 'add_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln8 = store i5 %add_ln8_2, i5 %indvars_iv1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 31 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln8 = store i5 %add_ln8, i5 %j" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 32 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln8 = store i5 %add_ln8_1, i5 %idx" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 33 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:24]   --->   Operation 34 'ret' 'ret_ln24' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %idx_load, i4 0" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %idx_load, i2 0" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 36 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %tmp_1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 37 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.77ns)   --->   "%add_ln16 = add i9 %tmp, i9 %zext_ln16" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 38 'add' 'add_ln16' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/2] (0.67ns)   --->   "%c_load = load i5 %c_addr" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 39 'load' 'c_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 40 [2/2] (0.42ns)   --->   "%call_ln8 = call void @gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3, i5 %j_1, i9 %mul_ln8, i32 %A, i9 %add_ln16, i32 %c_load" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 40 'call' 'call_ln8' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln8 = call void @gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3, i5 %j_1, i9 %mul_ln8, i32 %A, i9 %add_ln16, i32 %c_load" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 42 'call' 'call_ln8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.body4.lr.ph" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 43 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv1') [5]  (0 ns)
	'store' operation ('store_ln8', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8) of constant 17 on local variable 'indvars_iv1' [11]  (0.427 ns)

 <State 2>: 1.23ns
The critical path consists of the following:
	'load' operation ('indvars_iv1_load', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8) on local variable 'indvars_iv1' [22]  (0 ns)
	'mul' operation ('mul_ln8', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8) [32]  (1.23 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'add' operation ('add_ln16', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16) [27]  (0.776 ns)
	'call' operation ('call_ln8', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8) to 'gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3' [33]  (0.427 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
