

================================================================
== Vivado HLS Report for 'maxpool_2'
================================================================
* Date:           Thu Nov  8 11:27:47 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.465|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  21349|  21349|  21349|  21349|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  21348|  21348|      3558|          -|          -|     6|    no    |
        | + Loop 1.1              |   3556|   3556|       254|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1          |    252|    252|        18|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1      |     16|     16|         8|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |      6|      6|         3|          -|          -|     2|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    352|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    107|
|Register         |        -|      -|     181|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     247|    698|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |conv1_fcmp_32ns_3dEe_U34  |conv1_fcmp_32ns_3dEe  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |c_2_fu_184_p2          |     +    |      0|  0|  12|           3|           1|
    |h_2_fu_264_p2          |     +    |      0|  0|  13|           4|           1|
    |i_12_fu_347_p2         |     +    |      0|  0|  10|           2|           1|
    |j_8_fu_421_p2          |     +    |      0|  0|  10|           2|           1|
    |tmp_1_fu_353_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp_3_fu_427_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp_55_fu_282_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_57_fu_401_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_58_fu_362_p2       |     +    |      0|  0|  14|          10|          10|
    |tmp_60_fu_436_p2       |     +    |      0|  0|  19|          14|          14|
    |w_2_fu_323_p2          |     +    |      0|  0|  13|           4|           1|
    |tmp_51_fu_214_p2       |     -    |      0|  0|  15|           9|           9|
    |tmp_54_fu_248_p2       |     -    |      0|  0|  15|           8|           8|
    |tmp_56_fu_311_p2       |     -    |      0|  0|  12|          12|          12|
    |tmp_59_fu_391_p2       |     -    |      0|  0|  19|          14|          14|
    |tmp_27_fu_517_p2       |    and   |      0|  0|   2|           1|           1|
    |tmp_29_fu_523_p2       |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_341_p2    |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_317_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond3_fu_258_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond4_fu_178_p2    |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_415_p2     |   icmp   |      0|  0|   9|           2|           3|
    |notlhs6_fu_499_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_481_p2       |   icmp   |      0|  0|  11|           8|           2|
    |notrhs7_fu_505_p2      |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_487_p2       |   icmp   |      0|  0|  18|          23|           1|
    |tmp_25_fu_493_p2       |    or    |      0|  0|   2|           1|           1|
    |tmp_26_fu_511_p2       |    or    |      0|  0|   2|           1|           1|
    |max_value_3_fu_529_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 352|         195|         160|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |c_reg_92             |   9|          2|    3|          6|
    |h_reg_103            |   9|          2|    4|          8|
    |i_reg_139            |   9|          2|    2|          4|
    |j_reg_162            |   9|          2|    2|          4|
    |max_value_1_reg_150  |   9|          2|   32|         64|
    |max_value_reg_126    |   9|          2|   32|         64|
    |w_reg_114            |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 107|         23|   80|        167|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_2_reg_539          |   3|   0|    3|          0|
    |c_reg_92             |   3|   0|    3|          0|
    |h_2_reg_557          |   4|   0|    4|          0|
    |h_reg_103            |   4|   0|    4|          0|
    |i_12_reg_588         |   2|   0|    2|          0|
    |i_reg_139            |   2|   0|    2|          0|
    |input_load_reg_611   |  32|   0|   32|          0|
    |j_8_reg_601          |   2|   0|    2|          0|
    |j_reg_162            |   2|   0|    2|          0|
    |max_value_1_reg_150  |  32|   0|   32|          0|
    |max_value_reg_126    |  32|   0|   32|          0|
    |tmp_56_reg_567       |  11|   0|   12|          1|
    |tmp_59_reg_593       |  12|   0|   14|          2|
    |tmp_72_cast_reg_544  |   8|   0|   10|          2|
    |tmp_75_cast_reg_549  |   8|   0|    9|          1|
    |tmp_8_reg_580        |   4|   0|    5|          1|
    |tmp_s_reg_562        |   4|   0|    5|          1|
    |w_2_reg_575          |   4|   0|    4|          0|
    |w_reg_114            |   4|   0|    4|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 181|   0|  189|          8|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   maxpool_2  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   maxpool_2  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   maxpool_2  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   maxpool_2  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   maxpool_2  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   maxpool_2  | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   11|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

