[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32720       tick       3378166       1559515       1505175       3378166 
      2  32720       tick       4656010       2252261       2232691       4656010 
      3  32720       tick       4666882       2255445       2231055       4666882 
      4  32720       tick       4652257       2250799       2234277       4652257 
      5  32720       tick       4664987       2256261       2236544       4664987 
      6  32720       tick       4665160       2256993       2238361       4665160 
      7  32720       tick       4665491       2256232       2216262       4665491 
      8  32720       tick       4676309       2261516       2225059       4676309 
      9  32720       tick       4663023       2255299       2230425       4663023 
     10  32720       tick       4664008       2255166       2232971       4664008 
     11  32720       tick       4656760       2253231       2232198       4656760 
     12  32720       tick       4658248       2252499       2229026       4658248 
     13  32720       tick       4664543       2256194       2240408       4664543 
     14  32720       tick       4652475       2250314       2233892       4652475 
     15  32720       tick       4664185       2255711       2236434       4664185 
     16  32720       tick       4670177       2257757       2228185       4670177 
     17  32720       tick       4661962       2255193       2226065       4661962 
     18  32720       tick       4665445       2255592       2237082       4665445 
     19  32720       exit       3722843       1800457       1787625       3722843 
