Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 23 12:08:38 2019
| Host         : DESKTOP-DULGENH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vivadotop_timing_summary_routed.rpt -pb vivadotop_timing_summary_routed.pb -rpx vivadotop_timing_summary_routed.rpx -warn_on_violation
| Design       : vivadotop
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 107 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uart_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 941 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.395        0.000                      0                 1641        0.052        0.000                      0                 1641        3.000        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.389        0.000                      0                   92        0.177        0.000                      0                   92       19.500        0.000                       0                    45  
  clk_out2_clk_wiz_0        5.395        0.000                      0                 1549        0.052        0.000                      0                 1549       11.520        0.000                       0                   530  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.389ns  (required time - arrival time)
  Source:                 IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/u_I2C_Controller/I2C_BIT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 1.511ns (27.366%)  route 4.010ns (72.634%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 38.542 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.632    -0.859    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X7Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.440 r  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/Q
                         net (fo=34, routed)          2.160     1.720    IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg__0[4]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.299     2.019 r  IICctrl_0/inst/u_I2C_Controller/I2C_BIT_i_18/O
                         net (fo=4, routed)           0.899     2.918    IICctrl_0/inst/u_I2C_Controller/I2C_BIT_i_18_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I4_O)        0.124     3.042 r  IICctrl_0/inst/u_I2C_Controller/I2C_BIT_i_23/O
                         net (fo=1, routed)           0.000     3.042    IICctrl_0/inst/u_I2C_Controller/I2C_BIT_i_23_n_0
    SLICE_X8Y41          MUXF7 (Prop_muxf7_I1_O)      0.247     3.289 r  IICctrl_0/inst/u_I2C_Controller/I2C_BIT_reg_i_14/O
                         net (fo=1, routed)           0.797     4.087    IICctrl_0/inst/u_I2C_Controller/I2C_BIT_reg_i_14_n_0
    SLICE_X7Y40          LUT5 (Prop_lut5_I4_O)        0.298     4.385 r  IICctrl_0/inst/u_I2C_Controller/I2C_BIT_i_3/O
                         net (fo=1, routed)           0.154     4.539    IICctrl_0/inst/u_I2C_Controller/I2C_BIT_i_3_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I2_O)        0.124     4.663 r  IICctrl_0/inst/u_I2C_Controller/I2C_BIT_i_1/O
                         net (fo=1, routed)           0.000     4.663    IICctrl_0/inst/u_I2C_Controller/I2C_BIT_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/I2C_BIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.515    38.542    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X7Y40          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/I2C_BIT_reg/C
                         clock pessimism              0.576    39.117    
                         clock uncertainty           -0.095    39.023    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.029    39.052    IICctrl_0/inst/u_I2C_Controller/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                         39.052    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                 34.389    

Slack (MET) :             35.304ns  (required time - arrival time)
  Source:                 IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/u_I2C_Controller/ACKR3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.180ns (25.611%)  route 3.427ns (74.389%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.632    -0.859    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X7Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[0]/Q
                         net (fo=34, routed)          1.350     0.947    IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg__0[0]
    SLICE_X3Y39          LUT2 (Prop_lut2_I1_O)        0.150     1.097 r  IICctrl_0/inst/u_I2C_Controller/ACKR2_i_6/O
                         net (fo=2, routed)           0.448     1.545    IICctrl_0/inst/u_I2C_Controller/ACKR2_i_6_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I3_O)        0.326     1.871 r  IICctrl_0/inst/u_I2C_Controller/ACKR2_i_4/O
                         net (fo=3, routed)           0.815     2.687    IICctrl_0/inst/u_I2C_Controller/ACKR2_i_4_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     2.811 r  IICctrl_0/inst/u_I2C_Controller/ACKR3_i_2/O
                         net (fo=1, routed)           0.814     3.625    IICctrl_0/inst/u_I2C_Controller/ACKR34_out
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.124     3.749 r  IICctrl_0/inst/u_I2C_Controller/ACKR3_i_1/O
                         net (fo=1, routed)           0.000     3.749    IICctrl_0/inst/u_I2C_Controller/ACKR3_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKR3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.514    38.541    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X4Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKR3_reg/C
                         clock pessimism              0.576    39.116    
                         clock uncertainty           -0.095    39.022    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.031    39.053    IICctrl_0/inst/u_I2C_Controller/ACKR3_reg
  -------------------------------------------------------------------
                         required time                         39.053    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 35.304    

Slack (MET) :             35.322ns  (required time - arrival time)
  Source:                 IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/u_I2C_Controller/ACKW3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.589ns (34.255%)  route 3.050ns (65.745%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.632    -0.859    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X7Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.440 r  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/Q
                         net (fo=34, routed)          1.394     0.955    IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg__0[4]
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.299     1.254 r  IICctrl_0/inst/u_I2C_Controller/I2C_SDAT_OBUFT_inst_i_4/O
                         net (fo=1, routed)           0.000     1.254    IICctrl_0/inst/u_I2C_Controller/I2C_SDAT_OBUFT_inst_i_4_n_0
    SLICE_X2Y41          MUXF7 (Prop_muxf7_I1_O)      0.214     1.468 r  IICctrl_0/inst/u_I2C_Controller/I2C_SDAT_OBUFT_inst_i_2/O
                         net (fo=2, routed)           0.452     1.920    IICctrl_0/inst/u_I2C_Controller/SDO
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.326     2.246 r  IICctrl_0/inst/u_I2C_Controller/ACKR2_i_2/O
                         net (fo=6, routed)           1.203     3.449    IICctrl_0/inst/u_I2C_Controller/ACKR2_i_2_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.331     3.780 r  IICctrl_0/inst/u_I2C_Controller/ACKW3_i_1/O
                         net (fo=1, routed)           0.000     3.780    IICctrl_0/inst/u_I2C_Controller/ACKW3_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKW3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.514    38.541    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X6Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKW3_reg/C
                         clock pessimism              0.579    39.119    
                         clock uncertainty           -0.095    39.025    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)        0.077    39.102    IICctrl_0/inst/u_I2C_Controller/ACKW3_reg
  -------------------------------------------------------------------
                         required time                         39.102    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                 35.322    

Slack (MET) :             35.341ns  (required time - arrival time)
  Source:                 IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/u_I2C_Controller/ACKR2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.589ns (34.786%)  route 2.979ns (65.214%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.632    -0.859    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X7Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.440 r  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/Q
                         net (fo=34, routed)          1.394     0.955    IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg__0[4]
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.299     1.254 r  IICctrl_0/inst/u_I2C_Controller/I2C_SDAT_OBUFT_inst_i_4/O
                         net (fo=1, routed)           0.000     1.254    IICctrl_0/inst/u_I2C_Controller/I2C_SDAT_OBUFT_inst_i_4_n_0
    SLICE_X2Y41          MUXF7 (Prop_muxf7_I1_O)      0.214     1.468 r  IICctrl_0/inst/u_I2C_Controller/I2C_SDAT_OBUFT_inst_i_2/O
                         net (fo=2, routed)           0.452     1.920    IICctrl_0/inst/u_I2C_Controller/SDO
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.326     2.246 r  IICctrl_0/inst/u_I2C_Controller/ACKR2_i_2/O
                         net (fo=6, routed)           1.133     3.378    IICctrl_0/inst/u_I2C_Controller/ACKR2_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.331     3.709 r  IICctrl_0/inst/u_I2C_Controller/ACKR2_i_1/O
                         net (fo=1, routed)           0.000     3.709    IICctrl_0/inst/u_I2C_Controller/ACKR2_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.514    38.541    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X4Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKR2_reg/C
                         clock pessimism              0.576    39.116    
                         clock uncertainty           -0.095    39.022    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.029    39.051    IICctrl_0/inst/u_I2C_Controller/ACKR2_reg
  -------------------------------------------------------------------
                         required time                         39.051    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                 35.341    

Slack (MET) :             35.423ns  (required time - arrival time)
  Source:                 IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/u_I2C_Controller/ACKR1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.589ns (35.416%)  route 2.898ns (64.584%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.632    -0.859    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X7Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.440 r  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/Q
                         net (fo=34, routed)          1.394     0.955    IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg__0[4]
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.299     1.254 r  IICctrl_0/inst/u_I2C_Controller/I2C_SDAT_OBUFT_inst_i_4/O
                         net (fo=1, routed)           0.000     1.254    IICctrl_0/inst/u_I2C_Controller/I2C_SDAT_OBUFT_inst_i_4_n_0
    SLICE_X2Y41          MUXF7 (Prop_muxf7_I1_O)      0.214     1.468 r  IICctrl_0/inst/u_I2C_Controller/I2C_SDAT_OBUFT_inst_i_2/O
                         net (fo=2, routed)           0.452     1.920    IICctrl_0/inst/u_I2C_Controller/SDO
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.326     2.246 r  IICctrl_0/inst/u_I2C_Controller/ACKR2_i_2/O
                         net (fo=6, routed)           1.051     3.297    IICctrl_0/inst/u_I2C_Controller/ACKR2_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.331     3.628 r  IICctrl_0/inst/u_I2C_Controller/ACKR1_i_1/O
                         net (fo=1, routed)           0.000     3.628    IICctrl_0/inst/u_I2C_Controller/ACKR1_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.514    38.541    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X5Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKR1_reg/C
                         clock pessimism              0.576    39.116    
                         clock uncertainty           -0.095    39.022    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)        0.029    39.051    IICctrl_0/inst/u_I2C_Controller/ACKR1_reg
  -------------------------------------------------------------------
                         required time                         39.051    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 35.423    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/u_I2C_Controller/ACKW1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.828ns (18.571%)  route 3.630ns (81.429%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.633    -0.858    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X7Y39          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[3]/Q
                         net (fo=38, routed)          2.170     1.768    IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg__0[3]
    SLICE_X2Y38          LUT6 (Prop_lut6_I3_O)        0.124     1.892 f  IICctrl_0/inst/u_I2C_Controller/ACKR1_i_3/O
                         net (fo=2, routed)           0.879     2.771    IICctrl_0/inst/u_I2C_Controller/ACKR1_i_3_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124     2.895 r  IICctrl_0/inst/u_I2C_Controller/ACKW1_i_2/O
                         net (fo=1, routed)           0.582     3.477    IICctrl_0/inst/u_I2C_Controller/ACKW10_out
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.124     3.601 r  IICctrl_0/inst/u_I2C_Controller/ACKW1_i_1/O
                         net (fo=1, routed)           0.000     3.601    IICctrl_0/inst/u_I2C_Controller/ACKW1_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKW1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.514    38.541    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X4Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKW1_reg/C
                         clock pessimism              0.576    39.116    
                         clock uncertainty           -0.095    39.022    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.031    39.053    IICctrl_0/inst/u_I2C_Controller/ACKW1_reg
  -------------------------------------------------------------------
                         required time                         39.053    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                 35.452    

Slack (MET) :             35.511ns  (required time - arrival time)
  Source:                 IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/u_I2C_Controller/ACKW2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.589ns (36.115%)  route 2.811ns (63.885%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 38.542 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.632    -0.859    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X7Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.440 r  IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg[4]/Q
                         net (fo=34, routed)          1.394     0.955    IICctrl_0/inst/u_I2C_Controller/SD_COUNTER_reg__0[4]
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.299     1.254 r  IICctrl_0/inst/u_I2C_Controller/I2C_SDAT_OBUFT_inst_i_4/O
                         net (fo=1, routed)           0.000     1.254    IICctrl_0/inst/u_I2C_Controller/I2C_SDAT_OBUFT_inst_i_4_n_0
    SLICE_X2Y41          MUXF7 (Prop_muxf7_I1_O)      0.214     1.468 r  IICctrl_0/inst/u_I2C_Controller/I2C_SDAT_OBUFT_inst_i_2/O
                         net (fo=2, routed)           0.452     1.920    IICctrl_0/inst/u_I2C_Controller/SDO
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.326     2.246 r  IICctrl_0/inst/u_I2C_Controller/ACKR2_i_2/O
                         net (fo=6, routed)           0.964     3.210    IICctrl_0/inst/u_I2C_Controller/ACKR2_i_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.331     3.541 r  IICctrl_0/inst/u_I2C_Controller/ACKW2_i_1/O
                         net (fo=1, routed)           0.000     3.541    IICctrl_0/inst/u_I2C_Controller/ACKW2_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKW2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.515    38.542    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X5Y39          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKW2_reg/C
                         clock pessimism              0.576    39.117    
                         clock uncertainty           -0.095    39.023    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.029    39.052    IICctrl_0/inst/u_I2C_Controller/ACKW2_reg
  -------------------------------------------------------------------
                         required time                         39.052    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                 35.511    

Slack (MET) :             35.683ns  (required time - arrival time)
  Source:                 IICctrl_0/inst/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.704ns (18.892%)  route 3.022ns (81.108%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 38.542 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.924    IICctrl_0/inst/clk_out1
    SLICE_X9Y40          FDRE                                         r  IICctrl_0/inst/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  IICctrl_0/inst/LUT_INDEX_reg[3]/Q
                         net (fo=6, routed)           1.456     0.988    IICctrl_0/inst/LUT_INDEX_reg__0[3]
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.124     1.112 f  IICctrl_0/inst/FSM_onehot_mSetup_ST[2]_i_4/O
                         net (fo=2, routed)           0.840     1.952    IICctrl_0/inst/FSM_onehot_mSetup_ST[2]_i_4_n_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.124     2.076 r  IICctrl_0/inst/FSM_onehot_mSetup_ST[2]_i_1/O
                         net (fo=5, routed)           0.727     2.803    IICctrl_0/inst/FSM_onehot_mSetup_ST[2]_i_1_n_0
    SLICE_X6Y39          FDSE                                         r  IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.515    38.542    IICctrl_0/inst/clk_out1
    SLICE_X6Y39          FDSE                                         r  IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[0]/C
                         clock pessimism              0.563    39.104    
                         clock uncertainty           -0.095    39.010    
    SLICE_X6Y39          FDSE (Setup_fdse_C_S)       -0.524    38.486    IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[0]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.683    

Slack (MET) :             35.683ns  (required time - arrival time)
  Source:                 IICctrl_0/inst/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.704ns (18.892%)  route 3.022ns (81.108%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 38.542 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.924    IICctrl_0/inst/clk_out1
    SLICE_X9Y40          FDRE                                         r  IICctrl_0/inst/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  IICctrl_0/inst/LUT_INDEX_reg[3]/Q
                         net (fo=6, routed)           1.456     0.988    IICctrl_0/inst/LUT_INDEX_reg__0[3]
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.124     1.112 f  IICctrl_0/inst/FSM_onehot_mSetup_ST[2]_i_4/O
                         net (fo=2, routed)           0.840     1.952    IICctrl_0/inst/FSM_onehot_mSetup_ST[2]_i_4_n_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.124     2.076 r  IICctrl_0/inst/FSM_onehot_mSetup_ST[2]_i_1/O
                         net (fo=5, routed)           0.727     2.803    IICctrl_0/inst/FSM_onehot_mSetup_ST[2]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.515    38.542    IICctrl_0/inst/clk_out1
    SLICE_X6Y39          FDRE                                         r  IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[1]/C
                         clock pessimism              0.563    39.104    
                         clock uncertainty           -0.095    39.010    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524    38.486    IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[1]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.683    

Slack (MET) :             35.683ns  (required time - arrival time)
  Source:                 IICctrl_0/inst/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.704ns (18.892%)  route 3.022ns (81.108%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 38.542 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.924    IICctrl_0/inst/clk_out1
    SLICE_X9Y40          FDRE                                         r  IICctrl_0/inst/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  IICctrl_0/inst/LUT_INDEX_reg[3]/Q
                         net (fo=6, routed)           1.456     0.988    IICctrl_0/inst/LUT_INDEX_reg__0[3]
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.124     1.112 f  IICctrl_0/inst/FSM_onehot_mSetup_ST[2]_i_4/O
                         net (fo=2, routed)           0.840     1.952    IICctrl_0/inst/FSM_onehot_mSetup_ST[2]_i_4_n_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.124     2.076 r  IICctrl_0/inst/FSM_onehot_mSetup_ST[2]_i_1/O
                         net (fo=5, routed)           0.727     2.803    IICctrl_0/inst/FSM_onehot_mSetup_ST[2]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.515    38.542    IICctrl_0/inst/clk_out1
    SLICE_X6Y39          FDRE                                         r  IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[2]/C
                         clock pessimism              0.563    39.104    
                         clock uncertainty           -0.095    39.010    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524    38.486    IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[2]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 IICctrl_0/inst/u_I2C_Controller/ACKW1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.519%)  route 0.127ns (40.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.571    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X4Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKW1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  IICctrl_0/inst/u_I2C_Controller/ACKW1_reg/Q
                         net (fo=3, routed)           0.127    -0.303    IICctrl_0/inst/u_I2C_Controller/ACKW1_reg_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  IICctrl_0/inst/u_I2C_Controller/FSM_onehot_mSetup_ST[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.258    IICctrl_0/inst/u_I2C_Controller_n_1
    SLICE_X6Y39          FDRE                                         r  IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.862    -0.807    IICctrl_0/inst/clk_out1
    SLICE_X6Y39          FDRE                                         r  IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[2]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.120    -0.435    IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 IICctrl_0/inst/mI2C_CLK_DIV_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/mI2C_CLK_DIV_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.592    -0.570    IICctrl_0/inst/clk_out1
    SLICE_X5Y42          FDRE                                         r  IICctrl_0/inst/mI2C_CLK_DIV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  IICctrl_0/inst/mI2C_CLK_DIV_reg[7]/Q
                         net (fo=5, routed)           0.120    -0.308    IICctrl_0/inst/mI2C_CLK_DIV_reg__0[7]
    SLICE_X4Y42          LUT5 (Prop_lut5_I0_O)        0.049    -0.259 r  IICctrl_0/inst/mI2C_CLK_DIV[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    IICctrl_0/inst/p_0_in[9]
    SLICE_X4Y42          FDRE                                         r  IICctrl_0/inst/mI2C_CLK_DIV_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863    -0.806    IICctrl_0/inst/clk_out1
    SLICE_X4Y42          FDRE                                         r  IICctrl_0/inst/mI2C_CLK_DIV_reg[9]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.107    -0.450    IICctrl_0/inst/mI2C_CLK_DIV_reg[9]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 IICctrl_0/inst/mI2C_CLK_DIV_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/mI2C_CLK_DIV_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.592    -0.570    IICctrl_0/inst/clk_out1
    SLICE_X5Y42          FDRE                                         r  IICctrl_0/inst/mI2C_CLK_DIV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  IICctrl_0/inst/mI2C_CLK_DIV_reg[7]/Q
                         net (fo=5, routed)           0.120    -0.308    IICctrl_0/inst/mI2C_CLK_DIV_reg__0[7]
    SLICE_X4Y42          LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  IICctrl_0/inst/mI2C_CLK_DIV[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    IICctrl_0/inst/p_0_in[8]
    SLICE_X4Y42          FDRE                                         r  IICctrl_0/inst/mI2C_CLK_DIV_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863    -0.806    IICctrl_0/inst/clk_out1
    SLICE_X4Y42          FDRE                                         r  IICctrl_0/inst/mI2C_CLK_DIV_reg[8]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.092    -0.465    IICctrl_0/inst/mI2C_CLK_DIV_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 IICctrl_0/inst/mI2C_CLK_DIV_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/mI2C_CTRL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.666%)  route 0.137ns (42.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.592    -0.570    IICctrl_0/inst/clk_out1
    SLICE_X4Y42          FDRE                                         r  IICctrl_0/inst/mI2C_CLK_DIV_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  IICctrl_0/inst/mI2C_CLK_DIV_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.292    IICctrl_0/inst/mI2C_CLK_DIV_reg__0[10]
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  IICctrl_0/inst/mI2C_CTRL_CLK_i_1/O
                         net (fo=1, routed)           0.000    -0.247    IICctrl_0/inst/mI2C_CTRL_CLK_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  IICctrl_0/inst/mI2C_CTRL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.805    IICctrl_0/inst/clk_out1
    SLICE_X4Y43          FDRE                                         r  IICctrl_0/inst/mI2C_CTRL_CLK_reg/C
                         clock pessimism              0.252    -0.553    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.092    -0.461    IICctrl_0/inst/mI2C_CTRL_CLK_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 IICctrl_0/inst/i2c_en_r0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/i2c_en_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.149%)  route 0.171ns (54.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.592    -0.570    IICctrl_0/inst/clk_out1
    SLICE_X4Y40          FDRE                                         r  IICctrl_0/inst/i2c_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  IICctrl_0/inst/i2c_en_r0_reg/Q
                         net (fo=15, routed)          0.171    -0.257    IICctrl_0/inst/i2c_en_r0
    SLICE_X4Y38          FDRE                                         r  IICctrl_0/inst/i2c_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.862    -0.807    IICctrl_0/inst/clk_out1
    SLICE_X4Y38          FDRE                                         r  IICctrl_0/inst/i2c_en_r1_reg/C
                         clock pessimism              0.252    -0.555    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.075    -0.480    IICctrl_0/inst/i2c_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 IICctrl_0/inst/LUT_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/LUT_INDEX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.117%)  route 0.139ns (39.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.565    -0.597    IICctrl_0/inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  IICctrl_0/inst/LUT_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  IICctrl_0/inst/LUT_INDEX_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.294    IICctrl_0/inst/LUT_INDEX_reg__0[0]
    SLICE_X9Y40          LUT4 (Prop_lut4_I1_O)        0.045    -0.249 r  IICctrl_0/inst/LUT_INDEX_reg_rep_i_6/O
                         net (fo=2, routed)           0.000    -0.249    IICctrl_0/inst/LUT_INDEX_reg_rep_i_6_n_0
    SLICE_X9Y40          FDRE                                         r  IICctrl_0/inst/LUT_INDEX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.835    -0.834    IICctrl_0/inst/clk_out1
    SLICE_X9Y40          FDRE                                         r  IICctrl_0/inst/LUT_INDEX_reg[3]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X9Y40          FDRE (Hold_fdre_C_D)         0.091    -0.493    IICctrl_0/inst/LUT_INDEX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 IICctrl_0/inst/mI2C_CLK_DIV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/mI2C_CLK_DIV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.569    IICctrl_0/inst/clk_out1
    SLICE_X5Y43          FDRE                                         r  IICctrl_0/inst/mI2C_CLK_DIV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  IICctrl_0/inst/mI2C_CLK_DIV_reg[0]/Q
                         net (fo=7, routed)           0.154    -0.273    IICctrl_0/inst/mI2C_CLK_DIV_reg_n_0_[0]
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.045    -0.228 r  IICctrl_0/inst/mI2C_CLK_DIV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    IICctrl_0/inst/p_0_in[5]
    SLICE_X5Y43          FDRE                                         r  IICctrl_0/inst/mI2C_CLK_DIV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.805    IICctrl_0/inst/clk_out1
    SLICE_X5Y43          FDRE                                         r  IICctrl_0/inst/mI2C_CLK_DIV_reg[5]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.092    -0.477    IICctrl_0/inst/mI2C_CLK_DIV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/mI2C_GO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.253%)  route 0.150ns (47.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.571    IICctrl_0/inst/clk_out1
    SLICE_X6Y39          FDSE                                         r  IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDSE (Prop_fdse_C_Q)         0.164    -0.407 r  IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[0]/Q
                         net (fo=5, routed)           0.150    -0.257    IICctrl_0/inst/mI2C_GO
    SLICE_X6Y39          FDRE                                         r  IICctrl_0/inst/mI2C_GO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.862    -0.807    IICctrl_0/inst/clk_out1
    SLICE_X6Y39          FDRE                                         r  IICctrl_0/inst/mI2C_GO_reg/C
                         clock pessimism              0.236    -0.571    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.060    -0.511    IICctrl_0/inst/mI2C_GO_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 IICctrl_0/inst/u_I2C_Controller/ACKR1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/u_I2C_Controller/ACKR1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.571    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X5Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKR1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  IICctrl_0/inst/u_I2C_Controller/ACKR1_reg/Q
                         net (fo=2, routed)           0.168    -0.261    IICctrl_0/inst/u_I2C_Controller/ACKR1_reg_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  IICctrl_0/inst/u_I2C_Controller/ACKR1_i_1/O
                         net (fo=1, routed)           0.000    -0.216    IICctrl_0/inst/u_I2C_Controller/ACKR1_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.862    -0.807    IICctrl_0/inst/u_I2C_Controller/clk_out1
    SLICE_X5Y38          FDRE                                         r  IICctrl_0/inst/u_I2C_Controller/ACKR1_reg/C
                         clock pessimism              0.236    -0.571    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.091    -0.480    IICctrl_0/inst/u_I2C_Controller/ACKR1_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 IICctrl_0/inst/mI2C_CLK_DIV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IICctrl_0/inst/mI2C_CLK_DIV_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.569    IICctrl_0/inst/clk_out1
    SLICE_X5Y43          FDRE                                         r  IICctrl_0/inst/mI2C_CLK_DIV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  IICctrl_0/inst/mI2C_CLK_DIV_reg[0]/Q
                         net (fo=7, routed)           0.189    -0.238    IICctrl_0/inst/mI2C_CLK_DIV_reg_n_0_[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.042    -0.196 r  IICctrl_0/inst/mI2C_CLK_DIV[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    IICctrl_0/inst/p_0_in[1]
    SLICE_X5Y43          FDRE                                         r  IICctrl_0/inst/mI2C_CLK_DIV_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.805    IICctrl_0/inst/clk_out1
    SLICE_X5Y43          FDRE                                         r  IICctrl_0/inst/mI2C_CLK_DIV_reg[1]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.107    -0.462    IICctrl_0/inst/mI2C_CLK_DIV_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y16     IICctrl_0/inst/LUT_INDEX_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X6Y39      IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y39      IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y39      IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y40      IICctrl_0/inst/LUT_INDEX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y40      IICctrl_0/inst/LUT_INDEX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y40      IICctrl_0/inst/LUT_INDEX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y40      IICctrl_0/inst/LUT_INDEX_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y40      IICctrl_0/inst/i2c_en_r0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      IICctrl_0/inst/mI2C_CLK_DIV_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      IICctrl_0/inst/mI2C_CLK_DIV_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y42      IICctrl_0/inst/mI2C_CLK_DIV_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      IICctrl_0/inst/mI2C_CLK_DIV_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      IICctrl_0/inst/mI2C_CLK_DIV_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y40      IICctrl_0/inst/u_I2C_Controller/I2C_BIT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y40      IICctrl_0/inst/u_I2C_Controller/SCLK_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X6Y39      IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y39      IICctrl_0/inst/FSM_onehot_mSetup_ST_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y40      IICctrl_0/inst/LUT_INDEX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y40      IICctrl_0/inst/LUT_INDEX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y40      IICctrl_0/inst/LUT_INDEX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y40      IICctrl_0/inst/LUT_INDEX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y40      IICctrl_0/inst/LUT_INDEX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y40      IICctrl_0/inst/LUT_INDEX_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y40      IICctrl_0/inst/LUT_INDEX_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y40      IICctrl_0/inst/LUT_INDEX_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y38      IICctrl_0/inst/i2c_en_r1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y43      IICctrl_0/inst/mI2C_CLK_DIV_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sram_din_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 1.549ns (22.315%)  route 5.393ns (77.685%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 11.034 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.600    -0.891    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882    -0.009 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.614     2.605    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_14_out[2]
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.729 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.729    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.245     2.974 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.803     4.777    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I2_O)        0.298     5.075 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=2, routed)           0.975     6.051    frame_pixel[9]
    SLICE_X58Y29         FDRE                                         r  sram_din_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  clk100 (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.908 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.070    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     7.848 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.435    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.526 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.507    11.034    xclk_OBUF
    SLICE_X58Y29         FDRE                                         r  sram_din_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.596    
                         clock uncertainty           -0.087    11.509    
    SLICE_X58Y29         FDRE (Setup_fdre_C_D)       -0.064    11.445    sram_din_reg[14]
  -------------------------------------------------------------------
                         required time                         11.445    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sram_din_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 1.522ns (24.111%)  route 4.791ns (75.889%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 11.036 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.600    -0.891    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882    -0.009 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.311     2.302    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_14_out[3]
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     2.426 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.426    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X9Y28          MUXF7 (Prop_muxf7_I1_O)      0.217     2.643 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.387     4.030    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I2_O)        0.299     4.329 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=2, routed)           1.092     5.421    frame_pixel[10]
    SLICE_X62Y31         FDRE                                         r  sram_din_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  clk100 (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.908 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.070    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     7.848 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.435    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.526 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.509    11.036    xclk_OBUF
    SLICE_X62Y31         FDRE                                         r  sram_din_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.598    
                         clock uncertainty           -0.087    11.511    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)       -0.078    11.433    sram_din_reg[15]
  -------------------------------------------------------------------
                         required time                         11.433    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sram_din_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.522ns (24.706%)  route 4.638ns (75.294%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 11.035 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.600    -0.891    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882    -0.009 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.311     2.302    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_14_out[0]
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.426 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.426    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217     2.643 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.371     4.014    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X48Y28         LUT5 (Prop_lut5_I2_O)        0.299     4.313 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           0.956     5.269    frame_pixel[7]
    SLICE_X64Y30         FDRE                                         r  sram_din_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  clk100 (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.908 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.070    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     7.848 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.435    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.526 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.508    11.035    xclk_OBUF
    SLICE_X64Y30         FDRE                                         r  sram_din_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.597    
                         clock uncertainty           -0.087    11.510    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)       -0.026    11.484    sram_din_reg[12]
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sram_din_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.517ns (25.420%)  route 4.451ns (74.580%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.032 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.600    -0.891    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    -0.009 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.032     2.023    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_14_out[1]
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124     2.147 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.147    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.361 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.610     3.971    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.297     4.268 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=2, routed)           0.809     5.077    frame_pixel[8]
    SLICE_X62Y27         FDRE                                         r  sram_din_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  clk100 (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.908 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.070    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     7.848 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.435    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.526 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.505    11.032    xclk_OBUF
    SLICE_X62Y27         FDRE                                         r  sram_din_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.594    
                         clock uncertainty           -0.087    11.507    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)       -0.064    11.443    sram_din_reg[13]
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sram_din_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.577ns (36.287%)  route 2.769ns (63.713%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 11.038 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.597    -0.893    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     0.135 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.200    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.625 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.223     2.848    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_0[0]
    SLICE_X58Y32         LUT5 (Prop_lut5_I4_O)        0.124     2.972 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=2, routed)           0.480     3.453    frame_pixel[6]
    SLICE_X64Y32         FDRE                                         r  sram_din_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  clk100 (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.908 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.070    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     7.848 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.435    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.526 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.511    11.038    xclk_OBUF
    SLICE_X64Y32         FDRE                                         r  sram_din_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.483    11.520    
                         clock uncertainty           -0.087    11.433    
    SLICE_X64Y32         FDRE (Setup_fdre_C_D)       -0.026    11.407    sram_din_reg[11]
  -------------------------------------------------------------------
                         required time                         11.407    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sram_din_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 1.577ns (42.703%)  route 2.116ns (57.297%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 11.036 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.615    -0.876    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     0.152 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.217    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.642 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.553     2.195    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5][0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.319 r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           0.498     2.817    frame_pixel[5]
    SLICE_X62Y31         FDRE                                         r  sram_din_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  clk100 (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.908 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.070    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     7.848 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.435    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.526 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.509    11.036    xclk_OBUF
    SLICE_X62Y31         FDRE                                         r  sram_din_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.598    
                         clock uncertainty           -0.087    11.511    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)       -0.064    11.447    sram_din_reg[10]
  -------------------------------------------------------------------
                         required time                         11.447    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cap_pixel_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.580ns (32.738%)  route 1.192ns (67.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 11.040 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.634    -0.857    xclk_OBUF
    SLICE_X62Y37         FDRE                                         r  en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.401 f  en_reg/Q
                         net (fo=38, routed)          0.336    -0.064    sram_data_TRI[0]
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.124     0.060 r  cap_pixel[15]_i_1/O
                         net (fo=16, routed)          0.855     0.915    cap_pixel[15]_i_1_n_0
    SLICE_X61Y36         FDRE                                         r  cap_pixel_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  clk100 (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.908 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.070    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     7.848 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.435    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.526 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.513    11.040    xclk_OBUF
    SLICE_X61Y36         FDRE                                         r  cap_pixel_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.602    
                         clock uncertainty           -0.087    11.515    
    SLICE_X61Y36         FDRE (Setup_fdre_C_R)       -0.426    11.089    cap_pixel_reg[10]
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 10.174    

Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cap_pixel_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.580ns (32.738%)  route 1.192ns (67.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 11.040 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.634    -0.857    xclk_OBUF
    SLICE_X62Y37         FDRE                                         r  en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.401 f  en_reg/Q
                         net (fo=38, routed)          0.336    -0.064    sram_data_TRI[0]
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.124     0.060 r  cap_pixel[15]_i_1/O
                         net (fo=16, routed)          0.855     0.915    cap_pixel[15]_i_1_n_0
    SLICE_X61Y36         FDRE                                         r  cap_pixel_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  clk100 (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.908 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.070    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     7.848 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.435    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.526 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.513    11.040    xclk_OBUF
    SLICE_X61Y36         FDRE                                         r  cap_pixel_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.602    
                         clock uncertainty           -0.087    11.515    
    SLICE_X61Y36         FDRE (Setup_fdre_C_R)       -0.426    11.089    cap_pixel_reg[2]
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 10.174    

Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cap_pixel_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.580ns (32.738%)  route 1.192ns (67.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 11.040 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.634    -0.857    xclk_OBUF
    SLICE_X62Y37         FDRE                                         r  en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.401 f  en_reg/Q
                         net (fo=38, routed)          0.336    -0.064    sram_data_TRI[0]
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.124     0.060 r  cap_pixel[15]_i_1/O
                         net (fo=16, routed)          0.855     0.915    cap_pixel[15]_i_1_n_0
    SLICE_X61Y36         FDRE                                         r  cap_pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  clk100 (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.908 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.070    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     7.848 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.435    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.526 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.513    11.040    xclk_OBUF
    SLICE_X61Y36         FDRE                                         r  cap_pixel_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.602    
                         clock uncertainty           -0.087    11.515    
    SLICE_X61Y36         FDRE (Setup_fdre_C_R)       -0.426    11.089    cap_pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 10.174    

Slack (MET) :             10.322ns  (required time - arrival time)
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cap_pixel_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.580ns (37.445%)  route 0.969ns (62.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 11.044 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.634    -0.857    xclk_OBUF
    SLICE_X62Y37         FDRE                                         r  en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.401 f  en_reg/Q
                         net (fo=38, routed)          0.336    -0.064    sram_data_TRI[0]
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.124     0.060 r  cap_pixel[15]_i_1/O
                         net (fo=16, routed)          0.633     0.692    cap_pixel[15]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  cap_pixel_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  clk100 (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.908 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.070    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     7.848 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.435    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.526 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         1.517    11.044    xclk_OBUF
    SLICE_X64Y39         FDRE                                         r  cap_pixel_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.577    11.620    
                         clock uncertainty           -0.087    11.533    
    SLICE_X64Y39         FDRE (Setup_fdre_C_R)       -0.519    11.014    cap_pixel_reg[8]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                 10.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.342%)  route 0.128ns (47.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.553    -0.609    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X51Y25         FDRE                                         r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[0]/Q
                         net (fo=1, routed)           0.128    -0.339    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg_n_0_[0]
    SLICE_X52Y24         SRLC32E                                      r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.821    -0.848    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X52Y24         SRLC32E                                      r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[32]_srl32/CLK
                         clock pessimism              0.273    -0.575    
    SLICE_X52Y24         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.392    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[32]_srl32
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[5].gen_width[0].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[6].gen_width[0].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.558    -0.604    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y21         FDRE                                         r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[5].gen_width[0].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[5].gen_width[0].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.115    -0.324    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/link[5]
    SLICE_X54Y21         SRLC32E                                      r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[6].gen_width[0].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.825    -0.844    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y21         SRLC32E                                      r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[6].gen_width[0].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.273    -0.571    
    SLICE_X54Y21         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.388    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[6].gen_width[0].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.556    -0.606    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X51Y28         FDRE                                         r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[0]/Q
                         net (fo=1, routed)           0.157    -0.308    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg_n_0_[0]
    SLICE_X52Y28         SRLC32E                                      r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.825    -0.844    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X52Y28         SRLC32E                                      r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[32]_srl32/CLK
                         clock pessimism              0.252    -0.592    
    SLICE_X52Y28         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.409    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[32]_srl32
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.582    -0.580    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X58Y23         FDRE                                         r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[0]/Q
                         net (fo=1, routed)           0.160    -0.278    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg_n_0_[0]
    SLICE_X60Y23         SRLC32E                                      r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.849    -0.820    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y23         SRLC32E                                      r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[32]_srl32/CLK
                         clock pessimism              0.253    -0.567    
    SLICE_X60Y23         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.384    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[32]_srl32
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.483%)  route 0.213ns (56.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.559    -0.603    xclk_OBUF
    SLICE_X50Y18         FDRE                                         r  address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  address_reg[0]/Q
                         net (fo=41, routed)          0.213    -0.225    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y3          RAMB36E1                                     r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.871    -0.797    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.524    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.341    blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[7].gen_width[0].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[0].srl_sig_reg[22]_srl23/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.556    -0.606    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y23         FDRE                                         r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[7].gen_width[0].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[7].gen_width[0].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.116    -0.326    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/link[7]
    SLICE_X54Y23         SRLC32E                                      r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[0].srl_sig_reg[22]_srl23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.822    -0.847    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y23         SRLC32E                                      r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[0].srl_sig_reg[22]_srl23/CLK
                         clock pessimism              0.273    -0.574    
    SLICE_X54Y23         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.457    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[0].srl_sig_reg[22]_srl23
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[6].gen_width[0].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[7].gen_width[0].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.556    -0.606    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y21         FDRE                                         r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[6].gen_width[0].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[6].gen_width[0].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.166    -0.276    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/link[6]
    SLICE_X54Y22         SRLC32E                                      r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[7].gen_width[0].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.824    -0.845    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y22         SRLC32E                                      r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[7].gen_width[0].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.252    -0.593    
    SLICE_X54Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.410    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[7].gen_width[0].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.556    -0.606    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X52Y21         FDRE                                         r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.166    -0.276    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/link[1]
    SLICE_X52Y22         SRLC32E                                      r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.824    -0.845    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X52Y22         SRLC32E                                      r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.252    -0.593    
    SLICE_X52Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.410    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[0].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.556    -0.606    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X52Y22         FDRE                                         r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.166    -0.276    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/link[2]
    SLICE_X52Y23         SRLC32E                                      r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[0].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.822    -0.847    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X52Y23         SRLC32E                                      r  u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[0].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.252    -0.595    
    SLICE_X52Y23         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.412    u_erosion2/u_line_shift_3X3_1bit/u_c_shift_ram_0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[0].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[0].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.584    -0.578    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y21         FDRE                                         r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.172    -0.241    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/link[2]
    SLICE_X60Y20         SRLC32E                                      r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[0].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=529, routed)         0.853    -0.816    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y20         SRLC32E                                      r  u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[0].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.253    -0.563    
    SLICE_X60Y20         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.380    u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[0].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y9      blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y11     blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y11     blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y12     blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y10     blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y0      blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y12     blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y0      blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y13     blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y1      blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y26     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y26     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y26     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y26     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y25     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[0].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y25     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[0].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y25     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[0].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y25     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[0].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y21     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y21     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_3/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[0].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y27     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y27     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y27     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y27     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X56Y26     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[4].gen_width[0].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X56Y26     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[4].gen_width[0].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X56Y26     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[4].gen_width[0].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X56Y26     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[4].gen_width[0].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X56Y23     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[7].gen_width[0].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X56Y23     u_dilation/u_line_shift_3X3_1bit_di/u_c_shift_ram_2/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[7].gen_width[0].srl_sig_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



