# Basic-Designs-in-Verilog

## 1st Half Subtracter 

## Netlist
<img width="300" height="300" alt="half subtracter" src="https://github.com/user-attachments/assets/434c9bd2-0eee-4392-a54d-e32101f739a2" />
                       **Simulation** 
<img width="300" height="300" alt="Half sub Simulation" src="https://github.com/user-attachments/assets/d27075ea-b84e-4ff6-a70f-bfc4eb3511c9" />

________________________________________________________________________________________________________________________________


## 2nd Full Subtracter

## Netlist
<img width="300" height="300" alt="full sub " src="https://github.com/user-attachments/assets/70a44c2f-7bf6-4f56-87b7-4a07df16613d" />
                       **Simulation**
<img width="300" height="300" alt="full sub sim" src="https://github.com/user-attachments/assets/0a2058db-89fa-414b-8ddc-1916556f071e" />
