{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579372264967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579372264967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 18 15:31:04 2020 " "Processing started: Sat Jan 18 15:31:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579372264967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579372264967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cofredigital -c cofredigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off cofredigital -c cofredigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579372264967 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1579372265848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arquitetura " "Found design unit 1: contador-arquitetura" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/contador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266725 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/contador.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579372266725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta_decada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta_decada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_decada-arquitetura " "Found design unit 1: conta_decada-arquitetura" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/conta_decada.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266727 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_decada " "Found entity 1: conta_decada" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/conta_decada.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579372266727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cofredigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cofredigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cofredigital-arquiteturacofre " "Found design unit 1: cofredigital-arquiteturacofre" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266733 ""} { "Info" "ISGN_ENTITY_NAME" "1 cofredigital " "Found entity 1: cofredigital" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579372266733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock/clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavioral " "Found design unit 1: clock-behavioral" {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/Clock/clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266733 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/Clock/clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579372266733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vetor display/displaycvector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vetor display/displaycvector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displaycvector-arquitetura " "Found design unit 1: displaycvector-arquitetura" {  } { { "Vetor Display/displaycvector.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/Vetor Display/displaycvector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266745 ""} { "Info" "ISGN_ENTITY_NAME" "1 displaycvector " "Found entity 1: displaycvector" {  } { { "Vetor Display/displaycvector.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/Vetor Display/displaycvector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579372266745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-RTL " "Found design unit 1: PWM-RTL" {  } { { "PWM.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/PWM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266753 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579372266753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc-arquitetura " "Found design unit 1: dc-arquitetura" {  } { { "dc.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/dc.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266758 ""} { "Info" "ISGN_ENTITY_NAME" "1 dc " "Found entity 1: dc" {  } { { "dc.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/dc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579372266758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579372266758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cofredigital " "Elaborating entity \"cofredigital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1579372266848 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "buz1 cofredigital.vhd(19) " "VHDL Signal Declaration warning at cofredigital.vhd(19): used implicit default value for signal \"buz1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1579372266903 "|cofredigital"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pwm_pin cofredigital.vhd(20) " "VHDL Signal Declaration warning at cofredigital.vhd(20): used implicit default value for signal \"pwm_pin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1579372266903 "|cofredigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch cofredigital.vhd(81) " "VHDL Process Statement warning at cofredigital.vhd(81): signal \"ch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1579372266903 "|cofredigital"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:divisor " "Elaborating entity \"clock\" for hierarchy \"clock:divisor\"" {  } { { "cofredigital.vhd" "divisor" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579372266913 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a clock.vhd(10) " "VHDL Signal Declaration warning at clock.vhd(10): used implicit default value for signal \"a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/Clock/clock.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1579372266913 "|cofredigital|clock:divisor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b clock.vhd(10) " "VHDL Signal Declaration warning at clock.vhd(10): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/Clock/clock.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1579372266913 "|cofredigital|clock:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:conta3 " "Elaborating entity \"contador\" for hierarchy \"contador:conta3\"" {  } { { "cofredigital.vhd" "conta3" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579372266918 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q contador.vhd(21) " "VHDL Process Statement warning at contador.vhd(21): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/contador.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1579372266918 "|cofredigital|contador:conta3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] contador.vhd(21) " "Inferred latch for \"q\[0\]\" at contador.vhd(21)" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/contador.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579372266918 "|cofredigital|contador:conta3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] contador.vhd(21) " "Inferred latch for \"q\[1\]\" at contador.vhd(21)" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/contador.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579372266918 "|cofredigital|contador:conta3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] contador.vhd(21) " "Inferred latch for \"q\[2\]\" at contador.vhd(21)" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/contador.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579372266918 "|cofredigital|contador:conta3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] contador.vhd(21) " "Inferred latch for \"q\[3\]\" at contador.vhd(21)" {  } { { "contador.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/contador.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579372266918 "|cofredigital|contador:conta3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta_decada conta_decada:contadec " "Elaborating entity \"conta_decada\" for hierarchy \"conta_decada:contadec\"" {  } { { "cofredigital.vhd" "contadec" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579372266923 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q conta_decada.vhd(19) " "VHDL Process Statement warning at conta_decada.vhd(19): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/conta_decada.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1579372266927 "|cofredigital|conta_decada:contadec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blok conta_decada.vhd(19) " "VHDL Process Statement warning at conta_decada.vhd(19): inferring latch(es) for signal or variable \"blok\", which holds its previous value in one or more paths through the process" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/conta_decada.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1579372266927 "|cofredigital|conta_decada:contadec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blok conta_decada.vhd(19) " "Inferred latch for \"blok\" at conta_decada.vhd(19)" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/conta_decada.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579372266927 "|cofredigital|conta_decada:contadec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] conta_decada.vhd(19) " "Inferred latch for \"q\[0\]\" at conta_decada.vhd(19)" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/conta_decada.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579372266927 "|cofredigital|conta_decada:contadec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] conta_decada.vhd(19) " "Inferred latch for \"q\[1\]\" at conta_decada.vhd(19)" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/conta_decada.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579372266927 "|cofredigital|conta_decada:contadec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] conta_decada.vhd(19) " "Inferred latch for \"q\[2\]\" at conta_decada.vhd(19)" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/conta_decada.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579372266927 "|cofredigital|conta_decada:contadec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] conta_decada.vhd(19) " "Inferred latch for \"q\[3\]\" at conta_decada.vhd(19)" {  } { { "conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/conta_decada.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579372266927 "|cofredigital|conta_decada:contadec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaycvector displaycvector:decod0 " "Elaborating entity \"displaycvector\" for hierarchy \"displaycvector:decod0\"" {  } { { "cofredigital.vhd" "decod0" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579372266933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc dc:decodchave " "Elaborating entity \"dc\" for hierarchy \"dc:decodchave\"" {  } { { "cofredigital.vhd" "decodchave" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579372266948 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "dc.vhd(14) " "VHDL Case Statement error at dc.vhd(14): Case Statement choices must cover all possible values of expression" {  } { { "dc.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/dc.vhd" 14 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Quartus II" 0 -1 1579372266948 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "dc:decodchave " "Can't elaborate user hierarchy \"dc:decodchave\"" {  } { { "cofredigital.vhd" "decodchave" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 74 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579372266948 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579372267173 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 18 15:31:07 2020 " "Processing ended: Sat Jan 18 15:31:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579372267173 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579372267173 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579372267173 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579372267173 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579372267803 ""}
