Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov  9 16:03:01 2021
| Host         : rsws13.kaust.edu.sa running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: moveHook/pixclk_60_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.238     -214.080                     28                  644        0.132        0.000                      0                  644        3.000        0.000                       0                   185  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.991}      11.982          83.456          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -8.238     -214.080                     28                  644        0.132        0.000                      0                  644        5.491        0.000                       0                   181  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pixClkIns/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pixClkIns/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixClkIns/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixClkIns/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixClkIns/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixClkIns/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           28  Failing Endpoints,  Worst Slack       -8.238ns,  Total Violation     -214.080ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.238ns  (required time - arrival time)
  Source:                 vgainst/curr_y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            bkg/R_rom_addr_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.386ns  (logic 7.412ns (45.234%)  route 8.974ns (54.766%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.533 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609    -0.931    vgainst/clk_out1
    SLICE_X53Y103        FDRE                                         r  vgainst/curr_y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  vgainst/curr_y_counter_reg[2]/Q
                         net (fo=221, routed)         1.233     0.758    vgainst/curr_y_counter_reg[9]_0[1]
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.124     0.882 r  vgainst/R_rom_addr_reg_i_575/O
                         net (fo=20, routed)          0.634     1.516    vgainst/R_rom_addr_reg_i_575_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.640 r  vgainst/R_rom_addr_reg_i_620/O
                         net (fo=10, routed)          0.778     2.418    vgainst/R_rom_addr_reg_i_620_n_0
    SLICE_X56Y104        LUT4 (Prop_lut4_I0_O)        0.124     2.542 r  vgainst/R_rom_addr_reg_i_2063/O
                         net (fo=1, routed)           0.000     2.542    vgainst/R_rom_addr_reg_i_2063_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.922 r  vgainst/R_rom_addr_reg_i_1923/CO[3]
                         net (fo=1, routed)           0.000     2.922    vgainst/R_rom_addr_reg_i_1923_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.161 r  vgainst/R_rom_addr_reg_i_1781/O[2]
                         net (fo=2, routed)           0.696     3.857    vgainst/curr_y_counter_reg[8]_4[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.684     4.541 r  vgainst/R_rom_addr_reg_i_1581/CO[3]
                         net (fo=1, routed)           0.000     4.541    vgainst/R_rom_addr_reg_i_1581_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  vgainst/R_rom_addr_reg_i_1321/CO[3]
                         net (fo=1, routed)           0.000     4.655    vgainst/R_rom_addr_reg_i_1321_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.877 r  vgainst/R_rom_addr_reg_i_1021/O[0]
                         net (fo=4, routed)           0.654     5.531    vgainst/R_rom_addr_reg_i_1021_n_7
    SLICE_X54Y110        LUT5 (Prop_lut5_I2_O)        0.299     5.830 r  vgainst/R_rom_addr_reg_i_1012/O
                         net (fo=2, routed)           0.604     6.434    vgainst/R_rom_addr_reg_i_1012_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  vgainst/R_rom_addr_reg_i_1016/O
                         net (fo=1, routed)           0.000     6.558    vgainst/R_rom_addr_reg_i_1016_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.959 r  vgainst/R_rom_addr_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000     6.959    vgainst/R_rom_addr_reg_i_651_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  vgainst/R_rom_addr_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     7.073    vgainst/R_rom_addr_reg_i_353_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  vgainst/R_rom_addr_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000     7.187    vgainst/R_rom_addr_reg_i_173_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  vgainst/R_rom_addr_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     7.301    vgainst/R_rom_addr_reg_i_61_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.635 r  vgainst/R_rom_addr_reg_i_55/O[1]
                         net (fo=5, routed)           0.583     8.217    vgainst_n_282
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.303     8.520 r  R_rom_addr_reg_i_1239/O
                         net (fo=1, routed)           0.000     8.520    R_rom_addr_reg_i_1239_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.052 r  R_rom_addr_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000     9.052    R_rom_addr_reg_i_926_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.166 r  R_rom_addr_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000     9.166    vgainst/R_rom_addr_reg_i_1522_0[0]
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.323 r  vgainst/R_rom_addr_reg_i_286/CO[1]
                         net (fo=4, routed)           0.645     9.968    vgainst/R_rom_addr_reg_i_286_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.765 r  vgainst/R_rom_addr_reg_i_114/CO[2]
                         net (fo=35, routed)          0.852    11.617    vgainst/curr_y_counter_reg[9]_6[0]
    SLICE_X52Y116        LUT5 (Prop_lut5_I4_O)        0.313    11.930 r  vgainst/R_rom_addr_reg_i_1524/O
                         net (fo=1, routed)           0.000    11.930    vgainst/R_rom_addr_reg_i_1524_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.331 r  vgainst/R_rom_addr_reg_i_1226/CO[3]
                         net (fo=1, routed)           0.000    12.331    vgainst/R_rom_addr_reg_i_1226_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.445 r  vgainst/R_rom_addr_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    12.445    vgainst/R_rom_addr_reg_i_917_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  vgainst/R_rom_addr_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    12.559    vgainst/R_rom_addr_reg_i_521_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 r  vgainst/R_rom_addr_reg_i_277/CO[3]
                         net (fo=1, routed)           0.000    12.673    vgainst/R_rom_addr_reg_i_277_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.787 f  vgainst/R_rom_addr_reg_i_113/CO[3]
                         net (fo=2, routed)           0.619    13.406    bkg/R_rom_addr_reg_26[0]
    SLICE_X53Y118        LUT5 (Prop_lut5_I2_O)        0.124    13.530 r  bkg/R_rom_addr_reg_i_42/O
                         net (fo=13, routed)          0.526    14.056    bkg/R_rom_addr_reg_i_42_n_0
    SLICE_X61Y118        LUT6 (Prop_lut6_I2_O)        0.124    14.180 r  bkg/R_rom_addr_reg_i_57_comp/O
                         net (fo=1, routed)           0.737    14.918    vgainst/R_rom_addr_reg_17
    SLICE_X60Y115        LUT5 (Prop_lut5_I0_O)        0.124    15.042 r  vgainst/R_rom_addr_reg_i_12/O
                         net (fo=1, routed)           0.413    15.455    bkg/A[3]
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.571    10.533    bkg/clk_out1
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/CLK
                         clock pessimism              0.560    11.093    
                         clock uncertainty           -0.154    10.939    
    DSP48_X1Y46          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722     7.217    bkg/R_rom_addr_reg
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                         -15.455    
  -------------------------------------------------------------------
                         slack                                 -8.238    

Slack (VIOLATED) :        -8.142ns  (required time - arrival time)
  Source:                 vgainst/curr_y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            bkg/R_rom_addr_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.290ns  (logic 7.412ns (45.500%)  route 8.878ns (54.500%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.533 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609    -0.931    vgainst/clk_out1
    SLICE_X53Y103        FDRE                                         r  vgainst/curr_y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  vgainst/curr_y_counter_reg[2]/Q
                         net (fo=221, routed)         1.233     0.758    vgainst/curr_y_counter_reg[9]_0[1]
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.124     0.882 r  vgainst/R_rom_addr_reg_i_575/O
                         net (fo=20, routed)          0.634     1.516    vgainst/R_rom_addr_reg_i_575_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.640 r  vgainst/R_rom_addr_reg_i_620/O
                         net (fo=10, routed)          0.778     2.418    vgainst/R_rom_addr_reg_i_620_n_0
    SLICE_X56Y104        LUT4 (Prop_lut4_I0_O)        0.124     2.542 r  vgainst/R_rom_addr_reg_i_2063/O
                         net (fo=1, routed)           0.000     2.542    vgainst/R_rom_addr_reg_i_2063_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.922 r  vgainst/R_rom_addr_reg_i_1923/CO[3]
                         net (fo=1, routed)           0.000     2.922    vgainst/R_rom_addr_reg_i_1923_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.161 r  vgainst/R_rom_addr_reg_i_1781/O[2]
                         net (fo=2, routed)           0.696     3.857    vgainst/curr_y_counter_reg[8]_4[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.684     4.541 r  vgainst/R_rom_addr_reg_i_1581/CO[3]
                         net (fo=1, routed)           0.000     4.541    vgainst/R_rom_addr_reg_i_1581_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  vgainst/R_rom_addr_reg_i_1321/CO[3]
                         net (fo=1, routed)           0.000     4.655    vgainst/R_rom_addr_reg_i_1321_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.877 r  vgainst/R_rom_addr_reg_i_1021/O[0]
                         net (fo=4, routed)           0.654     5.531    vgainst/R_rom_addr_reg_i_1021_n_7
    SLICE_X54Y110        LUT5 (Prop_lut5_I2_O)        0.299     5.830 r  vgainst/R_rom_addr_reg_i_1012/O
                         net (fo=2, routed)           0.604     6.434    vgainst/R_rom_addr_reg_i_1012_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  vgainst/R_rom_addr_reg_i_1016/O
                         net (fo=1, routed)           0.000     6.558    vgainst/R_rom_addr_reg_i_1016_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.959 r  vgainst/R_rom_addr_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000     6.959    vgainst/R_rom_addr_reg_i_651_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  vgainst/R_rom_addr_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     7.073    vgainst/R_rom_addr_reg_i_353_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  vgainst/R_rom_addr_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000     7.187    vgainst/R_rom_addr_reg_i_173_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  vgainst/R_rom_addr_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     7.301    vgainst/R_rom_addr_reg_i_61_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.635 r  vgainst/R_rom_addr_reg_i_55/O[1]
                         net (fo=5, routed)           0.583     8.217    vgainst_n_282
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.303     8.520 r  R_rom_addr_reg_i_1239/O
                         net (fo=1, routed)           0.000     8.520    R_rom_addr_reg_i_1239_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.052 r  R_rom_addr_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000     9.052    R_rom_addr_reg_i_926_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.166 r  R_rom_addr_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000     9.166    vgainst/R_rom_addr_reg_i_1522_0[0]
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.323 r  vgainst/R_rom_addr_reg_i_286/CO[1]
                         net (fo=4, routed)           0.645     9.968    vgainst/R_rom_addr_reg_i_286_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.765 r  vgainst/R_rom_addr_reg_i_114/CO[2]
                         net (fo=35, routed)          0.852    11.617    vgainst/curr_y_counter_reg[9]_6[0]
    SLICE_X52Y116        LUT5 (Prop_lut5_I4_O)        0.313    11.930 r  vgainst/R_rom_addr_reg_i_1524/O
                         net (fo=1, routed)           0.000    11.930    vgainst/R_rom_addr_reg_i_1524_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.331 r  vgainst/R_rom_addr_reg_i_1226/CO[3]
                         net (fo=1, routed)           0.000    12.331    vgainst/R_rom_addr_reg_i_1226_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.445 r  vgainst/R_rom_addr_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    12.445    vgainst/R_rom_addr_reg_i_917_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  vgainst/R_rom_addr_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    12.559    vgainst/R_rom_addr_reg_i_521_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 r  vgainst/R_rom_addr_reg_i_277/CO[3]
                         net (fo=1, routed)           0.000    12.673    vgainst/R_rom_addr_reg_i_277_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.787 f  vgainst/R_rom_addr_reg_i_113/CO[3]
                         net (fo=2, routed)           0.619    13.406    bkg/R_rom_addr_reg_26[0]
    SLICE_X53Y118        LUT5 (Prop_lut5_I2_O)        0.124    13.530 r  bkg/R_rom_addr_reg_i_42/O
                         net (fo=13, routed)          0.871    14.401    bkg/R_rom_addr_reg_i_42_n_0
    SLICE_X59Y117        LUT6 (Prop_lut6_I3_O)        0.124    14.525 r  bkg/R_rom_addr_reg_i_54_comp/O
                         net (fo=1, routed)           0.295    14.821    vgainst/R_rom_addr_reg_18
    SLICE_X59Y116        LUT5 (Prop_lut5_I0_O)        0.124    14.945 r  vgainst/R_rom_addr_reg_i_11/O
                         net (fo=1, routed)           0.414    15.359    bkg/A[4]
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.571    10.533    bkg/clk_out1
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/CLK
                         clock pessimism              0.560    11.093    
                         clock uncertainty           -0.154    10.939    
    DSP48_X1Y46          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722     7.217    bkg/R_rom_addr_reg
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                 -8.142    

Slack (VIOLATED) :        -8.075ns  (required time - arrival time)
  Source:                 vgainst/curr_y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            bkg/R_rom_addr_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.224ns  (logic 7.288ns (44.922%)  route 8.936ns (55.078%))
  Logic Levels:           28  (CARRY4=19 LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.533 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609    -0.931    vgainst/clk_out1
    SLICE_X53Y103        FDRE                                         r  vgainst/curr_y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  vgainst/curr_y_counter_reg[2]/Q
                         net (fo=221, routed)         1.233     0.758    vgainst/curr_y_counter_reg[9]_0[1]
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.124     0.882 r  vgainst/R_rom_addr_reg_i_575/O
                         net (fo=20, routed)          0.634     1.516    vgainst/R_rom_addr_reg_i_575_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.640 r  vgainst/R_rom_addr_reg_i_620/O
                         net (fo=10, routed)          0.778     2.418    vgainst/R_rom_addr_reg_i_620_n_0
    SLICE_X56Y104        LUT4 (Prop_lut4_I0_O)        0.124     2.542 r  vgainst/R_rom_addr_reg_i_2063/O
                         net (fo=1, routed)           0.000     2.542    vgainst/R_rom_addr_reg_i_2063_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.922 r  vgainst/R_rom_addr_reg_i_1923/CO[3]
                         net (fo=1, routed)           0.000     2.922    vgainst/R_rom_addr_reg_i_1923_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.161 r  vgainst/R_rom_addr_reg_i_1781/O[2]
                         net (fo=2, routed)           0.696     3.857    vgainst/curr_y_counter_reg[8]_4[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.684     4.541 r  vgainst/R_rom_addr_reg_i_1581/CO[3]
                         net (fo=1, routed)           0.000     4.541    vgainst/R_rom_addr_reg_i_1581_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  vgainst/R_rom_addr_reg_i_1321/CO[3]
                         net (fo=1, routed)           0.000     4.655    vgainst/R_rom_addr_reg_i_1321_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.877 r  vgainst/R_rom_addr_reg_i_1021/O[0]
                         net (fo=4, routed)           0.654     5.531    vgainst/R_rom_addr_reg_i_1021_n_7
    SLICE_X54Y110        LUT5 (Prop_lut5_I2_O)        0.299     5.830 r  vgainst/R_rom_addr_reg_i_1012/O
                         net (fo=2, routed)           0.604     6.434    vgainst/R_rom_addr_reg_i_1012_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  vgainst/R_rom_addr_reg_i_1016/O
                         net (fo=1, routed)           0.000     6.558    vgainst/R_rom_addr_reg_i_1016_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.959 r  vgainst/R_rom_addr_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000     6.959    vgainst/R_rom_addr_reg_i_651_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  vgainst/R_rom_addr_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     7.073    vgainst/R_rom_addr_reg_i_353_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  vgainst/R_rom_addr_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000     7.187    vgainst/R_rom_addr_reg_i_173_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  vgainst/R_rom_addr_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     7.301    vgainst/R_rom_addr_reg_i_61_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.635 r  vgainst/R_rom_addr_reg_i_55/O[1]
                         net (fo=5, routed)           0.583     8.217    vgainst_n_282
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.303     8.520 r  R_rom_addr_reg_i_1239/O
                         net (fo=1, routed)           0.000     8.520    R_rom_addr_reg_i_1239_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.052 r  R_rom_addr_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000     9.052    R_rom_addr_reg_i_926_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.166 r  R_rom_addr_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000     9.166    vgainst/R_rom_addr_reg_i_1522_0[0]
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.323 r  vgainst/R_rom_addr_reg_i_286/CO[1]
                         net (fo=4, routed)           0.645     9.968    vgainst/R_rom_addr_reg_i_286_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.765 r  vgainst/R_rom_addr_reg_i_114/CO[2]
                         net (fo=35, routed)          0.852    11.617    vgainst/curr_y_counter_reg[9]_6[0]
    SLICE_X52Y116        LUT5 (Prop_lut5_I4_O)        0.313    11.930 r  vgainst/R_rom_addr_reg_i_1524/O
                         net (fo=1, routed)           0.000    11.930    vgainst/R_rom_addr_reg_i_1524_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.331 r  vgainst/R_rom_addr_reg_i_1226/CO[3]
                         net (fo=1, routed)           0.000    12.331    vgainst/R_rom_addr_reg_i_1226_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.445 r  vgainst/R_rom_addr_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    12.445    vgainst/R_rom_addr_reg_i_917_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  vgainst/R_rom_addr_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    12.559    vgainst/R_rom_addr_reg_i_521_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 r  vgainst/R_rom_addr_reg_i_277/CO[3]
                         net (fo=1, routed)           0.000    12.673    vgainst/R_rom_addr_reg_i_277_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.787 f  vgainst/R_rom_addr_reg_i_113/CO[3]
                         net (fo=2, routed)           0.619    13.406    bkg/R_rom_addr_reg_26[0]
    SLICE_X53Y118        LUT5 (Prop_lut5_I2_O)        0.124    13.530 r  bkg/R_rom_addr_reg_i_42/O
                         net (fo=13, routed)          1.038    14.568    vgainst/R_rom_addr_reg_i_42_n_0_alias
    SLICE_X60Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.692 r  vgainst/R_rom_addr_reg_i_14_comp/O
                         net (fo=1, routed)           0.601    15.292    bkg/A[1]
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.571    10.533    bkg/clk_out1
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/CLK
                         clock pessimism              0.560    11.093    
                         clock uncertainty           -0.154    10.939    
    DSP48_X1Y46          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722     7.217    bkg/R_rom_addr_reg
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                         -15.292    
  -------------------------------------------------------------------
                         slack                                 -8.075    

Slack (VIOLATED) :        -8.052ns  (required time - arrival time)
  Source:                 vgainst/curr_y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            bkg/R_rom_addr_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.200ns  (logic 7.412ns (45.754%)  route 8.788ns (54.246%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.533 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609    -0.931    vgainst/clk_out1
    SLICE_X53Y103        FDRE                                         r  vgainst/curr_y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  vgainst/curr_y_counter_reg[2]/Q
                         net (fo=221, routed)         1.233     0.758    vgainst/curr_y_counter_reg[9]_0[1]
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.124     0.882 r  vgainst/R_rom_addr_reg_i_575/O
                         net (fo=20, routed)          0.634     1.516    vgainst/R_rom_addr_reg_i_575_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.640 r  vgainst/R_rom_addr_reg_i_620/O
                         net (fo=10, routed)          0.778     2.418    vgainst/R_rom_addr_reg_i_620_n_0
    SLICE_X56Y104        LUT4 (Prop_lut4_I0_O)        0.124     2.542 r  vgainst/R_rom_addr_reg_i_2063/O
                         net (fo=1, routed)           0.000     2.542    vgainst/R_rom_addr_reg_i_2063_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.922 r  vgainst/R_rom_addr_reg_i_1923/CO[3]
                         net (fo=1, routed)           0.000     2.922    vgainst/R_rom_addr_reg_i_1923_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.161 r  vgainst/R_rom_addr_reg_i_1781/O[2]
                         net (fo=2, routed)           0.696     3.857    vgainst/curr_y_counter_reg[8]_4[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.684     4.541 r  vgainst/R_rom_addr_reg_i_1581/CO[3]
                         net (fo=1, routed)           0.000     4.541    vgainst/R_rom_addr_reg_i_1581_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  vgainst/R_rom_addr_reg_i_1321/CO[3]
                         net (fo=1, routed)           0.000     4.655    vgainst/R_rom_addr_reg_i_1321_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.877 r  vgainst/R_rom_addr_reg_i_1021/O[0]
                         net (fo=4, routed)           0.654     5.531    vgainst/R_rom_addr_reg_i_1021_n_7
    SLICE_X54Y110        LUT5 (Prop_lut5_I2_O)        0.299     5.830 r  vgainst/R_rom_addr_reg_i_1012/O
                         net (fo=2, routed)           0.604     6.434    vgainst/R_rom_addr_reg_i_1012_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  vgainst/R_rom_addr_reg_i_1016/O
                         net (fo=1, routed)           0.000     6.558    vgainst/R_rom_addr_reg_i_1016_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.959 r  vgainst/R_rom_addr_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000     6.959    vgainst/R_rom_addr_reg_i_651_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  vgainst/R_rom_addr_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     7.073    vgainst/R_rom_addr_reg_i_353_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  vgainst/R_rom_addr_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000     7.187    vgainst/R_rom_addr_reg_i_173_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  vgainst/R_rom_addr_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     7.301    vgainst/R_rom_addr_reg_i_61_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.635 r  vgainst/R_rom_addr_reg_i_55/O[1]
                         net (fo=5, routed)           0.583     8.217    vgainst_n_282
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.303     8.520 r  R_rom_addr_reg_i_1239/O
                         net (fo=1, routed)           0.000     8.520    R_rom_addr_reg_i_1239_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.052 r  R_rom_addr_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000     9.052    R_rom_addr_reg_i_926_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.166 r  R_rom_addr_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000     9.166    vgainst/R_rom_addr_reg_i_1522_0[0]
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.323 r  vgainst/R_rom_addr_reg_i_286/CO[1]
                         net (fo=4, routed)           0.645     9.968    vgainst/R_rom_addr_reg_i_286_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.765 r  vgainst/R_rom_addr_reg_i_114/CO[2]
                         net (fo=35, routed)          0.852    11.617    vgainst/curr_y_counter_reg[9]_6[0]
    SLICE_X52Y116        LUT5 (Prop_lut5_I4_O)        0.313    11.930 r  vgainst/R_rom_addr_reg_i_1524/O
                         net (fo=1, routed)           0.000    11.930    vgainst/R_rom_addr_reg_i_1524_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.331 r  vgainst/R_rom_addr_reg_i_1226/CO[3]
                         net (fo=1, routed)           0.000    12.331    vgainst/R_rom_addr_reg_i_1226_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.445 r  vgainst/R_rom_addr_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    12.445    vgainst/R_rom_addr_reg_i_917_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  vgainst/R_rom_addr_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    12.559    vgainst/R_rom_addr_reg_i_521_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 r  vgainst/R_rom_addr_reg_i_277/CO[3]
                         net (fo=1, routed)           0.000    12.673    vgainst/R_rom_addr_reg_i_277_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.787 f  vgainst/R_rom_addr_reg_i_113/CO[3]
                         net (fo=2, routed)           0.619    13.406    bkg/R_rom_addr_reg_26[0]
    SLICE_X53Y118        LUT5 (Prop_lut5_I2_O)        0.124    13.530 r  bkg/R_rom_addr_reg_i_42/O
                         net (fo=13, routed)          0.676    14.206    bkg/R_rom_addr_reg_i_42_n_0
    SLICE_X59Y119        LUT5 (Prop_lut5_I3_O)        0.124    14.330 r  bkg/R_rom_addr_reg_i_35/O
                         net (fo=1, routed)           0.412    14.742    vgainst/R_rom_addr_reg_13
    SLICE_X59Y118        LUT5 (Prop_lut5_I0_O)        0.124    14.866 r  vgainst/R_rom_addr_reg_i_3/O
                         net (fo=1, routed)           0.403    15.269    bkg/A[11]
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.571    10.533    bkg/clk_out1
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/CLK
                         clock pessimism              0.560    11.093    
                         clock uncertainty           -0.154    10.939    
    DSP48_X1Y46          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.722     7.217    bkg/R_rom_addr_reg
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                         -15.269    
  -------------------------------------------------------------------
                         slack                                 -8.052    

Slack (VIOLATED) :        -7.952ns  (required time - arrival time)
  Source:                 vgainst/curr_y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            bkg/R_rom_addr_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.100ns  (logic 7.412ns (46.037%)  route 8.688ns (53.963%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.533 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609    -0.931    vgainst/clk_out1
    SLICE_X53Y103        FDRE                                         r  vgainst/curr_y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  vgainst/curr_y_counter_reg[2]/Q
                         net (fo=221, routed)         1.233     0.758    vgainst/curr_y_counter_reg[9]_0[1]
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.124     0.882 r  vgainst/R_rom_addr_reg_i_575/O
                         net (fo=20, routed)          0.634     1.516    vgainst/R_rom_addr_reg_i_575_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.640 r  vgainst/R_rom_addr_reg_i_620/O
                         net (fo=10, routed)          0.778     2.418    vgainst/R_rom_addr_reg_i_620_n_0
    SLICE_X56Y104        LUT4 (Prop_lut4_I0_O)        0.124     2.542 r  vgainst/R_rom_addr_reg_i_2063/O
                         net (fo=1, routed)           0.000     2.542    vgainst/R_rom_addr_reg_i_2063_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.922 r  vgainst/R_rom_addr_reg_i_1923/CO[3]
                         net (fo=1, routed)           0.000     2.922    vgainst/R_rom_addr_reg_i_1923_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.161 r  vgainst/R_rom_addr_reg_i_1781/O[2]
                         net (fo=2, routed)           0.696     3.857    vgainst/curr_y_counter_reg[8]_4[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.684     4.541 r  vgainst/R_rom_addr_reg_i_1581/CO[3]
                         net (fo=1, routed)           0.000     4.541    vgainst/R_rom_addr_reg_i_1581_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  vgainst/R_rom_addr_reg_i_1321/CO[3]
                         net (fo=1, routed)           0.000     4.655    vgainst/R_rom_addr_reg_i_1321_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.877 r  vgainst/R_rom_addr_reg_i_1021/O[0]
                         net (fo=4, routed)           0.654     5.531    vgainst/R_rom_addr_reg_i_1021_n_7
    SLICE_X54Y110        LUT5 (Prop_lut5_I2_O)        0.299     5.830 r  vgainst/R_rom_addr_reg_i_1012/O
                         net (fo=2, routed)           0.604     6.434    vgainst/R_rom_addr_reg_i_1012_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  vgainst/R_rom_addr_reg_i_1016/O
                         net (fo=1, routed)           0.000     6.558    vgainst/R_rom_addr_reg_i_1016_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.959 r  vgainst/R_rom_addr_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000     6.959    vgainst/R_rom_addr_reg_i_651_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  vgainst/R_rom_addr_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     7.073    vgainst/R_rom_addr_reg_i_353_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  vgainst/R_rom_addr_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000     7.187    vgainst/R_rom_addr_reg_i_173_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  vgainst/R_rom_addr_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     7.301    vgainst/R_rom_addr_reg_i_61_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.635 r  vgainst/R_rom_addr_reg_i_55/O[1]
                         net (fo=5, routed)           0.583     8.217    vgainst_n_282
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.303     8.520 r  R_rom_addr_reg_i_1239/O
                         net (fo=1, routed)           0.000     8.520    R_rom_addr_reg_i_1239_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.052 r  R_rom_addr_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000     9.052    R_rom_addr_reg_i_926_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.166 r  R_rom_addr_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000     9.166    vgainst/R_rom_addr_reg_i_1522_0[0]
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.323 r  vgainst/R_rom_addr_reg_i_286/CO[1]
                         net (fo=4, routed)           0.645     9.968    vgainst/R_rom_addr_reg_i_286_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.765 r  vgainst/R_rom_addr_reg_i_114/CO[2]
                         net (fo=35, routed)          0.852    11.617    vgainst/curr_y_counter_reg[9]_6[0]
    SLICE_X52Y116        LUT5 (Prop_lut5_I4_O)        0.313    11.930 r  vgainst/R_rom_addr_reg_i_1524/O
                         net (fo=1, routed)           0.000    11.930    vgainst/R_rom_addr_reg_i_1524_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.331 r  vgainst/R_rom_addr_reg_i_1226/CO[3]
                         net (fo=1, routed)           0.000    12.331    vgainst/R_rom_addr_reg_i_1226_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.445 r  vgainst/R_rom_addr_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    12.445    vgainst/R_rom_addr_reg_i_917_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  vgainst/R_rom_addr_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    12.559    vgainst/R_rom_addr_reg_i_521_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 r  vgainst/R_rom_addr_reg_i_277/CO[3]
                         net (fo=1, routed)           0.000    12.673    vgainst/R_rom_addr_reg_i_277_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.787 f  vgainst/R_rom_addr_reg_i_113/CO[3]
                         net (fo=2, routed)           0.619    13.406    bkg/R_rom_addr_reg_26[0]
    SLICE_X53Y118        LUT5 (Prop_lut5_I2_O)        0.124    13.530 r  bkg/R_rom_addr_reg_i_42/O
                         net (fo=13, routed)          0.664    14.194    bkg/R_rom_addr_reg_i_42_n_0
    SLICE_X58Y119        LUT5 (Prop_lut5_I3_O)        0.124    14.318 r  bkg/R_rom_addr_reg_i_48/O
                         net (fo=1, routed)           0.312    14.630    vgainst/R_rom_addr_reg_22
    SLICE_X58Y118        LUT5 (Prop_lut5_I0_O)        0.124    14.754 r  vgainst/R_rom_addr_reg_i_7/O
                         net (fo=1, routed)           0.415    15.169    bkg/A[8]
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.571    10.533    bkg/clk_out1
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/CLK
                         clock pessimism              0.560    11.093    
                         clock uncertainty           -0.154    10.939    
    DSP48_X1Y46          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.722     7.217    bkg/R_rom_addr_reg
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                         -15.169    
  -------------------------------------------------------------------
                         slack                                 -7.952    

Slack (VIOLATED) :        -7.946ns  (required time - arrival time)
  Source:                 vgainst/curr_y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            bkg/R_rom_addr_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.095ns  (logic 7.412ns (46.053%)  route 8.683ns (53.947%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.533 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609    -0.931    vgainst/clk_out1
    SLICE_X53Y103        FDRE                                         r  vgainst/curr_y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  vgainst/curr_y_counter_reg[2]/Q
                         net (fo=221, routed)         1.233     0.758    vgainst/curr_y_counter_reg[9]_0[1]
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.124     0.882 r  vgainst/R_rom_addr_reg_i_575/O
                         net (fo=20, routed)          0.634     1.516    vgainst/R_rom_addr_reg_i_575_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.640 r  vgainst/R_rom_addr_reg_i_620/O
                         net (fo=10, routed)          0.778     2.418    vgainst/R_rom_addr_reg_i_620_n_0
    SLICE_X56Y104        LUT4 (Prop_lut4_I0_O)        0.124     2.542 r  vgainst/R_rom_addr_reg_i_2063/O
                         net (fo=1, routed)           0.000     2.542    vgainst/R_rom_addr_reg_i_2063_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.922 r  vgainst/R_rom_addr_reg_i_1923/CO[3]
                         net (fo=1, routed)           0.000     2.922    vgainst/R_rom_addr_reg_i_1923_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.161 r  vgainst/R_rom_addr_reg_i_1781/O[2]
                         net (fo=2, routed)           0.696     3.857    vgainst/curr_y_counter_reg[8]_4[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.684     4.541 r  vgainst/R_rom_addr_reg_i_1581/CO[3]
                         net (fo=1, routed)           0.000     4.541    vgainst/R_rom_addr_reg_i_1581_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  vgainst/R_rom_addr_reg_i_1321/CO[3]
                         net (fo=1, routed)           0.000     4.655    vgainst/R_rom_addr_reg_i_1321_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.877 r  vgainst/R_rom_addr_reg_i_1021/O[0]
                         net (fo=4, routed)           0.654     5.531    vgainst/R_rom_addr_reg_i_1021_n_7
    SLICE_X54Y110        LUT5 (Prop_lut5_I2_O)        0.299     5.830 r  vgainst/R_rom_addr_reg_i_1012/O
                         net (fo=2, routed)           0.604     6.434    vgainst/R_rom_addr_reg_i_1012_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  vgainst/R_rom_addr_reg_i_1016/O
                         net (fo=1, routed)           0.000     6.558    vgainst/R_rom_addr_reg_i_1016_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.959 r  vgainst/R_rom_addr_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000     6.959    vgainst/R_rom_addr_reg_i_651_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  vgainst/R_rom_addr_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     7.073    vgainst/R_rom_addr_reg_i_353_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  vgainst/R_rom_addr_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000     7.187    vgainst/R_rom_addr_reg_i_173_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  vgainst/R_rom_addr_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     7.301    vgainst/R_rom_addr_reg_i_61_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.635 r  vgainst/R_rom_addr_reg_i_55/O[1]
                         net (fo=5, routed)           0.583     8.217    vgainst_n_282
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.303     8.520 r  R_rom_addr_reg_i_1239/O
                         net (fo=1, routed)           0.000     8.520    R_rom_addr_reg_i_1239_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.052 r  R_rom_addr_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000     9.052    R_rom_addr_reg_i_926_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.166 r  R_rom_addr_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000     9.166    vgainst/R_rom_addr_reg_i_1522_0[0]
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.323 r  vgainst/R_rom_addr_reg_i_286/CO[1]
                         net (fo=4, routed)           0.645     9.968    vgainst/R_rom_addr_reg_i_286_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.765 r  vgainst/R_rom_addr_reg_i_114/CO[2]
                         net (fo=35, routed)          0.852    11.617    vgainst/curr_y_counter_reg[9]_6[0]
    SLICE_X52Y116        LUT5 (Prop_lut5_I4_O)        0.313    11.930 r  vgainst/R_rom_addr_reg_i_1524/O
                         net (fo=1, routed)           0.000    11.930    vgainst/R_rom_addr_reg_i_1524_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.331 r  vgainst/R_rom_addr_reg_i_1226/CO[3]
                         net (fo=1, routed)           0.000    12.331    vgainst/R_rom_addr_reg_i_1226_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.445 r  vgainst/R_rom_addr_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    12.445    vgainst/R_rom_addr_reg_i_917_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  vgainst/R_rom_addr_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    12.559    vgainst/R_rom_addr_reg_i_521_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 r  vgainst/R_rom_addr_reg_i_277/CO[3]
                         net (fo=1, routed)           0.000    12.673    vgainst/R_rom_addr_reg_i_277_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.787 f  vgainst/R_rom_addr_reg_i_113/CO[3]
                         net (fo=2, routed)           0.619    13.406    bkg/R_rom_addr_reg_26[0]
    SLICE_X53Y118        LUT5 (Prop_lut5_I2_O)        0.124    13.530 r  bkg/R_rom_addr_reg_i_42/O
                         net (fo=13, routed)          0.675    14.205    bkg/R_rom_addr_reg_i_42_n_0
    SLICE_X59Y117        LUT6 (Prop_lut6_I3_O)        0.124    14.329 r  bkg/R_rom_addr_reg_i_51_comp/O
                         net (fo=1, routed)           0.154    14.482    vgainst/R_rom_addr_reg_21
    SLICE_X59Y117        LUT5 (Prop_lut5_I0_O)        0.124    14.606 r  vgainst/R_rom_addr_reg_i_8/O
                         net (fo=1, routed)           0.557    15.164    bkg/A[7]
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.571    10.533    bkg/clk_out1
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/CLK
                         clock pessimism              0.560    11.093    
                         clock uncertainty           -0.154    10.939    
    DSP48_X1Y46          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.722     7.217    bkg/R_rom_addr_reg
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                         -15.164    
  -------------------------------------------------------------------
                         slack                                 -7.946    

Slack (VIOLATED) :        -7.945ns  (required time - arrival time)
  Source:                 vgainst/curr_y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            bkg/R_rom_addr_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.094ns  (logic 7.412ns (46.056%)  route 8.682ns (53.944%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.533 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609    -0.931    vgainst/clk_out1
    SLICE_X53Y103        FDRE                                         r  vgainst/curr_y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  vgainst/curr_y_counter_reg[2]/Q
                         net (fo=221, routed)         1.233     0.758    vgainst/curr_y_counter_reg[9]_0[1]
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.124     0.882 r  vgainst/R_rom_addr_reg_i_575/O
                         net (fo=20, routed)          0.634     1.516    vgainst/R_rom_addr_reg_i_575_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.640 r  vgainst/R_rom_addr_reg_i_620/O
                         net (fo=10, routed)          0.778     2.418    vgainst/R_rom_addr_reg_i_620_n_0
    SLICE_X56Y104        LUT4 (Prop_lut4_I0_O)        0.124     2.542 r  vgainst/R_rom_addr_reg_i_2063/O
                         net (fo=1, routed)           0.000     2.542    vgainst/R_rom_addr_reg_i_2063_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.922 r  vgainst/R_rom_addr_reg_i_1923/CO[3]
                         net (fo=1, routed)           0.000     2.922    vgainst/R_rom_addr_reg_i_1923_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.161 r  vgainst/R_rom_addr_reg_i_1781/O[2]
                         net (fo=2, routed)           0.696     3.857    vgainst/curr_y_counter_reg[8]_4[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.684     4.541 r  vgainst/R_rom_addr_reg_i_1581/CO[3]
                         net (fo=1, routed)           0.000     4.541    vgainst/R_rom_addr_reg_i_1581_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  vgainst/R_rom_addr_reg_i_1321/CO[3]
                         net (fo=1, routed)           0.000     4.655    vgainst/R_rom_addr_reg_i_1321_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.877 r  vgainst/R_rom_addr_reg_i_1021/O[0]
                         net (fo=4, routed)           0.654     5.531    vgainst/R_rom_addr_reg_i_1021_n_7
    SLICE_X54Y110        LUT5 (Prop_lut5_I2_O)        0.299     5.830 r  vgainst/R_rom_addr_reg_i_1012/O
                         net (fo=2, routed)           0.604     6.434    vgainst/R_rom_addr_reg_i_1012_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  vgainst/R_rom_addr_reg_i_1016/O
                         net (fo=1, routed)           0.000     6.558    vgainst/R_rom_addr_reg_i_1016_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.959 r  vgainst/R_rom_addr_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000     6.959    vgainst/R_rom_addr_reg_i_651_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  vgainst/R_rom_addr_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     7.073    vgainst/R_rom_addr_reg_i_353_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  vgainst/R_rom_addr_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000     7.187    vgainst/R_rom_addr_reg_i_173_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  vgainst/R_rom_addr_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     7.301    vgainst/R_rom_addr_reg_i_61_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.635 r  vgainst/R_rom_addr_reg_i_55/O[1]
                         net (fo=5, routed)           0.583     8.217    vgainst_n_282
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.303     8.520 r  R_rom_addr_reg_i_1239/O
                         net (fo=1, routed)           0.000     8.520    R_rom_addr_reg_i_1239_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.052 r  R_rom_addr_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000     9.052    R_rom_addr_reg_i_926_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.166 r  R_rom_addr_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000     9.166    vgainst/R_rom_addr_reg_i_1522_0[0]
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.323 r  vgainst/R_rom_addr_reg_i_286/CO[1]
                         net (fo=4, routed)           0.645     9.968    vgainst/R_rom_addr_reg_i_286_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.765 r  vgainst/R_rom_addr_reg_i_114/CO[2]
                         net (fo=35, routed)          0.852    11.617    vgainst/curr_y_counter_reg[9]_6[0]
    SLICE_X52Y116        LUT5 (Prop_lut5_I4_O)        0.313    11.930 r  vgainst/R_rom_addr_reg_i_1524/O
                         net (fo=1, routed)           0.000    11.930    vgainst/R_rom_addr_reg_i_1524_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.331 r  vgainst/R_rom_addr_reg_i_1226/CO[3]
                         net (fo=1, routed)           0.000    12.331    vgainst/R_rom_addr_reg_i_1226_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.445 r  vgainst/R_rom_addr_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    12.445    vgainst/R_rom_addr_reg_i_917_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  vgainst/R_rom_addr_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    12.559    vgainst/R_rom_addr_reg_i_521_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 r  vgainst/R_rom_addr_reg_i_277/CO[3]
                         net (fo=1, routed)           0.000    12.673    vgainst/R_rom_addr_reg_i_277_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.787 f  vgainst/R_rom_addr_reg_i_113/CO[3]
                         net (fo=2, routed)           0.619    13.406    bkg/R_rom_addr_reg_26[0]
    SLICE_X53Y118        LUT5 (Prop_lut5_I2_O)        0.124    13.530 r  bkg/R_rom_addr_reg_i_42/O
                         net (fo=13, routed)          0.815    14.345    bkg/R_rom_addr_reg_i_42_n_0
    SLICE_X59Y116        LUT6 (Prop_lut6_I2_O)        0.124    14.469 r  bkg/R_rom_addr_reg_i_60_comp/O
                         net (fo=1, routed)           0.154    14.623    vgainst/R_rom_addr_reg_14
    SLICE_X59Y116        LUT5 (Prop_lut5_I0_O)        0.124    14.747 r  vgainst/R_rom_addr_reg_i_15/O
                         net (fo=1, routed)           0.415    15.162    bkg/A[0]
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.571    10.533    bkg/clk_out1
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/CLK
                         clock pessimism              0.560    11.093    
                         clock uncertainty           -0.154    10.939    
    DSP48_X1Y46          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     7.217    bkg/R_rom_addr_reg
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                         -15.162    
  -------------------------------------------------------------------
                         slack                                 -7.945    

Slack (VIOLATED) :        -7.943ns  (required time - arrival time)
  Source:                 vgainst/curr_y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            bkg/R_rom_addr_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.091ns  (logic 7.281ns (45.249%)  route 8.810ns (54.751%))
  Logic Levels:           27  (CARRY4=18 LUT2=2 LUT5=4 LUT6=3)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.533 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609    -0.931    vgainst/clk_out1
    SLICE_X53Y103        FDRE                                         r  vgainst/curr_y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  vgainst/curr_y_counter_reg[2]/Q
                         net (fo=221, routed)         0.957     0.482    vgainst/curr_y_counter_reg[9]_0[1]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.124     0.606 r  vgainst/R_rom_addr_reg_i_1270/O
                         net (fo=2, routed)           0.467     1.073    vgainst/R_rom_addr_reg_i_1270_n_0
    SLICE_X53Y107        LUT6 (Prop_lut6_I4_O)        0.124     1.197 r  vgainst/R_rom_addr_reg_i_953/O
                         net (fo=31, routed)          0.810     2.007    vgainst/R_rom_addr_reg_i_953_n_0
    SLICE_X50Y102        LUT5 (Prop_lut5_I3_O)        0.124     2.131 r  vgainst/R_rom_addr_reg_i_2117/O
                         net (fo=1, routed)           0.540     2.671    vgainst/R_rom_addr_reg_i_2117_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.069 r  vgainst/R_rom_addr_reg_i_2050/CO[3]
                         net (fo=1, routed)           0.000     3.069    vgainst/R_rom_addr_reg_i_2050_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.291 r  vgainst/R_rom_addr_reg_i_1906/O[0]
                         net (fo=2, routed)           0.630     3.921    vgainst/curr_y_counter_reg[8]_0[3]
    SLICE_X50Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571     4.492 r  vgainst/R_rom_addr_reg_i_1905/CO[3]
                         net (fo=1, routed)           0.000     4.492    vgainst/R_rom_addr_reg_i_1905_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.609 r  vgainst/R_rom_addr_reg_i_1761/CO[3]
                         net (fo=1, routed)           0.000     4.609    vgainst/R_rom_addr_reg_i_1761_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.932 r  vgainst/R_rom_addr_reg_i_1565/O[1]
                         net (fo=5, routed)           0.495     5.427    vgainst_n_228
    SLICE_X49Y105        LUT5 (Prop_lut5_I2_O)        0.306     5.733 r  R_rom_addr_reg_i_1293/O
                         net (fo=1, routed)           0.634     6.366    vgainst/R_rom_addr_reg_i_994_2[0]
    SLICE_X51Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.892 r  vgainst/R_rom_addr_reg_i_994/CO[3]
                         net (fo=1, routed)           0.000     6.892    vgainst/R_rom_addr_reg_i_994_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  vgainst/R_rom_addr_reg_i_642/CO[3]
                         net (fo=1, routed)           0.000     7.006    vgainst/R_rom_addr_reg_i_642_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  vgainst/R_rom_addr_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     7.120    vgainst/R_rom_addr_reg_i_352_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  vgainst/R_rom_addr_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.234    vgainst/R_rom_addr_reg_i_299_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.568 r  vgainst/R_rom_addr_reg_i_119/O[1]
                         net (fo=5, routed)           0.596     8.164    vgainst_n_239
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.303     8.467 r  R_rom_addr_reg_i_986/O
                         net (fo=1, routed)           0.000     8.467    R_rom_addr_reg_i_986_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.999 r  R_rom_addr_reg_i_567/CO[3]
                         net (fo=1, routed)           0.000     8.999    vgainst/R_rom_addr_reg_i_1551_0[0]
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.156 r  vgainst/R_rom_addr_reg_i_319/CO[1]
                         net (fo=4, routed)           0.530     9.687    vgainst/R_rom_addr_reg_i_319_n_2
    SLICE_X53Y112        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    10.490 r  vgainst/R_rom_addr_reg_i_121/O[1]
                         net (fo=3, routed)           0.755    11.245    vgainst/R_rom_addr_reg_i_121_n_6
    SLICE_X54Y114        LUT5 (Prop_lut5_I3_O)        0.303    11.548 r  vgainst/R_rom_addr_reg_i_1548/O
                         net (fo=1, routed)           0.000    11.548    vgainst/R_rom_addr_reg_i_1548_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.924 r  vgainst/R_rom_addr_reg_i_1275/CO[3]
                         net (fo=1, routed)           0.000    11.924    vgainst/R_rom_addr_reg_i_1275_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.041 r  vgainst/R_rom_addr_reg_i_973/CO[3]
                         net (fo=1, routed)           0.000    12.041    vgainst/R_rom_addr_reg_i_973_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.158 r  vgainst/R_rom_addr_reg_i_558/CO[3]
                         net (fo=1, routed)           0.000    12.158    vgainst/R_rom_addr_reg_i_558_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.275 r  vgainst/R_rom_addr_reg_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.275    vgainst/R_rom_addr_reg_i_310_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.392 r  vgainst/R_rom_addr_reg_i_120/CO[3]
                         net (fo=12, routed)          0.876    13.268    vgainst/R_rom_addr_reg_i_120_n_0
    SLICE_X61Y118        LUT6 (Prop_lut6_I2_O)        0.124    13.392 r  vgainst/R_rom_addr_reg_i_170/O
                         net (fo=1, routed)           0.667    14.059    bkg/R_rom_addr_reg_14
    SLICE_X61Y118        LUT6 (Prop_lut6_I3_O)        0.124    14.183 r  bkg/R_rom_addr_reg_i_58_comp/O
                         net (fo=1, routed)           0.305    14.488    vgainst/R_rom_addr_reg_16
    SLICE_X60Y116        LUT5 (Prop_lut5_I0_O)        0.124    14.612 r  vgainst/R_rom_addr_reg_i_13/O
                         net (fo=1, routed)           0.548    15.160    bkg/A[2]
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.571    10.533    bkg/clk_out1
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/CLK
                         clock pessimism              0.560    11.093    
                         clock uncertainty           -0.154    10.939    
    DSP48_X1Y46          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722     7.217    bkg/R_rom_addr_reg
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                         -15.160    
  -------------------------------------------------------------------
                         slack                                 -7.943    

Slack (VIOLATED) :        -7.917ns  (required time - arrival time)
  Source:                 vgainst/curr_y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            bkg/R_rom_addr_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.065ns  (logic 7.412ns (46.138%)  route 8.653ns (53.862%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.533 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609    -0.931    vgainst/clk_out1
    SLICE_X53Y103        FDRE                                         r  vgainst/curr_y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  vgainst/curr_y_counter_reg[2]/Q
                         net (fo=221, routed)         1.233     0.758    vgainst/curr_y_counter_reg[9]_0[1]
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.124     0.882 r  vgainst/R_rom_addr_reg_i_575/O
                         net (fo=20, routed)          0.634     1.516    vgainst/R_rom_addr_reg_i_575_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.640 r  vgainst/R_rom_addr_reg_i_620/O
                         net (fo=10, routed)          0.778     2.418    vgainst/R_rom_addr_reg_i_620_n_0
    SLICE_X56Y104        LUT4 (Prop_lut4_I0_O)        0.124     2.542 r  vgainst/R_rom_addr_reg_i_2063/O
                         net (fo=1, routed)           0.000     2.542    vgainst/R_rom_addr_reg_i_2063_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.922 r  vgainst/R_rom_addr_reg_i_1923/CO[3]
                         net (fo=1, routed)           0.000     2.922    vgainst/R_rom_addr_reg_i_1923_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.161 r  vgainst/R_rom_addr_reg_i_1781/O[2]
                         net (fo=2, routed)           0.696     3.857    vgainst/curr_y_counter_reg[8]_4[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.684     4.541 r  vgainst/R_rom_addr_reg_i_1581/CO[3]
                         net (fo=1, routed)           0.000     4.541    vgainst/R_rom_addr_reg_i_1581_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  vgainst/R_rom_addr_reg_i_1321/CO[3]
                         net (fo=1, routed)           0.000     4.655    vgainst/R_rom_addr_reg_i_1321_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.877 r  vgainst/R_rom_addr_reg_i_1021/O[0]
                         net (fo=4, routed)           0.654     5.531    vgainst/R_rom_addr_reg_i_1021_n_7
    SLICE_X54Y110        LUT5 (Prop_lut5_I2_O)        0.299     5.830 r  vgainst/R_rom_addr_reg_i_1012/O
                         net (fo=2, routed)           0.604     6.434    vgainst/R_rom_addr_reg_i_1012_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  vgainst/R_rom_addr_reg_i_1016/O
                         net (fo=1, routed)           0.000     6.558    vgainst/R_rom_addr_reg_i_1016_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.959 r  vgainst/R_rom_addr_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000     6.959    vgainst/R_rom_addr_reg_i_651_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  vgainst/R_rom_addr_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     7.073    vgainst/R_rom_addr_reg_i_353_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  vgainst/R_rom_addr_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000     7.187    vgainst/R_rom_addr_reg_i_173_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  vgainst/R_rom_addr_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     7.301    vgainst/R_rom_addr_reg_i_61_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.635 r  vgainst/R_rom_addr_reg_i_55/O[1]
                         net (fo=5, routed)           0.583     8.217    vgainst_n_282
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.303     8.520 r  R_rom_addr_reg_i_1239/O
                         net (fo=1, routed)           0.000     8.520    R_rom_addr_reg_i_1239_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.052 r  R_rom_addr_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000     9.052    R_rom_addr_reg_i_926_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.166 r  R_rom_addr_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000     9.166    vgainst/R_rom_addr_reg_i_1522_0[0]
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.323 r  vgainst/R_rom_addr_reg_i_286/CO[1]
                         net (fo=4, routed)           0.645     9.968    vgainst/R_rom_addr_reg_i_286_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.765 r  vgainst/R_rom_addr_reg_i_114/CO[2]
                         net (fo=35, routed)          0.852    11.617    vgainst/curr_y_counter_reg[9]_6[0]
    SLICE_X52Y116        LUT5 (Prop_lut5_I4_O)        0.313    11.930 r  vgainst/R_rom_addr_reg_i_1524/O
                         net (fo=1, routed)           0.000    11.930    vgainst/R_rom_addr_reg_i_1524_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.331 r  vgainst/R_rom_addr_reg_i_1226/CO[3]
                         net (fo=1, routed)           0.000    12.331    vgainst/R_rom_addr_reg_i_1226_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.445 r  vgainst/R_rom_addr_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    12.445    vgainst/R_rom_addr_reg_i_917_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  vgainst/R_rom_addr_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    12.559    vgainst/R_rom_addr_reg_i_521_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 r  vgainst/R_rom_addr_reg_i_277/CO[3]
                         net (fo=1, routed)           0.000    12.673    vgainst/R_rom_addr_reg_i_277_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.787 f  vgainst/R_rom_addr_reg_i_113/CO[3]
                         net (fo=2, routed)           0.619    13.406    bkg/R_rom_addr_reg_26[0]
    SLICE_X53Y118        LUT5 (Prop_lut5_I2_O)        0.124    13.530 r  bkg/R_rom_addr_reg_i_42/O
                         net (fo=13, routed)          0.671    14.201    bkg/R_rom_addr_reg_i_42_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.325 r  bkg/R_rom_addr_reg_i_53_comp_1/O
                         net (fo=1, routed)           0.283    14.608    vgainst/R_rom_addr_reg_19
    SLICE_X59Y116        LUT6 (Prop_lut6_I4_O)        0.124    14.732 r  vgainst/R_rom_addr_reg_i_10_comp/O
                         net (fo=1, routed)           0.402    15.134    bkg/A[5]
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.571    10.533    bkg/clk_out1
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/CLK
                         clock pessimism              0.560    11.093    
                         clock uncertainty           -0.154    10.939    
    DSP48_X1Y46          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722     7.217    bkg/R_rom_addr_reg
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                 -7.917    

Slack (VIOLATED) :        -7.901ns  (required time - arrival time)
  Source:                 vgainst/curr_y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            bkg/R_rom_addr_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.049ns  (logic 7.288ns (45.410%)  route 8.761ns (54.590%))
  Logic Levels:           28  (CARRY4=19 LUT2=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.533 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609    -0.931    vgainst/clk_out1
    SLICE_X53Y103        FDRE                                         r  vgainst/curr_y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  vgainst/curr_y_counter_reg[2]/Q
                         net (fo=221, routed)         1.233     0.758    vgainst/curr_y_counter_reg[9]_0[1]
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.124     0.882 r  vgainst/R_rom_addr_reg_i_575/O
                         net (fo=20, routed)          0.634     1.516    vgainst/R_rom_addr_reg_i_575_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.640 r  vgainst/R_rom_addr_reg_i_620/O
                         net (fo=10, routed)          0.778     2.418    vgainst/R_rom_addr_reg_i_620_n_0
    SLICE_X56Y104        LUT4 (Prop_lut4_I0_O)        0.124     2.542 r  vgainst/R_rom_addr_reg_i_2063/O
                         net (fo=1, routed)           0.000     2.542    vgainst/R_rom_addr_reg_i_2063_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.922 r  vgainst/R_rom_addr_reg_i_1923/CO[3]
                         net (fo=1, routed)           0.000     2.922    vgainst/R_rom_addr_reg_i_1923_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.161 r  vgainst/R_rom_addr_reg_i_1781/O[2]
                         net (fo=2, routed)           0.696     3.857    vgainst/curr_y_counter_reg[8]_4[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.684     4.541 r  vgainst/R_rom_addr_reg_i_1581/CO[3]
                         net (fo=1, routed)           0.000     4.541    vgainst/R_rom_addr_reg_i_1581_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  vgainst/R_rom_addr_reg_i_1321/CO[3]
                         net (fo=1, routed)           0.000     4.655    vgainst/R_rom_addr_reg_i_1321_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.877 r  vgainst/R_rom_addr_reg_i_1021/O[0]
                         net (fo=4, routed)           0.654     5.531    vgainst/R_rom_addr_reg_i_1021_n_7
    SLICE_X54Y110        LUT5 (Prop_lut5_I2_O)        0.299     5.830 r  vgainst/R_rom_addr_reg_i_1012/O
                         net (fo=2, routed)           0.604     6.434    vgainst/R_rom_addr_reg_i_1012_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  vgainst/R_rom_addr_reg_i_1016/O
                         net (fo=1, routed)           0.000     6.558    vgainst/R_rom_addr_reg_i_1016_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.959 r  vgainst/R_rom_addr_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000     6.959    vgainst/R_rom_addr_reg_i_651_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  vgainst/R_rom_addr_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     7.073    vgainst/R_rom_addr_reg_i_353_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  vgainst/R_rom_addr_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000     7.187    vgainst/R_rom_addr_reg_i_173_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  vgainst/R_rom_addr_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     7.301    vgainst/R_rom_addr_reg_i_61_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.635 r  vgainst/R_rom_addr_reg_i_55/O[1]
                         net (fo=5, routed)           0.583     8.217    vgainst_n_282
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.303     8.520 r  R_rom_addr_reg_i_1239/O
                         net (fo=1, routed)           0.000     8.520    R_rom_addr_reg_i_1239_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.052 r  R_rom_addr_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000     9.052    R_rom_addr_reg_i_926_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.166 r  R_rom_addr_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000     9.166    vgainst/R_rom_addr_reg_i_1522_0[0]
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.323 r  vgainst/R_rom_addr_reg_i_286/CO[1]
                         net (fo=4, routed)           0.645     9.968    vgainst/R_rom_addr_reg_i_286_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.765 r  vgainst/R_rom_addr_reg_i_114/CO[2]
                         net (fo=35, routed)          0.852    11.617    vgainst/curr_y_counter_reg[9]_6[0]
    SLICE_X52Y116        LUT5 (Prop_lut5_I4_O)        0.313    11.930 r  vgainst/R_rom_addr_reg_i_1524/O
                         net (fo=1, routed)           0.000    11.930    vgainst/R_rom_addr_reg_i_1524_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.331 r  vgainst/R_rom_addr_reg_i_1226/CO[3]
                         net (fo=1, routed)           0.000    12.331    vgainst/R_rom_addr_reg_i_1226_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.445 r  vgainst/R_rom_addr_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    12.445    vgainst/R_rom_addr_reg_i_917_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  vgainst/R_rom_addr_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    12.559    vgainst/R_rom_addr_reg_i_521_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 r  vgainst/R_rom_addr_reg_i_277/CO[3]
                         net (fo=1, routed)           0.000    12.673    vgainst/R_rom_addr_reg_i_277_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.787 r  vgainst/R_rom_addr_reg_i_113/CO[3]
                         net (fo=2, routed)           0.614    13.401    vgainst/curr_y_counter_reg[9]_7[0]
    SLICE_X53Y118        LUT5 (Prop_lut5_I0_O)        0.124    13.525 r  vgainst/R_rom_addr_reg_i_36/O
                         net (fo=12, routed)          1.068    14.593    vgainst/R_rom_addr_reg_i_36_n_0
    SLICE_X59Y117        LUT5 (Prop_lut5_I1_O)        0.124    14.717 r  vgainst/R_rom_addr_reg_i_6/O
                         net (fo=1, routed)           0.402    15.118    bkg/A[9]
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         1.571    10.533    bkg/clk_out1
    DSP48_X1Y46          DSP48E1                                      r  bkg/R_rom_addr_reg/CLK
                         clock pessimism              0.560    11.093    
                         clock uncertainty           -0.154    10.939    
    DSP48_X1Y46          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722     7.217    bkg/R_rom_addr_reg
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                         -15.118    
  -------------------------------------------------------------------
                         slack                                 -7.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gold_blk/addr1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.583%)  route 0.234ns (62.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.586    -0.578    gold_blk/clk_out1
    SLICE_X72Y79         FDRE                                         r  gold_blk/addr1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  gold_blk/addr1_reg[4]/Q
                         net (fo=4, routed)           0.234    -0.203    rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y32         RAMB18E1                                     r  rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.902    -0.771    rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.518    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.335    rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gold_blk/addr0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.249%)  route 0.271ns (65.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.564    -0.600    gold_blk/clk_out1
    SLICE_X64Y85         FDRE                                         r  gold_blk/addr0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  gold_blk/addr0_reg[8]/Q
                         net (fo=6, routed)           0.271    -0.189    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y34         RAMB18E1                                     r  rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.879    -0.794    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.336    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 gold_blk/addr1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.839%)  route 0.252ns (64.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.587    -0.577    gold_blk/clk_out1
    SLICE_X72Y80         FDRE                                         r  gold_blk/addr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  gold_blk/addr1_reg[0]/Q
                         net (fo=8, routed)           0.252    -0.184    rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y32         RAMB18E1                                     r  rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.902    -0.771    rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.518    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.335    rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 gold_blk/addr0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.554%)  route 0.279ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.565    -0.599    gold_blk/clk_out1
    SLICE_X64Y87         FDRE                                         r  gold_blk/addr0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  gold_blk/addr0_reg[10]/Q
                         net (fo=3, routed)           0.279    -0.179    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y34         RAMB18E1                                     r  rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.879    -0.794    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.336    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 gold_blk/addr0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.614%)  route 0.291ns (67.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.564    -0.600    gold_blk/clk_out1
    SLICE_X64Y86         FDRE                                         r  gold_blk/addr0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  gold_blk/addr0_reg[9]/Q
                         net (fo=4, routed)           0.291    -0.168    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y34         RAMB18E1                                     r  rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.879    -0.794    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.336    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 gold_blk/addr0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.049%)  route 0.299ns (67.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.564    -0.600    gold_blk/clk_out1
    SLICE_X64Y85         FDRE                                         r  gold_blk/addr0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  gold_blk/addr0_reg[6]/Q
                         net (fo=8, routed)           0.299    -0.160    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y34         RAMB18E1                                     r  rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.879    -0.794    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.336    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gold_blk/addr1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.242%)  route 0.246ns (65.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.587    -0.577    gold_blk/clk_out1
    SLICE_X72Y80         FDRE                                         r  gold_blk/addr1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  gold_blk/addr1_reg[5]/Q
                         net (fo=9, routed)           0.246    -0.203    rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y32         RAMB18E1                                     r  rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.902    -0.771    rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.518    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129    -0.389    rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 gold_blk/addr1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.616%)  route 0.291ns (67.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.587    -0.577    gold_blk/clk_out1
    SLICE_X72Y80         FDRE                                         r  gold_blk/addr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  gold_blk/addr1_reg[1]/Q
                         net (fo=7, routed)           0.291    -0.145    rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y32         RAMB18E1                                     r  rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.902    -0.771    rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.518    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.335    rom_gold1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 gold_blk/addr0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.019%)  route 0.314ns (68.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.564    -0.600    gold_blk/clk_out1
    SLICE_X64Y85         FDRE                                         r  gold_blk/addr0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  gold_blk/addr0_reg[0]/Q
                         net (fo=8, routed)           0.314    -0.146    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y34         RAMB18E1                                     r  rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.879    -0.794    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.336    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 gold_blk/addr0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.753%)  route 0.275ns (68.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.564    -0.600    gold_blk/clk_out1
    SLICE_X64Y85         FDRE                                         r  gold_blk/addr0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  gold_blk/addr0_reg[7]/Q
                         net (fo=7, routed)           0.275    -0.197    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y34         RAMB18E1                                     r  rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixClkIns/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixClkIns/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pixClkIns/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixClkIns/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixClkIns/inst/clkout1_buf/O
                         net (fo=179, routed)         0.879    -0.794    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.389    rom_gold0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.991 }
Period(ns):         11.982
Sources:            { pixClkIns/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y18     rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y18     rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y21     rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y21     rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X2Y22     rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X2Y22     rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X2Y21     rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X2Y21     rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X2Y23     rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X2Y23     rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.982      201.378    MMCME2_ADV_X1Y2  pixClkIns/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X53Y108    vgainst/curr_y_counter_reg[0]_replica_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X61Y88     moveHook/clk_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X54Y120    bkg/counterRow_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X54Y120    bkg/counterRow_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X64Y85     gold_blk/addr0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X64Y87     gold_blk/addr0_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X68Y85     gold_blk/addr0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X70Y86     gold_blk/addr0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X70Y86     gold_blk/addr0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X70Y85     gold_blk/addr0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X59Y107    vgainst/curr_y_counter_reg[1]_rep__0_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X57Y102    vgainst/curr_y_counter_reg[1]_rep__0_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X59Y111    vgainst/curr_y_counter_reg[1]_rep__0_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X60Y107    vgainst/curr_y_counter_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X56Y102    vgainst/curr_y_counter_reg[0]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X51Y101    vgainst/curr_y_counter_reg[0]_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X65Y105    vgainst/curr_y_counter_reg[0]_replica_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X65Y105    vgainst/curr_y_counter_reg[0]_replica_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X61Y111    vgainst/curr_y_counter_reg[0]_replica_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X48Y106    vgainst/curr_y_counter_reg[0]_replica_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pixClkIns/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   pixClkIns/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  pixClkIns/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  pixClkIns/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  pixClkIns/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  pixClkIns/inst/mmcm_adv_inst/CLKFBOUT



