#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Dec 14 14:24:40 2017
# Process ID: 6140
# Log file: C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1505 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/pa.fromNetlist.tcl}
# create_project -name ic -dir "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/planAhead_run_1" -part xc3s1200eft256-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/inputProcessor.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "ic.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf' to fileset 'constrs_1'
# add_files [list {ic.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200eft256-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design inputProcessor.ngc ...
WARNING:NetListWriters:298 - No output is written to inputProcessor.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_310/XLXI_2/Mcompar_cnt10k_cmp_gt0000_lut<11 : 0> on block inputProcessor
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_311/XLXI_82/Mcompar_cnt10k_cmp_gt0000_lut<11 : 0> on block
   inputProcessor is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file inputProcessor.edif ...
ngc2edif: Total memory usage is 79896 kilobytes

Parsing EDIF File [./planAhead_run_1/ic.data/cache/inputProcessor_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/ic.data/cache/inputProcessor_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'inputProcessor' is not ideal for floorplanning, since the cellview 'inputProcessor' defined in file 'inputProcessor.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ft256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ft256/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site R17 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:2]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site R33 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:4]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site R31 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:5]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site R29 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:6]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site R27 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:7]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site R19 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:8]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site R21 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:9]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site R23 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:10]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site R25 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:11]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site B18 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:13]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site D18 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:14]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site J15 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:19]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site C18 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:24]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site H17 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:25]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site F17#F12 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:26]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site C17 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:27]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site L18 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:28]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site F18 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:29]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site D17 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:30]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'sseg[3]' at site D16, Illegal to place instance sseg_3_OBUF on site D16 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:31]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site J17 [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf:33]
Finished Parsing UCF File [C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/ic.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 43b9f85d
link_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 568.500 ; gain = 162.930
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic\planAhead_pid6140.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Dec 14 14:25:15 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
