#include "apic.h"
#include "panic.h"
#include "paging.h"
#include "io.h"

#define TYPE_LAPIC          0
#define TYPE_IOAPIC         1
#define TYPE_ISO            2
#define TYPE_NMI            3
#define TYPE_LAPIC_OVERRIDE 4

#define FLAGS_ACTIVE_LOW      2
#define FLAGS_LEVEL_TRIGGERED 8

struct ioapic {
    uint32_t reg;
    uint32_t pad[3];
    uint32_t data;
};

volatile uint32_t* lapic_ptr = NULL;
volatile struct ioapic* ioapic_ptr = NULL;

struct madt_entry {
    uint8_t type;
    uint8_t length;
    uint8_t data[0];
} __attribute__((packed));

struct madt_header {
    struct acpi_sdt_header acpi;
    uint32_t lapic_addr;
    uint32_t flags;
    struct madt_entry first_entry;
} __attribute__((packed));

static void lapic_write(size_t idx, uint32_t value) {
    lapic_ptr[idx / 4] = value;
    lapic_ptr[0];
}

static uint32_t lapic_read(size_t idx) {
    return lapic_ptr[idx / 4];
}

#define APIC_ID          0x20
#define APIC_VER         0x30
#define APIC_TASKPRIOR   0x80
#define APIC_EOI         0x0B0
#define APIC_LDR         0x0D0
#define APIC_DFR         0x0E0
#define APIC_SPURIOUS    0x0F0
#define APIC_ESR         0x280
#define APIC_ICRL        0x300
#define APIC_ICRH        0x310
#define APIC_LVT_TMR     0x320
#define APIC_LVT_PERF    0x340
#define APIC_LVT_LINT0   0x350
#define APIC_LVT_LINT1   0x360
#define APIC_LVT_ERR     0x370
#define APIC_TMRINITCNT  0x380
#define APIC_TMRCURRCNT  0x390
#define APIC_TMRDIV      0x3E0
#define APIC_LAST        0x38F
#define APIC_DISABLE     0x10000
#define APIC_SW_ENABLE   0x100
#define APIC_CPUFOCUS    0x200
#define APIC_NMI         (4<<8)
#define APIC_INIT        0x500
#define APIC_BCAST       0x80000
#define APIC_LEVEL       0x8000
#define APIC_DELIVS      0x1000
#define TMR_PERIODIC     0x20000
#define TMR_BASEDIV      (1<<20)

#define IOAPIC_REG_TABLE  0x10

static void ioapic_write(int reg, uint32_t data) {
    ioapic_ptr->reg = reg;
    ioapic_ptr->data = data;
}

static void ioapic_enable(int irq, int target_irq) {
    ioapic_write(IOAPIC_REG_TABLE + 2 * irq, target_irq);
    ioapic_write(IOAPIC_REG_TABLE + 2 * irq + 1, 0);
}

void apic_init(struct acpi_sdt* rsdt) {
    struct madt_header* header = (struct madt_header*)acpi_find_sdt(rsdt, "APIC");
    if (!header) {
        panic("MADT not found!");
    }

    lapic_ptr = (volatile uint32_t*)header->lapic_addr;

    struct madt_entry* entry = &header->first_entry;

    for (;;) {
        if ((uint8_t*)entry >= (uint8_t*)header + header->acpi.length)  {
            break;
        }

        switch (entry->type) {
            case TYPE_LAPIC:
                break;
            case TYPE_IOAPIC:
                ioapic_ptr = (volatile struct ioapic*)(*(uint32_t*)(&entry->data[2]));
                break;
        }

        entry = (struct madt_entry*)((uint8_t*)entry + entry->length);
    }

    if (!ioapic_ptr) {
        panic("cannot locate I/O APIC address");
    }

    if (!lapic_ptr) {
        panic("cannot locate Local APIC address");
    }

    identity_map(lapic_ptr, 2 * PAGE_SIZE);
    identity_map(ioapic_ptr, 2 * PAGE_SIZE);

    // Disable old PIC.
    outb(0x20 + 1, 0xFF);
    outb(0xA0 + 1, 0xFF);

    lapic_write(APIC_SPURIOUS, 39 | APIC_SW_ENABLE);

    lapic_write(APIC_LVT_PERF, APIC_DISABLE);
    lapic_write(APIC_LVT_LINT0, APIC_DISABLE);
    lapic_write(APIC_LVT_LINT1, APIC_DISABLE);

    lapic_write(APIC_EOI, 0);

    lapic_write(APIC_TASKPRIOR, 0);

    lapic_write(APIC_TMRDIV, 0xB);
    lapic_write(APIC_LVT_TMR, 32 | TMR_PERIODIC);
    lapic_write(APIC_TMRINITCNT, 10000000);

    ioapic_enable(1, 40);
    ioapic_enable(14, 41);
    ioapic_enable(15, 42);
}

void apic_eoi() {
    lapic_write(APIC_EOI, 0);
}


static inline void pit_prepare_sleep(int mcsec) {
    /*  ;initialize PIT Ch 2 in one-shot mode
		;waiting 1 sec could slow down boot time considerably,
		;so we'll wait 1/100 sec, and multiply the counted ticks
		mov			dx, 61h
		in			al, dx
		and			al, 0fdh
		or			al, 1
		out			dx, al
		mov			al, 10110010b
		out			43h, al
		;1193180/100 Hz = 11931 = 2e9bh
		mov			al, 9bh		;LSB
		out			42h, al
		in			al, 60h		;short delay
		mov			al, 2eh		;MSB
		out			42h, al
     */
    int st = inb(0x61);
    st = (st & 0xfd) | 1;
    outb(0x61, st);
    outb(0x43, 0b10110010);
    int tick_cnt = 1193182 / (mcsec / 100);
    outb(0x42, tick_cnt & 0xff);
    inb(0x60);  // short delay
    outb(0x42, tick_cnt >> 8);
}

static inline uint32_t pit_perform_sleep() {
    /*  ;reset PIT one-shot counter (start counting)
		in			al, dx
		and			al, 0feh
		out			dx, al		;gate low
		or			al, 1
		out			dx, al		;gate high
		;now wait until PIT counter reaches zero
@@:		in			al, dx
		and			al, 20h
		jz			@b
     */
    int st = inb(0x61);
    st = (st & 0xfe);
    outb(0x61, st);
    st |= 1;
    outb(0x61, st);
    uint32_t cnt = 0;
    while ((inb(0x61) & 0x20) != 0) {
        ++cnt;
    }
    return cnt;
}

void calibrate_apic_timer() {
    // Tell APIC timer to use divider 16
    lapic_write(APIC_TMRDIV, 0x3);

    // Prepare the PIT to sleep for 10ms (10000Âµs)
    pit_prepare_sleep(10000);

    // Set APIC init counter to -1
    lapic_write(APIC_TMRINITCNT, 0xFFFFFFFF);

    // Perform PIT-supported sleep
    pit_perform_sleep();

    // Stop the APIC timer
    lapic_write(APIC_LVT_TMR, APIC_DISABLE);

    // Now we know how often the APIC timer has ticked in 10ms
    uint32_t ticksIn10ms = 0xFFFFFFFF - lapic_read(APIC_TMRCURRCNT);

    // Start timer as periodic on IRQ 0, divider 16, with the number of ticks we counted
    lapic_write(APIC_LVT_TMR, 32 | TMR_PERIODIC);
    lapic_write(APIC_TMRDIV, 0x3);

    // Fire IRQ0 at every millisecond
    lapic_write(APIC_TMRINITCNT, ticksIn10ms / 10);
}
