Classic Timing Analyzer report for ALU
Tue Jul 13 22:55:47 2010
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Sclk'
  6. Clock Setup: 'CN'
  7. Clock Setup: 'T4'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                           ; To                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.914 ns                                       ; IN[4]                                                                          ; 74373b:inst3|16                                                                ; --         ; A0_B1    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 17.974 ns                                      ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; F[3]                                                                           ; Sclk       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.342 ns                                      ; IN[7]                                                                          ; 74373b:inst2|19                                                                ; --         ; A0_B1    ; 0            ;
; Clock Setup: 'T4'            ; N/A   ; None          ; 189.43 MHz ( period = 5.279 ns )               ; inst4                                                                          ; inst4                                                                          ; T4         ; T4       ; 0            ;
; Clock Setup: 'CN'            ; N/A   ; None          ; 189.43 MHz ( period = 5.279 ns )               ; inst4                                                                          ; inst4                                                                          ; CN         ; CN       ; 0            ;
; Clock Setup: 'Sclk'          ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; Sclk       ; Sclk     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                ;                                                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F484C8       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Sclk            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CN              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; T4              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A0_B1           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sclk'                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                           ; To                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; Sclk       ; Sclk     ; None                        ; None                      ; 2.047 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; Sclk       ; Sclk     ; None                        ; None                      ; 1.936 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; Sclk       ; Sclk     ; None                        ; None                      ; 1.857 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; Sclk       ; Sclk     ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; Sclk       ; Sclk     ; None                        ; None                      ; 1.771 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; Sclk       ; Sclk     ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; Sclk       ; Sclk     ; None                        ; None                      ; 1.295 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; Sclk       ; Sclk     ; None                        ; None                      ; 1.288 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; Sclk       ; Sclk     ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; Sclk       ; Sclk     ; None                        ; None                      ; 1.186 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CN'                                                                                                                                                    ;
+-------+----------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 189.43 MHz ( period = 5.279 ns ) ; inst4 ; inst4 ; CN         ; CN       ; None                        ; None                      ; 5.015 ns                ;
+-------+----------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'T4'                                                                                                                                                    ;
+-------+----------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 189.43 MHz ( period = 5.279 ns ) ; inst4 ; inst4 ; T4         ; T4       ; None                        ; None                      ; 5.015 ns                ;
+-------+----------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+-------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To              ; To Clock ;
+-------+--------------+------------+-------+-----------------+----------+
; N/A   ; None         ; 6.914 ns   ; IN[4] ; 74373b:inst3|16 ; A0_B1    ;
; N/A   ; None         ; 6.886 ns   ; IN[5] ; 74373b:inst2|17 ; A0_B1    ;
; N/A   ; None         ; 6.883 ns   ; IN[5] ; 74373b:inst3|17 ; A0_B1    ;
; N/A   ; None         ; 6.836 ns   ; IN[4] ; 74373b:inst2|16 ; A0_B1    ;
; N/A   ; None         ; 6.678 ns   ; IN[0] ; 74373b:inst2|12 ; A0_B1    ;
; N/A   ; None         ; 6.124 ns   ; IN[3] ; 74373b:inst3|15 ; A0_B1    ;
; N/A   ; None         ; 6.109 ns   ; IN[3] ; 74373b:inst2|15 ; A0_B1    ;
; N/A   ; None         ; 5.929 ns   ; IN[2] ; 74373b:inst3|14 ; A0_B1    ;
; N/A   ; None         ; 5.925 ns   ; IN[0] ; 74373b:inst3|12 ; A0_B1    ;
; N/A   ; None         ; 5.906 ns   ; IN[6] ; 74373b:inst3|18 ; A0_B1    ;
; N/A   ; None         ; 5.883 ns   ; IN[2] ; 74373b:inst2|14 ; A0_B1    ;
; N/A   ; None         ; 5.554 ns   ; IN[6] ; 74373b:inst2|18 ; A0_B1    ;
; N/A   ; None         ; 5.286 ns   ; IN[1] ; 74373b:inst3|13 ; A0_B1    ;
; N/A   ; None         ; 4.953 ns   ; IN[1] ; 74373b:inst2|13 ; A0_B1    ;
; N/A   ; None         ; 2.333 ns   ; IN[7] ; 74373b:inst2|19 ; A0_B1    ;
; N/A   ; None         ; 2.333 ns   ; IN[7] ; 74373b:inst3|19 ; A0_B1    ;
+-------+--------------+------------+-------+-----------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                    ;
+-------+--------------+------------+--------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                           ; To   ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 17.974 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; F[3] ; Sclk       ;
; N/A   ; None         ; 17.905 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; F[4] ; Sclk       ;
; N/A   ; None         ; 17.815 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; F[3] ; Sclk       ;
; N/A   ; None         ; 17.746 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; F[4] ; Sclk       ;
; N/A   ; None         ; 17.554 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; F[3] ; Sclk       ;
; N/A   ; None         ; 17.485 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; F[4] ; Sclk       ;
; N/A   ; None         ; 17.394 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; F[3] ; Sclk       ;
; N/A   ; None         ; 17.227 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; F[7] ; Sclk       ;
; N/A   ; None         ; 17.198 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; F[6] ; Sclk       ;
; N/A   ; None         ; 17.068 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; F[7] ; Sclk       ;
; N/A   ; None         ; 17.039 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; F[6] ; Sclk       ;
; N/A   ; None         ; 16.933 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; F[4] ; Sclk       ;
; N/A   ; None         ; 16.872 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; F[5] ; Sclk       ;
; N/A   ; None         ; 16.807 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; F[7] ; Sclk       ;
; N/A   ; None         ; 16.778 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; F[6] ; Sclk       ;
; N/A   ; None         ; 16.764 ns  ; 74373b:inst2|12                                                                ; F[3] ; A0_B1      ;
; N/A   ; None         ; 16.713 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; F[5] ; Sclk       ;
; N/A   ; None         ; 16.452 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; F[5] ; Sclk       ;
; N/A   ; None         ; 16.303 ns  ; 74373b:inst2|12                                                                ; F[4] ; A0_B1      ;
; N/A   ; None         ; 16.255 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; F[7] ; Sclk       ;
; N/A   ; None         ; 16.226 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; F[6] ; Sclk       ;
; N/A   ; None         ; 16.115 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; F[1] ; Sclk       ;
; N/A   ; None         ; 16.070 ns  ; inst4                                                                          ; F[3] ; T4         ;
; N/A   ; None         ; 15.972 ns  ; 74373b:inst2|14                                                                ; F[3] ; A0_B1      ;
; N/A   ; None         ; 15.936 ns  ; 74373b:inst3|15                                                                ; F[3] ; A0_B1      ;
; N/A   ; None         ; 15.905 ns  ; inst4                                                                          ; F[3] ; CN         ;
; N/A   ; None         ; 15.900 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; F[5] ; Sclk       ;
; N/A   ; None         ; 15.879 ns  ; 74373b:inst2|15                                                                ; F[3] ; A0_B1      ;
; N/A   ; None         ; 15.869 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; F[1] ; Sclk       ;
; N/A   ; None         ; 15.867 ns  ; 74373b:inst3|15                                                                ; F[4] ; A0_B1      ;
; N/A   ; None         ; 15.810 ns  ; 74373b:inst2|15                                                                ; F[4] ; A0_B1      ;
; N/A   ; None         ; 15.765 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; F[2] ; Sclk       ;
; N/A   ; None         ; 15.710 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; F[1] ; Sclk       ;
; N/A   ; None         ; 15.625 ns  ; 74373b:inst2|12                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 15.613 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; F[2] ; Sclk       ;
; N/A   ; None         ; 15.609 ns  ; inst4                                                                          ; F[4] ; T4         ;
; N/A   ; None         ; 15.606 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; F[2] ; Sclk       ;
; N/A   ; None         ; 15.596 ns  ; 74373b:inst2|12                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 15.528 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; F[1] ; Sclk       ;
; N/A   ; None         ; 15.511 ns  ; 74373b:inst2|14                                                                ; F[4] ; A0_B1      ;
; N/A   ; None         ; 15.485 ns  ; 74373b:inst2|12                                                                ; F[1] ; A0_B1      ;
; N/A   ; None         ; 15.444 ns  ; inst4                                                                          ; F[4] ; CN         ;
; N/A   ; None         ; 15.424 ns  ; 74373b:inst2|13                                                                ; F[3] ; A0_B1      ;
; N/A   ; None         ; 15.393 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; F[0] ; Sclk       ;
; N/A   ; None         ; 15.388 ns  ; 74373b:inst3|12                                                                ; F[3] ; A0_B1      ;
; N/A   ; None         ; 15.355 ns  ; 74373b:inst3|14                                                                ; F[3] ; A0_B1      ;
; N/A   ; None         ; 15.345 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; F[2] ; Sclk       ;
; N/A   ; None         ; 15.270 ns  ; 74373b:inst2|12                                                                ; F[5] ; A0_B1      ;
; N/A   ; None         ; 15.262 ns  ; 74373b:inst2|16                                                                ; F[4] ; A0_B1      ;
; N/A   ; None         ; 15.189 ns  ; 74373b:inst3|15                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 15.160 ns  ; 74373b:inst3|15                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 15.132 ns  ; 74373b:inst2|15                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 15.103 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; F[0] ; Sclk       ;
; N/A   ; None         ; 15.103 ns  ; 74373b:inst2|15                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 14.983 ns  ; 74373b:inst2|12                                                                ; F[2] ; A0_B1      ;
; N/A   ; None         ; 14.978 ns  ; 74373b:inst2|16                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 14.963 ns  ; 74373b:inst2|13                                                                ; F[4] ; A0_B1      ;
; N/A   ; None         ; 14.949 ns  ; 74373b:inst2|16                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 14.931 ns  ; inst4                                                                          ; F[7] ; T4         ;
; N/A   ; None         ; 14.927 ns  ; 74373b:inst3|12                                                                ; F[4] ; A0_B1      ;
; N/A   ; None         ; 14.917 ns  ; 74373b:inst3|13                                                                ; F[3] ; A0_B1      ;
; N/A   ; None         ; 14.902 ns  ; inst4                                                                          ; F[6] ; T4         ;
; N/A   ; None         ; 14.898 ns  ; 74373b:inst2|18                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 14.894 ns  ; 74373b:inst3|14                                                                ; F[4] ; A0_B1      ;
; N/A   ; None         ; 14.834 ns  ; 74373b:inst3|15                                                                ; F[5] ; A0_B1      ;
; N/A   ; None         ; 14.833 ns  ; 74373b:inst2|14                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 14.806 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; F[0] ; Sclk       ;
; N/A   ; None         ; 14.804 ns  ; 74373b:inst2|14                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 14.791 ns  ; inst4                                                                          ; F[1] ; T4         ;
; N/A   ; None         ; 14.777 ns  ; 74373b:inst2|15                                                                ; F[5] ; A0_B1      ;
; N/A   ; None         ; 14.766 ns  ; inst4                                                                          ; F[7] ; CN         ;
; N/A   ; None         ; 14.763 ns  ; 74373b:inst2|12                                                                ; F[0] ; A0_B1      ;
; N/A   ; None         ; 14.737 ns  ; inst4                                                                          ; F[6] ; CN         ;
; N/A   ; None         ; 14.658 ns  ; 74373b:inst3|16                                                                ; F[4] ; A0_B1      ;
; N/A   ; None         ; 14.626 ns  ; inst4                                                                          ; F[1] ; CN         ;
; N/A   ; None         ; 14.623 ns  ; 74373b:inst2|16                                                                ; F[5] ; A0_B1      ;
; N/A   ; None         ; 14.576 ns  ; inst4                                                                          ; F[5] ; T4         ;
; N/A   ; None         ; 14.551 ns  ; 74373b:inst3|17                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 14.522 ns  ; 74373b:inst3|17                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 14.478 ns  ; 74373b:inst2|14                                                                ; F[5] ; A0_B1      ;
; N/A   ; None         ; 14.468 ns  ; 74373b:inst2|18                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 14.456 ns  ; 74373b:inst3|13                                                                ; F[4] ; A0_B1      ;
; N/A   ; None         ; 14.453 ns  ; 74373b:inst3|19                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 14.411 ns  ; inst4                                                                          ; F[5] ; CN         ;
; N/A   ; None         ; 14.374 ns  ; 74373b:inst3|16                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 14.345 ns  ; 74373b:inst3|16                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 14.289 ns  ; inst4                                                                          ; F[2] ; T4         ;
; N/A   ; None         ; 14.287 ns  ; 74373b:inst2|17                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 14.285 ns  ; 74373b:inst2|13                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 14.258 ns  ; 74373b:inst2|17                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 14.257 ns  ; 74373b:inst3|18                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 14.256 ns  ; 74373b:inst2|13                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 14.249 ns  ; 74373b:inst3|12                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 14.220 ns  ; 74373b:inst3|12                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 14.216 ns  ; 74373b:inst3|14                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 14.201 ns  ; 74373b:inst2|19                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 14.187 ns  ; 74373b:inst3|14                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 14.124 ns  ; inst4                                                                          ; F[2] ; CN         ;
; N/A   ; None         ; 14.109 ns  ; 74373b:inst3|12                                                                ; F[1] ; A0_B1      ;
; N/A   ; None         ; 14.076 ns  ; inst4                                                                          ; F[0] ; T4         ;
; N/A   ; None         ; 14.019 ns  ; 74373b:inst3|16                                                                ; F[5] ; A0_B1      ;
; N/A   ; None         ; 13.960 ns  ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; F[0] ; Sclk       ;
; N/A   ; None         ; 13.930 ns  ; 74373b:inst2|13                                                                ; F[5] ; A0_B1      ;
; N/A   ; None         ; 13.911 ns  ; inst4                                                                          ; F[0] ; CN         ;
; N/A   ; None         ; 13.894 ns  ; 74373b:inst3|12                                                                ; F[5] ; A0_B1      ;
; N/A   ; None         ; 13.861 ns  ; 74373b:inst3|14                                                                ; F[5] ; A0_B1      ;
; N/A   ; None         ; 13.827 ns  ; 74373b:inst3|18                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 13.804 ns  ; 74373b:inst3|17                                                                ; F[5] ; A0_B1      ;
; N/A   ; None         ; 13.797 ns  ; 74373b:inst2|14                                                                ; F[2] ; A0_B1      ;
; N/A   ; None         ; 13.778 ns  ; 74373b:inst3|13                                                                ; F[7] ; A0_B1      ;
; N/A   ; None         ; 13.749 ns  ; 74373b:inst3|13                                                                ; F[6] ; A0_B1      ;
; N/A   ; None         ; 13.744 ns  ; 74373b:inst2|13                                                                ; F[1] ; A0_B1      ;
; N/A   ; None         ; 13.643 ns  ; 74373b:inst2|13                                                                ; F[2] ; A0_B1      ;
; N/A   ; None         ; 13.607 ns  ; 74373b:inst3|12                                                                ; F[2] ; A0_B1      ;
; N/A   ; None         ; 13.540 ns  ; 74373b:inst2|17                                                                ; F[5] ; A0_B1      ;
; N/A   ; None         ; 13.423 ns  ; 74373b:inst3|13                                                                ; F[5] ; A0_B1      ;
; N/A   ; None         ; 13.394 ns  ; 74373b:inst3|12                                                                ; F[0] ; A0_B1      ;
; N/A   ; None         ; 13.237 ns  ; 74373b:inst3|13                                                                ; F[1] ; A0_B1      ;
; N/A   ; None         ; 13.180 ns  ; 74373b:inst3|14                                                                ; F[2] ; A0_B1      ;
; N/A   ; None         ; 13.136 ns  ; 74373b:inst3|13                                                                ; F[2] ; A0_B1      ;
; N/A   ; None         ; 9.761 ns   ; 74373b:inst3|18                                                                ; B[6] ; A0_B1      ;
; N/A   ; None         ; 9.566 ns   ; 74373b:inst3|15                                                                ; B[3] ; A0_B1      ;
; N/A   ; None         ; 9.276 ns   ; 74373b:inst3|19                                                                ; B[7] ; A0_B1      ;
; N/A   ; None         ; 9.275 ns   ; 74373b:inst2|18                                                                ; A[6] ; A0_B1      ;
; N/A   ; None         ; 8.974 ns   ; 74373b:inst2|12                                                                ; A[0] ; A0_B1      ;
; N/A   ; None         ; 8.932 ns   ; inst4                                                                          ; CO   ; T4         ;
; N/A   ; None         ; 8.856 ns   ; 74373b:inst2|19                                                                ; A[7] ; A0_B1      ;
; N/A   ; None         ; 8.774 ns   ; 74373b:inst3|12                                                                ; B[0] ; A0_B1      ;
; N/A   ; None         ; 8.767 ns   ; inst4                                                                          ; CO   ; CN         ;
; N/A   ; None         ; 8.697 ns   ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[2] ; S[2] ; Sclk       ;
; N/A   ; None         ; 8.580 ns   ; 74373b:inst3|14                                                                ; B[2] ; A0_B1      ;
; N/A   ; None         ; 8.552 ns   ; 74373b:inst2|14                                                                ; A[2] ; A0_B1      ;
; N/A   ; None         ; 8.532 ns   ; 74373b:inst2|16                                                                ; A[4] ; A0_B1      ;
; N/A   ; None         ; 8.511 ns   ; 74373b:inst2|15                                                                ; A[3] ; A0_B1      ;
; N/A   ; None         ; 8.508 ns   ; 74373b:inst3|13                                                                ; B[1] ; A0_B1      ;
; N/A   ; None         ; 8.483 ns   ; 74373b:inst3|17                                                                ; B[5] ; A0_B1      ;
; N/A   ; None         ; 8.126 ns   ; 74373b:inst2|13                                                                ; A[1] ; A0_B1      ;
; N/A   ; None         ; 8.105 ns   ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ; S[0] ; Sclk       ;
; N/A   ; None         ; 8.103 ns   ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] ; S[3] ; Sclk       ;
; N/A   ; None         ; 8.103 ns   ; 74373b:inst2|17                                                                ; A[5] ; A0_B1      ;
; N/A   ; None         ; 7.733 ns   ; 74373b:inst3|16                                                                ; B[4] ; A0_B1      ;
; N/A   ; None         ; 7.732 ns   ; CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[1] ; S[1] ; Sclk       ;
+-------+--------------+------------+--------------------------------------------------------------------------------+------+------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+-------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To              ; To Clock ;
+---------------+-------------+-----------+-------+-----------------+----------+
; N/A           ; None        ; -1.342 ns ; IN[7] ; 74373b:inst2|19 ; A0_B1    ;
; N/A           ; None        ; -1.343 ns ; IN[7] ; 74373b:inst3|19 ; A0_B1    ;
; N/A           ; None        ; -4.011 ns ; IN[1] ; 74373b:inst2|13 ; A0_B1    ;
; N/A           ; None        ; -4.012 ns ; IN[1] ; 74373b:inst3|13 ; A0_B1    ;
; N/A           ; None        ; -4.573 ns ; IN[6] ; 74373b:inst2|18 ; A0_B1    ;
; N/A           ; None        ; -4.604 ns ; IN[6] ; 74373b:inst3|18 ; A0_B1    ;
; N/A           ; None        ; -4.934 ns ; IN[2] ; 74373b:inst2|14 ; A0_B1    ;
; N/A           ; None        ; -4.937 ns ; IN[2] ; 74373b:inst3|14 ; A0_B1    ;
; N/A           ; None        ; -4.978 ns ; IN[0] ; 74373b:inst3|12 ; A0_B1    ;
; N/A           ; None        ; -5.126 ns ; IN[3] ; 74373b:inst2|15 ; A0_B1    ;
; N/A           ; None        ; -5.131 ns ; IN[3] ; 74373b:inst3|15 ; A0_B1    ;
; N/A           ; None        ; -5.307 ns ; IN[0] ; 74373b:inst2|12 ; A0_B1    ;
; N/A           ; None        ; -5.624 ns ; IN[5] ; 74373b:inst3|17 ; A0_B1    ;
; N/A           ; None        ; -5.626 ns ; IN[5] ; 74373b:inst2|17 ; A0_B1    ;
; N/A           ; None        ; -5.629 ns ; IN[4] ; 74373b:inst2|16 ; A0_B1    ;
; N/A           ; None        ; -5.931 ns ; IN[4] ; 74373b:inst3|16 ; A0_B1    ;
+---------------+-------------+-----------+-------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Tue Jul 13 22:55:47 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "74373b:inst2|19" is a latch
    Warning: Node "74373b:inst3|19" is a latch
    Warning: Node "74373b:inst2|18" is a latch
    Warning: Node "74373b:inst3|18" is a latch
    Warning: Node "74373b:inst2|17" is a latch
    Warning: Node "74373b:inst3|17" is a latch
    Warning: Node "74373b:inst2|16" is a latch
    Warning: Node "74373b:inst3|16" is a latch
    Warning: Node "74373b:inst2|15" is a latch
    Warning: Node "74373b:inst3|15" is a latch
    Warning: Node "74373b:inst2|14" is a latch
    Warning: Node "74373b:inst3|14" is a latch
    Warning: Node "74373b:inst2|13" is a latch
    Warning: Node "74373b:inst3|13" is a latch
    Warning: Node "74373b:inst3|12" is a latch
    Warning: Node "74373b:inst2|12" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Sclk" is an undefined clock
    Info: Assuming node "CN" is an undefined clock
    Info: Assuming node "T4" is an undefined clock
    Info: Assuming node "A0_B1" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst6" as buffer
Info: Clock "Sclk" Internal fmax is restricted to 340.02 MHz between source register "CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0]" and destination register "CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.047 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y32_N11; Fanout = 52; REG Node = 'CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0]'
            Info: 2: + IC(0.536 ns) + CELL(0.621 ns) = 1.157 ns; Loc. = LCCOMB_X40_Y32_N10; Fanout = 2; COMB Node = 'CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.243 ns; Loc. = LCCOMB_X40_Y32_N12; Fanout = 2; COMB Node = 'CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.433 ns; Loc. = LCCOMB_X40_Y32_N14; Fanout = 1; COMB Node = 'CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 1.939 ns; Loc. = LCCOMB_X40_Y32_N16; Fanout = 1; COMB Node = 'CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita3'
            Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 2.047 ns; Loc. = LCFF_X40_Y32_N17; Fanout = 43; REG Node = 'CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3]'
            Info: Total cell delay = 1.511 ns ( 73.82 % )
            Info: Total interconnect delay = 0.536 ns ( 26.18 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Sclk" to destination register is 3.179 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Sclk'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.322 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Sclk~clkctrl'
                Info: 3: + IC(1.191 ns) + CELL(0.666 ns) = 3.179 ns; Loc. = LCFF_X40_Y32_N17; Fanout = 43; REG Node = 'CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3]'
                Info: Total cell delay = 1.756 ns ( 55.24 % )
                Info: Total interconnect delay = 1.423 ns ( 44.76 % )
            Info: - Longest clock path from clock "Sclk" to source register is 3.179 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Sclk'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.322 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Sclk~clkctrl'
                Info: 3: + IC(1.191 ns) + CELL(0.666 ns) = 3.179 ns; Loc. = LCFF_X40_Y32_N11; Fanout = 52; REG Node = 'CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.756 ns ( 55.24 % )
                Info: Total interconnect delay = 1.423 ns ( 44.76 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "CN" has Internal fmax of 189.43 MHz between source register "inst4" and destination register "inst4" (period= 5.279 ns)
    Info: + Longest register to register delay is 5.015 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'
        Info: 2: + IC(1.133 ns) + CELL(0.202 ns) = 1.335 ns; Loc. = LCCOMB_X41_Y32_N28; Fanout = 1; COMB Node = 'ALU181:inst|Add0~5334'
        Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.900 ns; Loc. = LCCOMB_X41_Y32_N30; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5336'
        Info: 4: + IC(0.607 ns) + CELL(0.621 ns) = 3.128 ns; Loc. = LCCOMB_X42_Y32_N12; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5347'
        Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 3.318 ns; Loc. = LCCOMB_X42_Y32_N14; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5349'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.404 ns; Loc. = LCCOMB_X42_Y32_N16; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5351'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.490 ns; Loc. = LCCOMB_X42_Y32_N18; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5353'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.576 ns; Loc. = LCCOMB_X42_Y32_N20; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5355'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.662 ns; Loc. = LCCOMB_X42_Y32_N22; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5357'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.748 ns; Loc. = LCCOMB_X42_Y32_N24; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5359'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.834 ns; Loc. = LCCOMB_X42_Y32_N26; Fanout = 1; COMB Node = 'ALU181:inst|Add0~5361'
        Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 4.340 ns; Loc. = LCCOMB_X42_Y32_N28; Fanout = 1; COMB Node = 'ALU181:inst|Add0~5364'
        Info: 13: + IC(0.361 ns) + CELL(0.206 ns) = 4.907 ns; Loc. = LCCOMB_X42_Y32_N8; Fanout = 1; COMB Node = 'ALU181:inst|Mux0~206'
        Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.015 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'
        Info: Total cell delay = 2.555 ns ( 50.95 % )
        Info: Total interconnect delay = 2.460 ns ( 49.05 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CN" to destination register is 4.200 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A16; Fanout = 1; CLK Node = 'CN'
            Info: 2: + IC(1.350 ns) + CELL(0.206 ns) = 2.490 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 1; COMB Node = 'inst6'
            Info: 3: + IC(1.044 ns) + CELL(0.666 ns) = 4.200 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'
            Info: Total cell delay = 1.806 ns ( 43.00 % )
            Info: Total interconnect delay = 2.394 ns ( 57.00 % )
        Info: - Longest clock path from clock "CN" to source register is 4.200 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A16; Fanout = 1; CLK Node = 'CN'
            Info: 2: + IC(1.350 ns) + CELL(0.206 ns) = 2.490 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 1; COMB Node = 'inst6'
            Info: 3: + IC(1.044 ns) + CELL(0.666 ns) = 4.200 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'
            Info: Total cell delay = 1.806 ns ( 43.00 % )
            Info: Total interconnect delay = 2.394 ns ( 57.00 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "T4" has Internal fmax of 189.43 MHz between source register "inst4" and destination register "inst4" (period= 5.279 ns)
    Info: + Longest register to register delay is 5.015 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'
        Info: 2: + IC(1.133 ns) + CELL(0.202 ns) = 1.335 ns; Loc. = LCCOMB_X41_Y32_N28; Fanout = 1; COMB Node = 'ALU181:inst|Add0~5334'
        Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.900 ns; Loc. = LCCOMB_X41_Y32_N30; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5336'
        Info: 4: + IC(0.607 ns) + CELL(0.621 ns) = 3.128 ns; Loc. = LCCOMB_X42_Y32_N12; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5347'
        Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 3.318 ns; Loc. = LCCOMB_X42_Y32_N14; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5349'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.404 ns; Loc. = LCCOMB_X42_Y32_N16; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5351'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.490 ns; Loc. = LCCOMB_X42_Y32_N18; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5353'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.576 ns; Loc. = LCCOMB_X42_Y32_N20; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5355'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.662 ns; Loc. = LCCOMB_X42_Y32_N22; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5357'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.748 ns; Loc. = LCCOMB_X42_Y32_N24; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5359'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.834 ns; Loc. = LCCOMB_X42_Y32_N26; Fanout = 1; COMB Node = 'ALU181:inst|Add0~5361'
        Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 4.340 ns; Loc. = LCCOMB_X42_Y32_N28; Fanout = 1; COMB Node = 'ALU181:inst|Add0~5364'
        Info: 13: + IC(0.361 ns) + CELL(0.206 ns) = 4.907 ns; Loc. = LCCOMB_X42_Y32_N8; Fanout = 1; COMB Node = 'ALU181:inst|Mux0~206'
        Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.015 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'
        Info: Total cell delay = 2.555 ns ( 50.95 % )
        Info: Total interconnect delay = 2.460 ns ( 49.05 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "T4" to destination register is 4.365 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_B15; Fanout = 1; CLK Node = 'T4'
            Info: 2: + IC(1.365 ns) + CELL(0.366 ns) = 2.655 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 1; COMB Node = 'inst6'
            Info: 3: + IC(1.044 ns) + CELL(0.666 ns) = 4.365 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'
            Info: Total cell delay = 1.956 ns ( 44.81 % )
            Info: Total interconnect delay = 2.409 ns ( 55.19 % )
        Info: - Longest clock path from clock "T4" to source register is 4.365 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_B15; Fanout = 1; CLK Node = 'T4'
            Info: 2: + IC(1.365 ns) + CELL(0.366 ns) = 2.655 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 1; COMB Node = 'inst6'
            Info: 3: + IC(1.044 ns) + CELL(0.666 ns) = 4.365 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'
            Info: Total cell delay = 1.956 ns ( 44.81 % )
            Info: Total interconnect delay = 2.409 ns ( 55.19 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "74373b:inst3|16" (data pin = "IN[4]", clock pin = "A0_B1") is 6.914 ns
    Info: + Longest pin to register delay is 9.175 ns
        Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_Y13; Fanout = 2; PIN Node = 'IN[4]'
        Info: 2: + IC(7.610 ns) + CELL(0.651 ns) = 9.175 ns; Loc. = LCCOMB_X43_Y31_N24; Fanout = 6; REG Node = '74373b:inst3|16'
        Info: Total cell delay = 1.565 ns ( 17.06 % )
        Info: Total interconnect delay = 7.610 ns ( 82.94 % )
    Info: + Micro setup delay of destination is 0.983 ns
    Info: - Shortest clock path from clock "A0_B1" to destination register is 3.244 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'A0_B1'
        Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'A0_B1~clkctrl'
        Info: 3: + IC(1.709 ns) + CELL(0.206 ns) = 3.244 ns; Loc. = LCCOMB_X43_Y31_N24; Fanout = 6; REG Node = '74373b:inst3|16'
        Info: Total cell delay = 1.296 ns ( 39.95 % )
        Info: Total interconnect delay = 1.948 ns ( 60.05 % )
Info: tco from clock "Sclk" to destination pin "F[3]" through register "CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0]" is 17.974 ns
    Info: + Longest clock path from clock "Sclk" to source register is 3.179 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Sclk'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.322 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Sclk~clkctrl'
        Info: 3: + IC(1.191 ns) + CELL(0.666 ns) = 3.179 ns; Loc. = LCFF_X40_Y32_N11; Fanout = 52; REG Node = 'CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.756 ns ( 55.24 % )
        Info: Total interconnect delay = 1.423 ns ( 44.76 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 14.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y32_N11; Fanout = 52; REG Node = 'CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0]'
        Info: 2: + IC(1.597 ns) + CELL(0.589 ns) = 2.186 ns; Loc. = LCCOMB_X41_Y31_N30; Fanout = 7; COMB Node = 'ALU181:inst|Add0~5315'
        Info: 3: + IC(1.554 ns) + CELL(0.206 ns) = 3.946 ns; Loc. = LCCOMB_X43_Y32_N16; Fanout = 1; COMB Node = 'ALU181:inst|Add0~5325'
        Info: 4: + IC(1.005 ns) + CELL(0.366 ns) = 5.317 ns; Loc. = LCCOMB_X42_Y31_N2; Fanout = 2; COMB Node = 'ALU181:inst|Add0~5326'
        Info: 5: + IC(1.059 ns) + CELL(0.624 ns) = 7.000 ns; Loc. = LCCOMB_X42_Y32_N18; Fanout = 1; COMB Node = 'ALU181:inst|Add0~5352'
        Info: 6: + IC(1.104 ns) + CELL(0.624 ns) = 8.728 ns; Loc. = LCCOMB_X41_Y31_N16; Fanout = 1; COMB Node = 'ALU181:inst|Mux5~230'
        Info: 7: + IC(2.707 ns) + CELL(3.056 ns) = 14.491 ns; Loc. = PIN_D21; Fanout = 0; PIN Node = 'F[3]'
        Info: Total cell delay = 5.465 ns ( 37.71 % )
        Info: Total interconnect delay = 9.026 ns ( 62.29 % )
Info: th for register "74373b:inst2|19" (data pin = "IN[7]", clock pin = "A0_B1") is -1.342 ns
    Info: + Longest clock path from clock "A0_B1" to destination register is 3.229 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'A0_B1'
        Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'A0_B1~clkctrl'
        Info: 3: + IC(1.694 ns) + CELL(0.206 ns) = 3.229 ns; Loc. = LCCOMB_X40_Y31_N20; Fanout = 8; REG Node = '74373b:inst2|19'
        Info: Total cell delay = 1.296 ns ( 40.14 % )
        Info: Total interconnect delay = 1.933 ns ( 59.86 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.571 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_V12; Fanout = 2; PIN Node = 'IN[7]'
        Info: 2: + IC(2.867 ns) + CELL(0.624 ns) = 4.571 ns; Loc. = LCCOMB_X40_Y31_N20; Fanout = 8; REG Node = '74373b:inst2|19'
        Info: Total cell delay = 1.704 ns ( 37.28 % )
        Info: Total interconnect delay = 2.867 ns ( 62.72 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Allocated 143 megabytes of memory during processing
    Info: Processing ended: Tue Jul 13 22:55:47 2010
    Info: Elapsed time: 00:00:00


