// Seed: 3810208639
module module_0 #(
    parameter id_10 = 32'd67,
    parameter id_11 = 32'd35,
    parameter id_4  = 32'd29
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input _id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_4 = 1;
  logic _id_10;
  logic _id_11, id_12, id_13, id_14, id_15;
  assign id_8[id_10 : id_11[1]] = id_7;
  type_21 id_16 (.id_0(id_10[1&id_4]));
  assign id_14 = id_12 & 1;
  type_22 id_17 (.id_0(1 !== id_3)), id_18;
  always id_1 <= id_10;
  initial
    if (id_3 ? id_3 : id_10)
      if (1'b0) id_10 <= 1;
      else begin
        id_10 <= id_5;
      end
endmodule
module module_1 #(
    parameter id_2 = 32'd80
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  output id_3;
  output _id_2;
  output id_1;
  type_15(
      id_2 == 1
  );
  assign id_4 = id_4;
  logic id_6, id_7, id_8;
  always begin
    id_3 <= id_3;
    begin
      if (id_1) @(posedge 1) id_8 = id_7[id_2] >= id_4;
    end
    id_5 = 1;
  end
  assign id_6 = 1'b0;
  type_17 id_9 (
      id_7,
      1
  );
  logic id_10;
  logic id_11;
  logic id_12;
  logic id_13;
  logic id_14;
endmodule
