<center>
    <h1 align="center">Ripple_carry_counter</h1>
    <h4 align="center">A Verilog exercise for Ripple carry counter design</strong> </h4>
    <p align="center">
        <strong>Last updated:</strong> 17 June 2024<br>
        <strong>Last tested version:</strong> 0617
    </p> 
</center>

# About the project
I have implemented a 4-bit Ripple Carry Counter using D Flip-Flops and NOT gates.

![waveform](./img/waveform.png)
![monitor](./img/monitor.png)
![monitor](./img/monitor_2.png)
![monitor](./img/monitor_3.png)