---
layout: note
notes:
- weak memory
papers:
- hsiao:micro:2021
title: uSpec
---

Descriptions of memory consistency models as first order logic that emphasize the connection with pipeline stages in
a processor.
The approach is based on an axiomatic approach to defining happens before relations within instructions
and between instructions.

{% include links.html %}
