Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: Control_LED.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Control_LED.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Control_LED"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Control_LED
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Conctol_LED.v" in library work
Compiling verilog include file "clock_div.v"
Compiling verilog include file "debounce.v"
Module <clock_div> compiled
Module <debounce> compiled
Module <Control_LED> compiled
No errors in compilation
Analysis of file <"Control_LED.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Control_LED> in library <work> with parameters.
	NBTN = "00000000000000000000000000000100"

Analyzing hierarchy for module <clock_div> in library <work> with parameters.
	PULSESCOUNT = "111101000010010000"
	RESETZERO = "000000000000000000"

Analyzing hierarchy for module <debounce> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Control_LED>.
	NBTN = 32'sb00000000000000000000000000000100
Module <Control_LED> is correct for synthesis.
 
Analyzing module <clock_div> in library <work>.
	PULSESCOUNT = 18'b111101000010010000
	RESETZERO = 18'b000000000000000000
Module <clock_div> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_div>.
    Related source file is "clock_div.v".
    Found 1-bit register for signal <clk_100Hz>.
    Found 18-bit up counter for signal <counter>.
    Found 18-bit comparator less for signal <counter$cmp_lt0000> created at line 29.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock_div> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 1-bit register for signal <pb>.
    Found 4-bit register for signal <shift_pb>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <Control_LED>.
    Related source file is "Conctol_LED.v".
    Found T flip-flop for signal <state_toggle>.
    Summary:
	inferred   4 T-type flip-flop(s).
Unit <Control_LED> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 21
 1-bit register                                        : 21
# Toggle Registers                                     : 4
 T flip-flop                                           : 4
# Comparators                                          : 1
 18-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 1
 18-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Control_LED> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Control_LED, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Control_LED.ngr
Top Level Output File Name         : Control_LED
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 74
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 20
#      LUT2                        : 1
#      LUT4                        : 6
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 43
#      FD                          : 16
#      FDE                         : 1
#      FDR                         : 26
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       29  out of   4656     0%  
 Number of Slice Flip Flops:             43  out of   9312     0%  
 Number of 4 input LUTs:                 30  out of   9312     0%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CTRL_LEDS[3].m_deb/pb              | NONE(state_toggle_3_0) | 1     |
CTRL_LEDS[2].m_deb/pb              | NONE(state_toggle_2_0) | 1     |
CTRL_LEDS[1].m_deb/pb              | NONE(state_toggle_1_0) | 1     |
CTRL_LEDS[0].m_deb/pb              | NONE(state_toggle_0_0) | 1     |
clock                              | BUFGP                  | 19    |
m_clkgen/clk_100Hz1                | BUFG                   | 20    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.003ns (Maximum Frequency: 199.880MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: 4.910ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CTRL_LEDS[3].m_deb/pb'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            state_toggle_3_0 (FF)
  Destination:       state_toggle_3_0 (FF)
  Source Clock:      CTRL_LEDS[3].m_deb/pb rising
  Destination Clock: CTRL_LEDS[3].m_deb/pb rising

  Data Path: state_toggle_3_0 to state_toggle_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  state_toggle_3_0 (state_toggle_3_0)
     FDR:R                     0.911          state_toggle_3_0
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CTRL_LEDS[2].m_deb/pb'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            state_toggle_2_0 (FF)
  Destination:       state_toggle_2_0 (FF)
  Source Clock:      CTRL_LEDS[2].m_deb/pb rising
  Destination Clock: CTRL_LEDS[2].m_deb/pb rising

  Data Path: state_toggle_2_0 to state_toggle_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  state_toggle_2_0 (state_toggle_2_0)
     FDR:R                     0.911          state_toggle_2_0
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CTRL_LEDS[1].m_deb/pb'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            state_toggle_1_0 (FF)
  Destination:       state_toggle_1_0 (FF)
  Source Clock:      CTRL_LEDS[1].m_deb/pb rising
  Destination Clock: CTRL_LEDS[1].m_deb/pb rising

  Data Path: state_toggle_1_0 to state_toggle_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  state_toggle_1_0 (state_toggle_1_0)
     FDR:R                     0.911          state_toggle_1_0
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CTRL_LEDS[0].m_deb/pb'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            state_toggle_0_0 (FF)
  Destination:       state_toggle_0_0 (FF)
  Source Clock:      CTRL_LEDS[0].m_deb/pb rising
  Destination Clock: CTRL_LEDS[0].m_deb/pb rising

  Data Path: state_toggle_0_0 to state_toggle_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  state_toggle_0_0 (state_toggle_0_0)
     FDR:R                     0.911          state_toggle_0_0
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 5.003ns (frequency: 199.880MHz)
  Total number of paths / destination ports: 438 / 38
-------------------------------------------------------------------------
Delay:               5.003ns (Levels of Logic = 8)
  Source:            m_clkgen/counter_4 (FF)
  Destination:       m_clkgen/counter_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: m_clkgen/counter_4 to m_clkgen/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  m_clkgen/counter_4 (m_clkgen/counter_4)
     LUT1:I0->O            1   0.704   0.000  m_clkgen/Mcompar_counter_cmp_lt0000_cy<0>_rt (m_clkgen/Mcompar_counter_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  m_clkgen/Mcompar_counter_cmp_lt0000_cy<0> (m_clkgen/Mcompar_counter_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  m_clkgen/Mcompar_counter_cmp_lt0000_cy<1> (m_clkgen/Mcompar_counter_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  m_clkgen/Mcompar_counter_cmp_lt0000_cy<2> (m_clkgen/Mcompar_counter_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  m_clkgen/Mcompar_counter_cmp_lt0000_cy<3> (m_clkgen/Mcompar_counter_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  m_clkgen/Mcompar_counter_cmp_lt0000_cy<4> (m_clkgen/Mcompar_counter_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  m_clkgen/Mcompar_counter_cmp_lt0000_cy<5> (m_clkgen/Mcompar_counter_cmp_lt0000_cy<5>)
     MUXCY:CI->O          19   0.331   1.085  m_clkgen/Mcompar_counter_cmp_lt0000_cy<6> (m_clkgen/Mcompar_counter_cmp_lt0000_cy<6>)
     FDR:R                     0.911          m_clkgen/counter_0
    ----------------------------------------
    Total                      5.003ns (3.296ns logic, 1.707ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_clkgen/clk_100Hz1'
  Clock period: 3.248ns (frequency: 307.882MHz)
  Total number of paths / destination ports: 28 / 16
-------------------------------------------------------------------------
Delay:               3.248ns (Levels of Logic = 1)
  Source:            CTRL_LEDS[3].m_deb/shift_pb_1 (FF)
  Destination:       CTRL_LEDS[3].m_deb/pb (FF)
  Source Clock:      m_clkgen/clk_100Hz1 rising
  Destination Clock: m_clkgen/clk_100Hz1 rising

  Data Path: CTRL_LEDS[3].m_deb/shift_pb_1 to CTRL_LEDS[3].m_deb/pb
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  CTRL_LEDS[3].m_deb/shift_pb_1 (CTRL_LEDS[3].m_deb/shift_pb_1)
     LUT4:I0->O            1   0.704   0.420  CTRL_LEDS[3].m_deb/pb_cmp_eq00001 (CTRL_LEDS[3].m_deb/pb_not0001_inv)
     FDR:R                     0.911          CTRL_LEDS[3].m_deb/pb
    ----------------------------------------
    Total                      3.248ns (2.206ns logic, 1.042ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_clkgen/clk_100Hz1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            button<3> (PAD)
  Destination:       CTRL_LEDS[3].m_deb/shift_pb_3 (FF)
  Destination Clock: m_clkgen/clk_100Hz1 rising

  Data Path: button<3> to CTRL_LEDS[3].m_deb/shift_pb_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  button_3_IBUF (button_3_IBUF)
     FD:D                      0.308          CTRL_LEDS[3].m_deb/shift_pb_3
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CTRL_LEDS[3].m_deb/pb'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            state_toggle_3_0 (FF)
  Destination:       LEDOut<7> (PAD)
  Source Clock:      CTRL_LEDS[3].m_deb/pb rising

  Data Path: state_toggle_3_0 to LEDOut<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  state_toggle_3_0 (state_toggle_3_0)
     OBUF:I->O                 3.272          LEDOut_7_OBUF (LEDOut<7>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CTRL_LEDS[2].m_deb/pb'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            state_toggle_2_0 (FF)
  Destination:       LEDOut<6> (PAD)
  Source Clock:      CTRL_LEDS[2].m_deb/pb rising

  Data Path: state_toggle_2_0 to LEDOut<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  state_toggle_2_0 (state_toggle_2_0)
     OBUF:I->O                 3.272          LEDOut_6_OBUF (LEDOut<6>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CTRL_LEDS[1].m_deb/pb'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            state_toggle_1_0 (FF)
  Destination:       LEDOut<5> (PAD)
  Source Clock:      CTRL_LEDS[1].m_deb/pb rising

  Data Path: state_toggle_1_0 to LEDOut<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  state_toggle_1_0 (state_toggle_1_0)
     OBUF:I->O                 3.272          LEDOut_5_OBUF (LEDOut<5>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CTRL_LEDS[0].m_deb/pb'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            state_toggle_0_0 (FF)
  Destination:       LEDOut<4> (PAD)
  Source Clock:      CTRL_LEDS[0].m_deb/pb rising

  Data Path: state_toggle_0_0 to LEDOut<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  state_toggle_0_0 (state_toggle_0_0)
     OBUF:I->O                 3.272          LEDOut_4_OBUF (LEDOut<4>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               4.910ns (Levels of Logic = 2)
  Source:            slide<3> (PAD)
  Destination:       LEDOut<3> (PAD)

  Data Path: slide<3> to LEDOut<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  slide_3_IBUF (LEDOut_3_OBUF)
     OBUF:I->O                 3.272          LEDOut_3_OBUF (LEDOut<3>)
    ----------------------------------------
    Total                      4.910ns (4.490ns logic, 0.420ns route)
                                       (91.4% logic, 8.6% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.75 secs
 
--> 

Total memory usage is 4506140 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

