Fitter report for test2021
Thu Nov 25 22:34:25 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |shiyan04|shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ALTSYNCRAM
 25. Interconnect Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing
 37. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Thu Nov 25 22:34:25 2021        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; test2021                                     ;
; Top-level Entity Name              ; shiyan04                                     ;
; Family                             ; Cyclone III                                  ;
; Device                             ; EP3C16Q240C8                                 ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 145 / 15,408 ( < 1 % )                       ;
;     Total combinational functions  ; 137 / 15,408 ( < 1 % )                       ;
;     Dedicated logic registers      ; 40 / 15,408 ( < 1 % )                        ;
; Total registers                    ; 40                                           ;
; Total pins                         ; 47 / 161 ( 29 % )                            ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 1,024 / 516,096 ( < 1 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                              ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16Q240C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                                       ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                          ; Off                                   ; Off                                   ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Use Best Effort Settings for Compilation                                   ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+-----------------+-------------------------------+
; Pin Name        ; Reason                        ;
+-----------------+-------------------------------+
; BUS_OUTPUT[7]   ; Incomplete set of assignments ;
; BUS_OUTPUT[6]   ; Incomplete set of assignments ;
; BUS_OUTPUT[5]   ; Incomplete set of assignments ;
; BUS_OUTPUT[4]   ; Incomplete set of assignments ;
; BUS_OUTPUT[3]   ; Incomplete set of assignments ;
; BUS_OUTPUT[2]   ; Incomplete set of assignments ;
; BUS_OUTPUT[1]   ; Incomplete set of assignments ;
; BUS_OUTPUT[0]   ; Incomplete set of assignments ;
; JNZ_output[7]   ; Incomplete set of assignments ;
; JNZ_output[6]   ; Incomplete set of assignments ;
; JNZ_output[5]   ; Incomplete set of assignments ;
; JNZ_output[4]   ; Incomplete set of assignments ;
; JNZ_output[3]   ; Incomplete set of assignments ;
; JNZ_output[2]   ; Incomplete set of assignments ;
; JNZ_output[1]   ; Incomplete set of assignments ;
; JNZ_output[0]   ; Incomplete set of assignments ;
; sel[0]          ; Incomplete set of assignments ;
; sel[1]          ; Incomplete set of assignments ;
; register_bus    ; Incomplete set of assignments ;
; ALU_Z_bus       ; Incomplete set of assignments ;
; shiyan03_outout ; Incomplete set of assignments ;
; shiyan03_bus    ; Incomplete set of assignments ;
; PC_Bus          ; Incomplete set of assignments ;
; OP[1]           ; Incomplete set of assignments ;
; OP[0]           ; Incomplete set of assignments ;
; ALU_Z_latch     ; Incomplete set of assignments ;
; CP              ; Incomplete set of assignments ;
; RST             ; Incomplete set of assignments ;
; register_enable ; Incomplete set of assignments ;
; A[1]            ; Incomplete set of assignments ;
; A[0]            ; Incomplete set of assignments ;
; shiyan03_wren   ; Incomplete set of assignments ;
; BUS_input[7]    ; Incomplete set of assignments ;
; shiyan03_input  ; Incomplete set of assignments ;
; input_bus       ; Incomplete set of assignments ;
; BUS_input[6]    ; Incomplete set of assignments ;
; shiyan03_gate   ; Incomplete set of assignments ;
; BUS_input[5]    ; Incomplete set of assignments ;
; BUS_input[4]    ; Incomplete set of assignments ;
; BUS_input[3]    ; Incomplete set of assignments ;
; BUS_input[2]    ; Incomplete set of assignments ;
; BUS_input[1]    ; Incomplete set of assignments ;
; BUS_input[0]    ; Incomplete set of assignments ;
; CLR             ; Incomplete set of assignments ;
; ZF_input        ; Incomplete set of assignments ;
; Load            ; Incomplete set of assignments ;
; ALU_A_latch     ; Incomplete set of assignments ;
+-----------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+-------------------------+--------------------+
; Type                    ; Value              ;
+-------------------------+--------------------+
; Netlist                 ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
;                         ;                    ;
; Placement               ;                    ;
;     -- Requested        ; 0 / 303 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 303 ( 0.00 % ) ;
;                         ;                    ;
; Routing (by Connection) ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
+-------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 303     ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/91sp2_quartus_free/quartus/test2020/test2021.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 145 / 15,408 ( < 1 % )    ;
;     -- Combinational with no register       ; 105                       ;
;     -- Register only                        ; 8                         ;
;     -- Combinational with a register        ; 32                        ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 49                        ;
;     -- 3 input functions                    ; 77                        ;
;     -- <=2 input functions                  ; 11                        ;
;     -- Register only                        ; 8                         ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 122                       ;
;     -- arithmetic mode                      ; 15                        ;
;                                             ;                           ;
; Total registers*                            ; 40 / 16,138 ( < 1 % )     ;
;     -- Dedicated logic registers            ; 40 / 15,408 ( < 1 % )     ;
;     -- I/O registers                        ; 0 / 730 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 13 / 963 ( 1 % )          ;
; User inserted logic elements                ; 0                         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 47 / 161 ( 29 % )         ;
;     -- Clock pins                           ; 5 / 8 ( 63 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
; Global signals                              ; 5                         ;
; M9Ks                                        ; 2 / 56 ( 4 % )            ;
; Total block memory bits                     ; 1,024 / 516,096 ( < 1 % ) ;
; Total block memory implementation bits      ; 18,432 / 516,096 ( 4 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )           ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 5 / 20 ( 25 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%              ;
; Peak interconnect usage (total/H/V)         ; 2% / 3% / 2%              ;
; Maximum fan-out node                        ; CP~inputclkctrl           ;
; Maximum fan-out                             ; 42                        ;
; Highest non-global fan-out signal           ; shiyan03_outout~input     ;
; Highest non-global fan-out                  ; 25                        ;
; Total fan-out                               ; 730                       ;
; Average fan-out                             ; 2.47                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                           ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ALU_A_latch     ; 32    ; 1        ; 0            ; 14           ; 7            ; 8                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ALU_Z_bus       ; 132   ; 5        ; 41           ; 5            ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ALU_Z_latch     ; 33    ; 2        ; 0            ; 14           ; 14           ; 8                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[0]            ; 109   ; 4        ; 30           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[1]            ; 84    ; 3        ; 19           ; 0            ; 28           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; BUS_input[0]    ; 164   ; 6        ; 41           ; 19           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; BUS_input[1]    ; 166   ; 6        ; 41           ; 19           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; BUS_input[2]    ; 152   ; 6        ; 41           ; 15           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; BUS_input[3]    ; 151   ; 6        ; 41           ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; BUS_input[4]    ; 201   ; 7        ; 26           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; BUS_input[5]    ; 146   ; 5        ; 41           ; 14           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; BUS_input[6]    ; 150   ; 5        ; 41           ; 15           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; BUS_input[7]    ; 144   ; 5        ; 41           ; 13           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; CLR             ; 103   ; 4        ; 28           ; 0            ; 28           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; CP              ; 31    ; 1        ; 0            ; 14           ; 0            ; 42                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Load            ; 38    ; 2        ; 0            ; 11           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; OP[0]           ; 160   ; 6        ; 41           ; 18           ; 14           ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; OP[1]           ; 189   ; 7        ; 32           ; 29           ; 14           ; 25                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PC_Bus          ; 224   ; 8        ; 9            ; 29           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; RST             ; 90    ; 3        ; 21           ; 0            ; 14           ; 32                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ZF_input        ; 194   ; 7        ; 30           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; input_bus       ; 149   ; 5        ; 41           ; 15           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; register_bus    ; 147   ; 5        ; 41           ; 14           ; 7            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; register_enable ; 169   ; 6        ; 41           ; 23           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; sel[0]          ; 159   ; 6        ; 41           ; 18           ; 21           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; sel[1]          ; 161   ; 6        ; 41           ; 18           ; 0            ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; shiyan03_bus    ; 168   ; 6        ; 41           ; 23           ; 7            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; shiyan03_gate   ; 34    ; 2        ; 0            ; 14           ; 21           ; 8                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; shiyan03_input  ; 98    ; 4        ; 26           ; 0            ; 28           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; shiyan03_outout ; 135   ; 5        ; 41           ; 9            ; 21           ; 25                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; shiyan03_wren   ; 167   ; 6        ; 41           ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; BUS_OUTPUT[0] ; 100   ; 4        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; BUS_OUTPUT[1] ; 102   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; BUS_OUTPUT[2] ; 82    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; BUS_OUTPUT[3] ; 88    ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; BUS_OUTPUT[4] ; 107   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; BUS_OUTPUT[5] ; 106   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; BUS_OUTPUT[6] ; 39    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; BUS_OUTPUT[7] ; 108   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; JNZ_output[0] ; 226   ; 8        ; 7            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; JNZ_output[1] ; 195   ; 7        ; 28           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; JNZ_output[2] ; 200   ; 7        ; 26           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; JNZ_output[3] ; 222   ; 8        ; 11           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; JNZ_output[4] ; 198   ; 7        ; 28           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; JNZ_output[5] ; 218   ; 8        ; 14           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; JNZ_output[6] ; 203   ; 7        ; 23           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; JNZ_output[7] ; 199   ; 7        ; 26           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+-----------------------------------------+---------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                ; Reserved As               ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------------------+---------------------------+-------------------------+---------------------------+
; 12       ; DIFFIO_L4n, DATA1, ASDO                 ; As input tri-stated       ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 14       ; DIFFIO_L6p, FLASH_nCE, nCSO             ; As input tri-stated       ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 17       ; nSTATUS                                 ; -                         ; -                       ; Dedicated Programming Pin ;
; 23       ; DCLK                                    ; As output driving ground  ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 24       ; DATA0                                   ; As input tri-stated       ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 25       ; nCONFIG                                 ; -                         ; -                       ; Dedicated Programming Pin ;
; 30       ; nCE                                     ; -                         ; -                       ; Dedicated Programming Pin ;
; 144      ; DIFFIO_R21n, DEV_OE                     ; Use as general purpose IO ; BUS_input[7]            ; Dual Purpose Pin          ;
; 153      ; CONF_DONE                               ; -                         ; -                       ; Dedicated Programming Pin ;
; 155      ; MSEL0                                   ; -                         ; -                       ; Dedicated Programming Pin ;
; 157      ; MSEL1                                   ; -                         ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL2                                   ; -                         ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL3                                   ; -                         ; -                       ; Dedicated Programming Pin ;
; 159      ; DIFFIO_R17n, INIT_DONE                  ; Use as general purpose IO ; sel[0]                  ; Dual Purpose Pin          ;
; 160      ; DIFFIO_R17p, CRC_ERROR                  ; Use as general purpose IO ; OP[0]                   ; Dual Purpose Pin          ;
; 162      ; DIFFIO_R16n, nCEO                       ; Use as programming pin    ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 164      ; DIFFIO_R16p, CLKUSR                     ; Use as general purpose IO ; BUS_input[0]            ; Dual Purpose Pin          ;
; 167      ; DIFFIO_R9n, nWE                         ; Use as regular IO         ; shiyan03_wren           ; Dual Purpose Pin          ;
; 168      ; DIFFIO_R9p, nOE                         ; Use as regular IO         ; shiyan03_bus            ; Dual Purpose Pin          ;
; 194      ; DIFFIO_T25p, PADD2                      ; Use as regular IO         ; ZF_input                ; Dual Purpose Pin          ;
; 200      ; DIFFIO_T21p, PADD4, DQS2T/CQ3T,DPCLK8   ; Use as regular IO         ; JNZ_output[2]           ; Dual Purpose Pin          ;
; 201      ; DIFFIO_T20p, PADD6                      ; Use as regular IO         ; BUS_input[4]            ; Dual Purpose Pin          ;
; 203      ; DIFFIO_T19p, PADD8                      ; Use as regular IO         ; JNZ_output[6]           ; Dual Purpose Pin          ;
; 218      ; DIFFIO_T12n, DATA2                      ; Use as regular IO         ; JNZ_output[5]           ; Dual Purpose Pin          ;
; 222      ; DIFFIO_T10n, PADD19                     ; Use as regular IO         ; JNZ_output[3]           ; Dual Purpose Pin          ;
; 224      ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO         ; PC_Bus                  ; Dual Purpose Pin          ;
; 226      ; DATA5                                   ; Use as regular IO         ; JNZ_output[0]           ; Dual Purpose Pin          ;
+----------+-----------------------------------------+---------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 16 ( 38 % )  ; 2.5V          ; --           ;
; 2        ; 4 / 17 ( 24 % )  ; 2.5V          ; --           ;
; 3        ; 4 / 22 ( 18 % )  ; 2.5V          ; --           ;
; 4        ; 8 / 24 ( 33 % )  ; 2.5V          ; --           ;
; 5        ; 7 / 19 ( 37 % )  ; 2.5V          ; --           ;
; 6        ; 11 / 17 ( 65 % ) ; 2.5V          ; --           ;
; 7        ; 8 / 22 ( 36 % )  ; 2.5V          ; --           ;
; 8        ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 5        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 6        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 8        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 10       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 15       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 16       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 19       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 20       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 21       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 23       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 24       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 25       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 29       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 30       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 38         ; 1        ; CP                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 32       ; 39         ; 1        ; ALU_A_latch                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 33       ; 40         ; 2        ; ALU_Z_latch                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 34       ; 41         ; 2        ; shiyan03_gate                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 35       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 38       ; 50         ; 2        ; Load                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 39       ; 51         ; 2        ; BUS_OUTPUT[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 40       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 41       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 42       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 43       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 44       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 45       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 46       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 47       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 50       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 51       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 52       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 53       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 56       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 57       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 58       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 59       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 64       ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 66       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 67       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 74       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 75       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 76       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 77       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 78       ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 81       ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 82       ; 124        ; 3        ; BUS_OUTPUT[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 83       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 84       ; 128        ; 3        ; A[1]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 85       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 86       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 87       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 88       ; 132        ; 3        ; BUS_OUTPUT[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 89       ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 90       ; 135        ; 3        ; RST                                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 91       ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 92       ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 93       ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 94       ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 95       ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 96       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 97       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 143        ; 4        ; shiyan03_input                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 99       ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 100      ; 145        ; 4        ; BUS_OUTPUT[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 101      ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 102      ; 147        ; 4        ; BUS_OUTPUT[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 103      ; 148        ; 4        ; CLR                                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 104      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 105      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ; 154        ; 4        ; BUS_OUTPUT[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 107      ; 155        ; 4        ; BUS_OUTPUT[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 108      ; 156        ; 4        ; BUS_OUTPUT[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 109      ; 157        ; 4        ; A[0]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 110      ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 118      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 119      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 122      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 123      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 124      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 125      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 127      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 128      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 129      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 130      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 132      ; 191        ; 5        ; ALU_Z_bus                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 133      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 134      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 135      ; 203        ; 5        ; shiyan03_outout                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 136      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 137      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 138      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 139      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 140      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 141      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 142      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 143      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 144      ; 216        ; 5        ; BUS_input[7]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 145      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 146      ; 220        ; 5        ; BUS_input[5]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 147      ; 221        ; 5        ; register_bus                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 148      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 149      ; 223        ; 5        ; input_bus                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 150      ; 224        ; 5        ; BUS_input[6]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 151      ; 225        ; 6        ; BUS_input[3]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 152      ; 226        ; 6        ; BUS_input[2]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 153      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 155      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ; 234        ; 6        ; sel[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 160      ; 235        ; 6        ; OP[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 161      ; 237        ; 6        ; sel[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 162      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 163      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 164      ; 240        ; 6        ; BUS_input[0]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 165      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 166      ; 241        ; 6        ; BUS_input[1]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 167      ; 255        ; 6        ; shiyan03_wren                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 168      ; 256        ; 6        ; shiyan03_bus                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 169      ; 257        ; 6        ; register_enable                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 170      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 171      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 172      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 173      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 174      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 175      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 176      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 177      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 178      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 179      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 180      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 181      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 182      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 183      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 184      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 185      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 186      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 187      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 188      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 189      ; 291        ; 7        ; OP[1]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 190      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 192      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 193      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 194      ; 297        ; 7        ; ZF_input                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 195      ; 300        ; 7        ; JNZ_output[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 196      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 197      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 198      ; 303        ; 7        ; JNZ_output[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 199      ; 304        ; 7        ; JNZ_output[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 200      ; 306        ; 7        ; JNZ_output[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 201      ; 308        ; 7        ; BUS_input[4]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 202      ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 203      ; 310        ; 7        ; JNZ_output[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 204      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 205      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 206      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 207      ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 208      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 209      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 210      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 211      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 212      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 213      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 214      ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 215      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 216      ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 217      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 218      ; 332        ; 8        ; JNZ_output[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 219      ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 220      ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 221      ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 222      ; 336        ; 8        ; JNZ_output[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 223      ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 224      ; 339        ; 8        ; PC_Bus                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 225      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 226      ; 345        ; 8        ; JNZ_output[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 227      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 228      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 229      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 230      ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 231      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 232      ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 233      ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 234      ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 235      ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 236      ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 237      ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 238      ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 239      ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 240      ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                      ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------+--------------+
; |shiyan04                                    ; 145 (0)     ; 40 (0)                    ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 47   ; 0            ; 105 (0)      ; 8 (0)             ; 32 (0)           ; |shiyan04                                                                                                ; work         ;
;    |lpm_bustri1:inst11|                      ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; |shiyan04|lpm_bustri1:inst11                                                                             ;              ;
;       |lpm_bustri:lpm_bustri_component|      ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; |shiyan04|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component                                             ; work         ;
;    |lpm_counter0:inst2|                      ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 8 (0)            ; |shiyan04|lpm_counter0:inst2                                                                             ; work         ;
;       |lpm_counter:lpm_counter_component|    ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 8 (0)            ; |shiyan04|lpm_counter0:inst2|lpm_counter:lpm_counter_component                                           ;              ;
;          |cntr_66j:auto_generated|           ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 8 (8)            ; |shiyan04|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated                   ;              ;
;    |lpm_latch1:inst10|                       ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|lpm_latch1:inst10                                                                              ; work         ;
;       |lpm_latch:lpm_latch_component|        ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |shiyan04|lpm_latch1:inst10|lpm_latch:lpm_latch_component                                                ; work         ;
;    |lpm_latch1:inst3|                        ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|lpm_latch1:inst3                                                                               ; work         ;
;       |lpm_latch:lpm_latch_component|        ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |shiyan04|lpm_latch1:inst3|lpm_latch:lpm_latch_component                                                 ; work         ;
;    |shiyan03:inst1|                          ; 34 (0)      ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 7 (0)            ; |shiyan04|shiyan03:inst1                                                                                 ; work         ;
;       |lpm_bustri0:inst6|                    ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (0)            ; |shiyan04|shiyan03:inst1|lpm_bustri0:inst6                                                               ; work         ;
;          |lpm_bustri:lpm_bustri_component|   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |shiyan04|shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component                               ; work         ;
;       |lpm_bustri0:inst7|                    ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; |shiyan04|shiyan03:inst1|lpm_bustri0:inst7                                                               ; work         ;
;          |lpm_bustri:lpm_bustri_component|   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |shiyan04|shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component                               ; work         ;
;       |lpm_decode1:inst3|                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_decode1:inst3                                                               ; work         ;
;          |lpm_decode:lpm_decode_component|   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_decode1:inst3|lpm_decode:lpm_decode_component                               ;              ;
;             |decode_0af:auto_generated|      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_decode1:inst3|lpm_decode:lpm_decode_component|decode_0af:auto_generated     ;              ;
;       |lpm_latch0:inst2|                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_latch0:inst2                                                                ; work         ;
;          |lpm_latch:lpm_latch_component|     ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component                                  ; work         ;
;       |lpm_mux1:inst5|                       ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_mux1:inst5                                                                  ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_mux1:inst5|lpm_mux:lpm_mux_component                                        ; work         ;
;             |mux_5qc:auto_generated|         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated                 ; work         ;
;       |lpm_ram_dq0:inst|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_ram_dq0:inst                                                                ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component                                ;              ;
;             |altsyncram_frg1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated ;              ;
;       |lpm_rom0:inst1|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_rom0:inst1                                                                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component                                  ; work         ;
;             |altsyncram_dra1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated   ; work         ;
;    |shiyanALU:inst|                          ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 1 (0)            ; |shiyan04|shiyanALU:inst                                                                                 ; work         ;
;       |Ipm_add_sub2:inst1|                   ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 1 (0)            ; |shiyan04|shiyanALU:inst|Ipm_add_sub2:inst1                                                              ; work         ;
;          |lpm_add_sub:lpm_add_sub_component| ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 1 (0)            ; |shiyan04|shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component                            ; work         ;
;             |add_sub_0qh:auto_generated|     ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 1 (1)            ; |shiyan04|shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated ; work         ;
;    |test202101:inst4|                        ; 36 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 8 (0)             ; 24 (0)           ; |shiyan04|test202101:inst4                                                                               ; work         ;
;       |lpm_decode0:inst4|                    ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|test202101:inst4|lpm_decode0:inst4                                                             ; work         ;
;          |lpm_decode:lpm_decode_component|   ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |shiyan04|test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component                             ; work         ;
;             |decode_7uf:auto_generated|      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |shiyan04|test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated   ; work         ;
;       |lpm_dff1:inst1|                       ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |shiyan04|test202101:inst4|lpm_dff1:inst1                                                                ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |shiyan04|test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component                                        ; work         ;
;       |lpm_dff1:inst2|                       ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 4 (0)            ; |shiyan04|test202101:inst4|lpm_dff1:inst2                                                                ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |shiyan04|test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component                                        ; work         ;
;       |lpm_dff1:inst3|                       ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |shiyan04|test202101:inst4|lpm_dff1:inst3                                                                ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |shiyan04|test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component                                        ; work         ;
;       |lpm_dff1:inst|                        ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 4 (0)            ; |shiyan04|test202101:inst4|lpm_dff1:inst                                                                 ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |shiyan04|test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component                                         ; work         ;
;       |lpm_mux0:inst5|                       ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |shiyan04|test202101:inst4|lpm_mux0:inst5                                                                ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |shiyan04|test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component                                      ; work         ;
;             |mux_8qc:auto_generated|         ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |shiyan04|test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated               ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; BUS_OUTPUT[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS_OUTPUT[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS_OUTPUT[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS_OUTPUT[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS_OUTPUT[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS_OUTPUT[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS_OUTPUT[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS_OUTPUT[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; JNZ_output[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; JNZ_output[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; JNZ_output[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; JNZ_output[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; JNZ_output[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; JNZ_output[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; JNZ_output[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; JNZ_output[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[0]          ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; sel[1]          ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; register_bus    ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; ALU_Z_bus       ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; shiyan03_outout ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; shiyan03_bus    ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; PC_Bus          ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; OP[1]           ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; OP[0]           ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; ALU_Z_latch     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CP              ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RST             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; register_enable ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; A[1]            ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[0]            ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; shiyan03_wren   ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; BUS_input[7]    ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; shiyan03_input  ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; input_bus       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; BUS_input[6]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; shiyan03_gate   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; BUS_input[5]    ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; BUS_input[4]    ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; BUS_input[3]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; BUS_input[2]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; BUS_input[1]    ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; BUS_input[0]    ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; CLR             ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; ZF_input        ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; Load            ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; ALU_A_latch     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sel[0]                                                                                                             ;                   ;         ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~0           ; 1                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~1           ; 1                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~2           ; 1                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~4           ; 1                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~5           ; 1                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~6           ; 1                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~8           ; 1                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~9           ; 1                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~10          ; 1                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~12          ; 1                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~13          ; 1                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~14          ; 1                 ; 6       ;
; sel[1]                                                                                                             ;                   ;         ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~0           ; 0                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~2           ; 0                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~3           ; 0                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~4           ; 0                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~6           ; 0                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~7           ; 0                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~8           ; 0                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~10          ; 0                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~11          ; 0                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~12          ; 0                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~14          ; 0                 ; 6       ;
;      - test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~15          ; 0                 ; 6       ;
; register_bus                                                                                                       ;                   ;         ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[7]~8                                                ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[7]~10                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[6]~11                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[5]~13                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[4]~15                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[3]~17                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[2]~19                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[1]~21                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[0]~23                                               ; 1                 ; 6       ;
; ALU_Z_bus                                                                                                          ;                   ;         ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[7]~8                                                ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[7]~10                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[6]~11                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[5]~13                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[4]~15                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[3]~17                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[2]~19                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[1]~21                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[0]~23                                               ; 0                 ; 6       ;
; shiyan03_outout                                                                                                    ;                   ;         ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[7]~9                                                ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[7]~10                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[6]~12                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[5]~14                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[4]~16                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[3]~18                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[2]~20                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[1]~22                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[0]~24                                               ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[7]~0                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[6]~1                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[5]~2                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]~3                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[3]~4                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[2]~5                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]~6                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]~7                                  ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]~0           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]~2           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]~3           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]~4           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]~5           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]~6           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]~7           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]~8           ; 0                 ; 6       ;
; shiyan03_bus                                                                                                       ;                   ;         ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[7]~9                                                ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[7]~10                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[6]~12                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[5]~14                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[4]~16                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[3]~18                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[2]~20                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[1]~22                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[0]~24                                               ; 1                 ; 6       ;
; PC_Bus                                                                                                             ;                   ;         ;
;      - JNZ_output[7]~output                                                                                        ; 0                 ; 6       ;
;      - JNZ_output[6]~output                                                                                        ; 0                 ; 6       ;
;      - JNZ_output[5]~output                                                                                        ; 0                 ; 6       ;
;      - JNZ_output[4]~output                                                                                        ; 0                 ; 6       ;
;      - JNZ_output[3]~output                                                                                        ; 0                 ; 6       ;
;      - JNZ_output[2]~output                                                                                        ; 0                 ; 6       ;
;      - JNZ_output[1]~output                                                                                        ; 0                 ; 6       ;
;      - JNZ_output[0]~output                                                                                        ; 0                 ; 6       ;
; OP[1]                                                                                                              ;                   ;         ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2       ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0       ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~0          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~1          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~2          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~3          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~4          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~5          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~6          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~7          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~19      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~20      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~21      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~22      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~23      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~24      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~25      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~26      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~27      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~28      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~29      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~30      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~31      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~32      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~33      ; 0                 ; 6       ;
; OP[0]                                                                                                              ;                   ;         ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2       ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0       ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~0          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~1          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~2          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~3          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~4          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~5          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~6          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~7          ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~20      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~22      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~24      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~26      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~28      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~30      ; 0                 ; 6       ;
;      - shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~32      ; 0                 ; 6       ;
; ALU_Z_latch                                                                                                        ;                   ;         ;
; CP                                                                                                                 ;                   ;         ;
; RST                                                                                                                ;                   ;         ;
; register_enable                                                                                                    ;                   ;         ;
;      - test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[2]  ; 0                 ; 6       ;
;      - test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[2]  ; 0                 ; 6       ;
;      - test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[2]  ; 0                 ; 6       ;
;      - test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode1w[2]   ; 0                 ; 6       ;
; A[1]                                                                                                               ;                   ;         ;
;      - test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[2]  ; 0                 ; 6       ;
;      - test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[2]  ; 0                 ; 6       ;
;      - test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[2]  ; 0                 ; 6       ;
;      - test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode1w[2]   ; 0                 ; 6       ;
; A[0]                                                                                                               ;                   ;         ;
;      - test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[2]  ; 1                 ; 6       ;
;      - test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[2]  ; 1                 ; 6       ;
;      - test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[2]  ; 1                 ; 6       ;
;      - test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode1w[2]   ; 1                 ; 6       ;
; shiyan03_wren                                                                                                      ;                   ;         ;
;      - shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
; BUS_input[7]                                                                                                       ;                   ;         ;
;      - shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]~0                                  ; 0                 ; 6       ;
; shiyan03_input                                                                                                     ;                   ;         ;
;      - shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]~0                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]~1                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]~2                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]~3                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]~4                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]~5                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]~6                                  ; 0                 ; 6       ;
;      - shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]~7                                  ; 0                 ; 6       ;
; input_bus                                                                                                          ;                   ;         ;
; BUS_input[6]                                                                                                       ;                   ;         ;
; shiyan03_gate                                                                                                      ;                   ;         ;
; BUS_input[5]                                                                                                       ;                   ;         ;
;      - shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]~2                                  ; 0                 ; 6       ;
; BUS_input[4]                                                                                                       ;                   ;         ;
;      - shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]~3                                  ; 0                 ; 6       ;
; BUS_input[3]                                                                                                       ;                   ;         ;
; BUS_input[2]                                                                                                       ;                   ;         ;
; BUS_input[1]                                                                                                       ;                   ;         ;
;      - shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]~6                                  ; 0                 ; 6       ;
; BUS_input[0]                                                                                                       ;                   ;         ;
;      - shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]~7                                  ; 1                 ; 6       ;
; CLR                                                                                                                ;                   ;         ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]~0           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]~1           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]~2           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]~3           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]~4           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]~5           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]~6           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]~7           ; 0                 ; 6       ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]~8           ; 0                 ; 6       ;
; ZF_input                                                                                                           ;                   ;         ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]~1           ; 0                 ; 6       ;
; Load                                                                                                               ;                   ;         ;
;      - lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]~1           ; 0                 ; 6       ;
; ALU_A_latch                                                                                                        ;                   ;         ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                       ; Location           ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; ALU_A_latch                                                                                                ; PIN_32             ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; ALU_Z_latch                                                                                                ; PIN_33             ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; CP                                                                                                         ; PIN_31             ; 42      ; Clock         ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; PC_Bus                                                                                                     ; PIN_224            ; 8       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RST                                                                                                        ; PIN_90             ; 32      ; Async. clear  ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[7]~10                                              ; LCCOMB_X32_Y18_N2  ; 8       ; Output enable ; no     ; --                   ; --               ; --                        ;
; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]~1          ; LCCOMB_X29_Y19_N8  ; 8       ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; shiyan03:inst1|lpm_decode1:inst3|lpm_decode:lpm_decode_component|decode_0af:auto_generated|w_anode15w[2]   ; LCCOMB_X31_Y18_N26 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; shiyan03:inst1|lpm_decode1:inst3|lpm_decode:lpm_decode_component|decode_0af:auto_generated|w_anode1w[2]    ; LCCOMB_X31_Y18_N20 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; shiyan03_gate                                                                                              ; PIN_34             ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; shiyan03_wren                                                                                              ; PIN_167            ; 1       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[2] ; LCCOMB_X30_Y18_N2  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode1w[2]  ; LCCOMB_X30_Y18_N14 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[2] ; LCCOMB_X30_Y18_N0  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[2] ; LCCOMB_X30_Y18_N4  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                     ;
+---------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name          ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ALU_A_latch   ; PIN_32   ; 8       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; ALU_Z_latch   ; PIN_33   ; 8       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; CP            ; PIN_31   ; 42      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; RST           ; PIN_90   ; 32      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; shiyan03_gate ; PIN_34   ; 8       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+---------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                      ;
+------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                       ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------+---------+
; OP[1]~input                                                                                                ; 25      ;
; shiyan03_outout~input                                                                                      ; 25      ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                   ; 19      ;
; OP[0]~input                                                                                                ; 17      ;
; sel[1]~input                                                                                               ; 12      ;
; sel[0]~input                                                                                               ; 12      ;
; CLR~input                                                                                                  ; 9       ;
; shiyan03_bus~input                                                                                         ; 9       ;
; ALU_Z_bus~input                                                                                            ; 9       ;
; register_bus~input                                                                                         ; 9       ;
; input_bus~input                                                                                            ; 8       ;
; shiyan03_input~input                                                                                       ; 8       ;
; PC_Bus~input                                                                                               ; 8       ;
; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]~1          ; 8       ;
; test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode1w[2]  ; 8       ;
; test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[2] ; 8       ;
; test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[2] ; 8       ;
; test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[2] ; 8       ;
; lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[7]~10                                              ; 8       ;
; A[0]~input                                                                                                 ; 4       ;
; A[1]~input                                                                                                 ; 4       ;
; register_enable~input                                                                                      ; 4       ;
; shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]~7                                 ; 4       ;
; shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]~6                                 ; 4       ;
; shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[2]~5                                 ; 4       ;
; shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[3]~4                                 ; 4       ;
; shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]~3                                 ; 4       ;
; shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[5]~2                                 ; 4       ;
; shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[6]~1                                 ; 4       ;
; shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[7]~0                                 ; 4       ;
; test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~15         ; 4       ;
; test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~13         ; 4       ;
; test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~11         ; 4       ;
; test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~9          ; 4       ;
; test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~7          ; 4       ;
; test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~5          ; 4       ;
; test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~3          ; 4       ;
; test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~1          ; 4       ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                   ; 3       ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                   ; 3       ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                   ; 3       ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                   ; 3       ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                   ; 3       ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                   ; 3       ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                   ; 3       ;
; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]                                                  ; 3       ;
; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]                                                  ; 3       ;
; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]                                                  ; 3       ;
; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]                                                  ; 3       ;
; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]                                                  ; 3       ;
+------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------+----------------+
; Name                                                                                                      ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF            ; Location       ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------+----------------+
; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 64           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 512  ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 1    ; None           ; M9K_X25_Y19_N0 ;
; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM         ; Single Clock ; 64           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 512  ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 1    ; shiyan0301.mif ; M9K_X25_Y18_N0 ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------+----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |shiyan04|shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ALTSYNCRAM                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00101100) (54) (44) (2C)    ;(00001011) (13) (11) (0B)   ;(00000100) (4) (4) (04)   ;(00001000) (10) (8) (08)   ;(00001100) (14) (12) (0C)   ;(00010000) (20) (16) (10)   ;(00010100) (24) (20) (14)   ;(00011000) (30) (24) (18)   ;
;8;(00011100) (34) (28) (1C)    ;(00100000) (40) (32) (20)   ;(00100100) (44) (36) (24)   ;(00101000) (50) (40) (28)   ;(00101100) (54) (44) (2C)   ;(00110000) (60) (48) (30)   ;(00110100) (64) (52) (34)   ;(00111000) (70) (56) (38)   ;
;16;(00111100) (74) (60) (3C)    ;(01000000) (100) (64) (40)   ;(01000100) (104) (68) (44)   ;(01001000) (110) (72) (48)   ;(01001100) (114) (76) (4C)   ;(01010000) (120) (80) (50)   ;(01010100) (124) (84) (54)   ;(01011000) (130) (88) (58)   ;
;24;(01011100) (134) (92) (5C)    ;(01100000) (140) (96) (60)   ;(01100100) (144) (100) (64)   ;(01101000) (150) (104) (68)   ;(01101100) (154) (108) (6C)   ;(01110000) (160) (112) (70)   ;(01110100) (164) (116) (74)   ;(01111000) (170) (120) (78)   ;
;32;(01111100) (174) (124) (7C)    ;(10000000) (200) (128) (80)   ;(10000100) (204) (132) (84)   ;(10001000) (210) (136) (88)   ;(10001100) (214) (140) (8C)   ;(10010000) (220) (144) (90)   ;(10010100) (224) (148) (94)   ;(10011000) (230) (152) (98)   ;
;40;(10011100) (234) (156) (9C)    ;(10100000) (240) (160) (A0)   ;(10100100) (244) (164) (A4)   ;(10101000) (250) (168) (A8)   ;(10101100) (254) (172) (AC)   ;(10110000) (260) (176) (B0)   ;(10110100) (264) (180) (B4)   ;(10111000) (270) (184) (B8)   ;
;48;(10111100) (274) (188) (BC)    ;(11000000) (300) (192) (C0)   ;(11000100) (304) (196) (C4)   ;(11001000) (310) (200) (C8)   ;(11001100) (314) (204) (CC)   ;(11010000) (320) (208) (D0)   ;(11010100) (324) (212) (D4)   ;(11011000) (330) (216) (D8)   ;
;56;(11011100) (334) (220) (DC)    ;(11100000) (340) (224) (E0)   ;(11100100) (344) (228) (E4)   ;(11101000) (350) (232) (E8)   ;(11101100) (354) (236) (EC)   ;(11110000) (360) (240) (F0)   ;(11110100) (364) (244) (F4)   ;(11111000) (370) (248) (F8)   ;




+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 267 / 47,787 ( < 1 % ) ;
; C16 interconnects          ; 22 / 1,804 ( 1 % )     ;
; C4 interconnects           ; 171 / 31,272 ( < 1 % ) ;
; Direct links               ; 39 / 47,787 ( < 1 % )  ;
; Global clocks              ; 5 / 20 ( 25 % )        ;
; Local interconnects        ; 85 / 15,408 ( < 1 % )  ;
; R24 interconnects          ; 30 / 1,775 ( 2 % )     ;
; R4 interconnects           ; 182 / 41,310 ( < 1 % ) ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.15) ; Number of LABs  (Total = 13) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 8                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.69) ; Number of LABs  (Total = 13) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 7                            ;
; 1 Clock                            ; 8                            ;
; 1 Sync. load                       ; 1                            ;
; 2 Clock enables                    ; 6                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 14.15) ; Number of LABs  (Total = 13) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 2                            ;
; 24                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.23) ; Number of LABs  (Total = 13) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 1                            ;
; 3                                               ; 0                            ;
; 4                                               ; 0                            ;
; 5                                               ; 0                            ;
; 6                                               ; 1                            ;
; 7                                               ; 0                            ;
; 8                                               ; 1                            ;
; 9                                               ; 0                            ;
; 10                                              ; 3                            ;
; 11                                              ; 1                            ;
; 12                                              ; 0                            ;
; 13                                              ; 1                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 1                            ;
; 17                                              ; 0                            ;
; 18                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 15.15) ; Number of LABs  (Total = 13) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 1                            ;
; 20                                           ; 2                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015 ; IO_000018    ; IO_000019    ; IO_000020 ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 47        ; 0            ; 0            ; 47        ; 47        ; 0            ; 16           ; 0            ; 0            ; 47        ; 0            ; 16           ; 47        ; 0            ; 0            ; 0            ; 16           ; 0            ; 0            ; 0            ; 0            ; 0            ; 47        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 47           ; 47           ; 47           ; 47           ; 47           ; 0         ; 47           ; 47           ; 0         ; 0         ; 47           ; 31           ; 47           ; 47           ; 0         ; 47           ; 31           ; 0         ; 47           ; 47           ; 47           ; 31           ; 47           ; 47           ; 47           ; 47           ; 47           ; 0         ; 47           ; 47           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; BUS_OUTPUT[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_OUTPUT[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_OUTPUT[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_OUTPUT[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_OUTPUT[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_OUTPUT[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_OUTPUT[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_OUTPUT[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; JNZ_output[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; JNZ_output[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; JNZ_output[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; JNZ_output[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; JNZ_output[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; JNZ_output[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; JNZ_output[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; JNZ_output[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; register_bus       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_Z_bus          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; shiyan03_outout    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; shiyan03_bus       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_Bus             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OP[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OP[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_Z_latch        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CP                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; register_enable    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; shiyan03_wren      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_input[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; shiyan03_input     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input_bus          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_input[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; shiyan03_gate      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_input[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_input[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_input[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_input[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_input[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_input[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLR                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ZF_input           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Load               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_A_latch        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nCEO                                         ; As output driving ground ;
; Data[0]                                      ; As input tri-stated      ;
; Data[1]/ASDO                                 ; As input tri-stated      ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; As input tri-stated      ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 25 22:34:20 2021
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test2021 -c test2021
Info: Selected device EP3C16Q240C8 for design "test2021"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature.
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C25Q240C8 is compatible
    Info: Device EP3C40Q240C8 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14
    Info: Pin ~ALTERA_DCLK~ is reserved at location 23
    Info: Pin ~ALTERA_DATA0~ is reserved at location 24
    Info: Pin ~ALTERA_nCEO~ is reserved at location 162
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 47 pins of 47 total pins
    Info: Pin BUS_OUTPUT[7] not assigned to an exact location on the device
    Info: Pin BUS_OUTPUT[6] not assigned to an exact location on the device
    Info: Pin BUS_OUTPUT[5] not assigned to an exact location on the device
    Info: Pin BUS_OUTPUT[4] not assigned to an exact location on the device
    Info: Pin BUS_OUTPUT[3] not assigned to an exact location on the device
    Info: Pin BUS_OUTPUT[2] not assigned to an exact location on the device
    Info: Pin BUS_OUTPUT[1] not assigned to an exact location on the device
    Info: Pin BUS_OUTPUT[0] not assigned to an exact location on the device
    Info: Pin JNZ_output[7] not assigned to an exact location on the device
    Info: Pin JNZ_output[6] not assigned to an exact location on the device
    Info: Pin JNZ_output[5] not assigned to an exact location on the device
    Info: Pin JNZ_output[4] not assigned to an exact location on the device
    Info: Pin JNZ_output[3] not assigned to an exact location on the device
    Info: Pin JNZ_output[2] not assigned to an exact location on the device
    Info: Pin JNZ_output[1] not assigned to an exact location on the device
    Info: Pin JNZ_output[0] not assigned to an exact location on the device
    Info: Pin sel[0] not assigned to an exact location on the device
    Info: Pin sel[1] not assigned to an exact location on the device
    Info: Pin register_bus not assigned to an exact location on the device
    Info: Pin ALU_Z_bus not assigned to an exact location on the device
    Info: Pin shiyan03_outout not assigned to an exact location on the device
    Info: Pin shiyan03_bus not assigned to an exact location on the device
    Info: Pin PC_Bus not assigned to an exact location on the device
    Info: Pin OP[1] not assigned to an exact location on the device
    Info: Pin OP[0] not assigned to an exact location on the device
    Info: Pin ALU_Z_latch not assigned to an exact location on the device
    Info: Pin CP not assigned to an exact location on the device
    Info: Pin RST not assigned to an exact location on the device
    Info: Pin register_enable not assigned to an exact location on the device
    Info: Pin A[1] not assigned to an exact location on the device
    Info: Pin A[0] not assigned to an exact location on the device
    Info: Pin shiyan03_wren not assigned to an exact location on the device
    Info: Pin BUS_input[7] not assigned to an exact location on the device
    Info: Pin shiyan03_input not assigned to an exact location on the device
    Info: Pin input_bus not assigned to an exact location on the device
    Info: Pin BUS_input[6] not assigned to an exact location on the device
    Info: Pin shiyan03_gate not assigned to an exact location on the device
    Info: Pin BUS_input[5] not assigned to an exact location on the device
    Info: Pin BUS_input[4] not assigned to an exact location on the device
    Info: Pin BUS_input[3] not assigned to an exact location on the device
    Info: Pin BUS_input[2] not assigned to an exact location on the device
    Info: Pin BUS_input[1] not assigned to an exact location on the device
    Info: Pin BUS_input[0] not assigned to an exact location on the device
    Info: Pin CLR not assigned to an exact location on the device
    Info: Pin ZF_input not assigned to an exact location on the device
    Info: Pin Load not assigned to an exact location on the device
    Info: Pin ALU_A_latch not assigned to an exact location on the device
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst1|inst2|lpm_latch_component|latches[0]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[1]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[2]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[3]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[4]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[5]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[6]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[7]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[0]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[1]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[2]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[3]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[4]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[5]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[6]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[7]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[7]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[6]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[5]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[4]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[3]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[2]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[1]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[0]|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'test2021.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.030
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Automatically promoted node CP~input (placed in PIN 31 (CLK0, DIFFCLK_0p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Automatically promoted node ALU_A_latch~input (placed in PIN 32 (CLK1, DIFFCLK_0n))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node ALU_Z_latch~input (placed in PIN 33 (CLK2, DIFFCLK_1p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node shiyan03_gate~input (placed in PIN 34 (CLK3, DIFFCLK_1n))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info: Automatically promoted node RST~input (placed in PIN 90 (CLK14, DIFFCLK_6n))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 26 input, 16 output, 0 bidirectional)
        Info: I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  10 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  15 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  21 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Fitter routing operations beginning
Info: Average interconnect usage is 0% of the available device resources
    Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Quartus II Fitter was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 295 megabytes
    Info: Processing ended: Thu Nov 25 22:34:25 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:08


