Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  3 13:06:37 2024
| Host         : LAPTOP-2BP554E9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.686      -12.082                      5                  536        0.142        0.000                      0                  536        4.500        0.000                       0                   307  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.686      -12.082                      5                  536        0.142        0.000                      0                  536        4.500        0.000                       0                   307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            5  Failing Endpoints,  Worst Slack       -2.686ns,  Total Violation      -12.082ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.686ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.595ns  (logic 5.560ns (44.146%)  route 7.035ns (55.854%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  vga/h_count_reg_reg[1]/Q
                         net (fo=95, routed)          0.531     6.127    vga/Q[1]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.124     6.251 f  vga/rgb_reg[11]_i_48/O
                         net (fo=2, routed)           0.314     6.565    vga/rgb_reg[11]_i_48_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  vga/rgb_reg[11]_i_28/O
                         net (fo=36, routed)          0.405     7.094    vga/rgb_reg[11]_i_28_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  vga/rgb_reg[11]_i_230/O
                         net (fo=10, routed)          0.653     7.871    vga/rgb_reg[11]_i_230_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124     7.995 r  vga/rgb_reg[11]_i_417/O
                         net (fo=1, routed)           0.000     7.995    vga/rgb_reg[11]_i_417_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.545 r  vga/rgb_reg_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000     8.545    vga/rgb_reg_reg[11]_i_331_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  vga/rgb_reg_reg[11]_i_208/CO[3]
                         net (fo=43, routed)          1.044     9.703    vga/rgb_reg_reg[11]_i_208_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     9.827 r  vga/rgb_reg[11]_i_226/O
                         net (fo=1, routed)           0.000     9.827    vga/rgb_reg[11]_i_226_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  vga/rgb_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.377    vga/rgb_reg_reg[11]_i_117_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  vga/rgb_reg_reg[11]_i_84/O[1]
                         net (fo=4, routed)           0.750    11.461    vga/rgb_reg_reg[11]_i_84_n_6
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.303    11.764 r  vga/rgb_reg[11]_i_58/O
                         net (fo=2, routed)           0.664    12.428    vga/rgb_reg[11]_i_58_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124    12.552 r  vga/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           0.000    12.552    vga/rgb_reg[11]_i_62_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.099 r  vga/rgb_reg_reg[11]_i_50/O[2]
                         net (fo=2, routed)           0.578    13.677    vga_n_76
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.302    13.979 r  rgb_reg[11]_i_54/O
                         net (fo=1, routed)           0.000    13.979    rgb_reg[11]_i_54_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.559 r  rgb_reg_reg[11]_i_49/O[2]
                         net (fo=1, routed)           0.560    15.119    vga/h_count_reg_reg[8]_1[2]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.302    15.421 r  vga/rgb_reg[11]_i_30/O
                         net (fo=1, routed)           0.000    15.421    vga/rgb_reg[11]_i_30_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.648 f  vga/rgb_reg_reg[11]_i_22/O[1]
                         net (fo=1, routed)           0.568    16.216    vga_n_83
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.303    16.519 r  rgb_reg[11]_i_15/O
                         net (fo=1, routed)           0.282    16.801    vga/h_count_reg_reg[0]_6
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    16.925 r  vga/rgb_reg[11]_i_4/O
                         net (fo=3, routed)           0.335    17.260    vga/rgb_next_board[11]
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.124    17.384 r  vga/rgb_reg[4]_i_1/O
                         net (fo=2, routed)           0.350    17.734    p_0_in[4]
    SLICE_X3Y30          FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)       -0.040    15.048    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -17.734    
  -------------------------------------------------------------------
                         slack                                 -2.686    

Slack (VIOLATED) :        -2.679ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 5.560ns (44.171%)  route 7.027ns (55.829%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  vga/h_count_reg_reg[1]/Q
                         net (fo=95, routed)          0.531     6.127    vga/Q[1]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.124     6.251 f  vga/rgb_reg[11]_i_48/O
                         net (fo=2, routed)           0.314     6.565    vga/rgb_reg[11]_i_48_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  vga/rgb_reg[11]_i_28/O
                         net (fo=36, routed)          0.405     7.094    vga/rgb_reg[11]_i_28_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  vga/rgb_reg[11]_i_230/O
                         net (fo=10, routed)          0.653     7.871    vga/rgb_reg[11]_i_230_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124     7.995 r  vga/rgb_reg[11]_i_417/O
                         net (fo=1, routed)           0.000     7.995    vga/rgb_reg[11]_i_417_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.545 r  vga/rgb_reg_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000     8.545    vga/rgb_reg_reg[11]_i_331_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  vga/rgb_reg_reg[11]_i_208/CO[3]
                         net (fo=43, routed)          1.044     9.703    vga/rgb_reg_reg[11]_i_208_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     9.827 r  vga/rgb_reg[11]_i_226/O
                         net (fo=1, routed)           0.000     9.827    vga/rgb_reg[11]_i_226_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  vga/rgb_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.377    vga/rgb_reg_reg[11]_i_117_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  vga/rgb_reg_reg[11]_i_84/O[1]
                         net (fo=4, routed)           0.750    11.461    vga/rgb_reg_reg[11]_i_84_n_6
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.303    11.764 r  vga/rgb_reg[11]_i_58/O
                         net (fo=2, routed)           0.664    12.428    vga/rgb_reg[11]_i_58_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124    12.552 r  vga/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           0.000    12.552    vga/rgb_reg[11]_i_62_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.099 r  vga/rgb_reg_reg[11]_i_50/O[2]
                         net (fo=2, routed)           0.578    13.677    vga_n_76
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.302    13.979 r  rgb_reg[11]_i_54/O
                         net (fo=1, routed)           0.000    13.979    rgb_reg[11]_i_54_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.559 r  rgb_reg_reg[11]_i_49/O[2]
                         net (fo=1, routed)           0.560    15.119    vga/h_count_reg_reg[8]_1[2]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.302    15.421 r  vga/rgb_reg[11]_i_30/O
                         net (fo=1, routed)           0.000    15.421    vga/rgb_reg[11]_i_30_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.648 f  vga/rgb_reg_reg[11]_i_22/O[1]
                         net (fo=1, routed)           0.568    16.216    vga_n_83
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.303    16.519 r  rgb_reg[11]_i_15/O
                         net (fo=1, routed)           0.282    16.801    vga/h_count_reg_reg[0]_6
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    16.925 r  vga/rgb_reg[11]_i_4/O
                         net (fo=3, routed)           0.335    17.260    vga/rgb_next_board[11]
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.124    17.384 r  vga/rgb_reg[4]_i_1/O
                         net (fo=2, routed)           0.343    17.727    p_0_in[4]
    SLICE_X1Y30          FDRE                                         r  rgb_reg_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  rgb_reg_reg[4]_lopt_replica/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)       -0.040    15.048    rgb_reg_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -17.727    
  -------------------------------------------------------------------
                         slack                                 -2.679    

Slack (VIOLATED) :        -2.502ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.408ns  (logic 5.560ns (44.811%)  route 6.848ns (55.189%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  vga/h_count_reg_reg[1]/Q
                         net (fo=95, routed)          0.531     6.127    vga/Q[1]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.124     6.251 f  vga/rgb_reg[11]_i_48/O
                         net (fo=2, routed)           0.314     6.565    vga/rgb_reg[11]_i_48_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  vga/rgb_reg[11]_i_28/O
                         net (fo=36, routed)          0.405     7.094    vga/rgb_reg[11]_i_28_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  vga/rgb_reg[11]_i_230/O
                         net (fo=10, routed)          0.653     7.871    vga/rgb_reg[11]_i_230_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124     7.995 r  vga/rgb_reg[11]_i_417/O
                         net (fo=1, routed)           0.000     7.995    vga/rgb_reg[11]_i_417_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.545 r  vga/rgb_reg_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000     8.545    vga/rgb_reg_reg[11]_i_331_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  vga/rgb_reg_reg[11]_i_208/CO[3]
                         net (fo=43, routed)          1.044     9.703    vga/rgb_reg_reg[11]_i_208_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     9.827 r  vga/rgb_reg[11]_i_226/O
                         net (fo=1, routed)           0.000     9.827    vga/rgb_reg[11]_i_226_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  vga/rgb_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.377    vga/rgb_reg_reg[11]_i_117_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  vga/rgb_reg_reg[11]_i_84/O[1]
                         net (fo=4, routed)           0.750    11.461    vga/rgb_reg_reg[11]_i_84_n_6
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.303    11.764 r  vga/rgb_reg[11]_i_58/O
                         net (fo=2, routed)           0.664    12.428    vga/rgb_reg[11]_i_58_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124    12.552 r  vga/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           0.000    12.552    vga/rgb_reg[11]_i_62_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.099 r  vga/rgb_reg_reg[11]_i_50/O[2]
                         net (fo=2, routed)           0.578    13.677    vga_n_76
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.302    13.979 r  rgb_reg[11]_i_54/O
                         net (fo=1, routed)           0.000    13.979    rgb_reg[11]_i_54_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.559 r  rgb_reg_reg[11]_i_49/O[2]
                         net (fo=1, routed)           0.560    15.119    vga/h_count_reg_reg[8]_1[2]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.302    15.421 r  vga/rgb_reg[11]_i_30/O
                         net (fo=1, routed)           0.000    15.421    vga/rgb_reg[11]_i_30_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.648 f  vga/rgb_reg_reg[11]_i_22/O[1]
                         net (fo=1, routed)           0.568    16.216    vga_n_83
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.303    16.519 r  rgb_reg[11]_i_15/O
                         net (fo=1, routed)           0.282    16.801    vga/h_count_reg_reg[0]_6
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    16.925 r  vga/rgb_reg[11]_i_4/O
                         net (fo=3, routed)           0.175    17.100    vga/rgb_next_board[11]
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    17.224 r  vga/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           0.323    17.547    p_0_in[11]
    SLICE_X1Y30          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)       -0.043    15.045    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -17.547    
  -------------------------------------------------------------------
                         slack                                 -2.502    

Slack (VIOLATED) :        -2.110ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 5.560ns (45.996%)  route 6.528ns (54.003%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  vga/h_count_reg_reg[1]/Q
                         net (fo=95, routed)          0.531     6.127    vga/Q[1]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.124     6.251 f  vga/rgb_reg[11]_i_48/O
                         net (fo=2, routed)           0.314     6.565    vga/rgb_reg[11]_i_48_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  vga/rgb_reg[11]_i_28/O
                         net (fo=36, routed)          0.405     7.094    vga/rgb_reg[11]_i_28_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  vga/rgb_reg[11]_i_230/O
                         net (fo=10, routed)          0.653     7.871    vga/rgb_reg[11]_i_230_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124     7.995 r  vga/rgb_reg[11]_i_417/O
                         net (fo=1, routed)           0.000     7.995    vga/rgb_reg[11]_i_417_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.545 r  vga/rgb_reg_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000     8.545    vga/rgb_reg_reg[11]_i_331_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  vga/rgb_reg_reg[11]_i_208/CO[3]
                         net (fo=43, routed)          1.044     9.703    vga/rgb_reg_reg[11]_i_208_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     9.827 r  vga/rgb_reg[11]_i_226/O
                         net (fo=1, routed)           0.000     9.827    vga/rgb_reg[11]_i_226_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  vga/rgb_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.377    vga/rgb_reg_reg[11]_i_117_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  vga/rgb_reg_reg[11]_i_84/O[1]
                         net (fo=4, routed)           0.750    11.461    vga/rgb_reg_reg[11]_i_84_n_6
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.303    11.764 r  vga/rgb_reg[11]_i_58/O
                         net (fo=2, routed)           0.664    12.428    vga/rgb_reg[11]_i_58_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124    12.552 r  vga/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           0.000    12.552    vga/rgb_reg[11]_i_62_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.099 r  vga/rgb_reg_reg[11]_i_50/O[2]
                         net (fo=2, routed)           0.578    13.677    vga_n_76
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.302    13.979 r  rgb_reg[11]_i_54/O
                         net (fo=1, routed)           0.000    13.979    rgb_reg[11]_i_54_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.559 r  rgb_reg_reg[11]_i_49/O[2]
                         net (fo=1, routed)           0.560    15.119    vga/h_count_reg_reg[8]_1[2]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.302    15.421 r  vga/rgb_reg[11]_i_30/O
                         net (fo=1, routed)           0.000    15.421    vga/rgb_reg[11]_i_30_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.648 f  vga/rgb_reg_reg[11]_i_22/O[1]
                         net (fo=1, routed)           0.568    16.216    vga_n_83
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.303    16.519 r  rgb_reg[11]_i_15/O
                         net (fo=1, routed)           0.282    16.801    vga/h_count_reg_reg[0]_6
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    16.925 r  vga/rgb_reg[11]_i_4/O
                         net (fo=3, routed)           0.178    17.103    vga/rgb_next_board[11]
    SLICE_X3Y30          LUT6 (Prop_lut6_I3_O)        0.124    17.227 r  vga/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.227    p_0_in[6]
    SLICE_X3Y30          FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.029    15.117    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -17.227    
  -------------------------------------------------------------------
                         slack                                 -2.110    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.085ns  (logic 5.560ns (46.008%)  route 6.525ns (53.992%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  vga/h_count_reg_reg[1]/Q
                         net (fo=95, routed)          0.531     6.127    vga/Q[1]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.124     6.251 f  vga/rgb_reg[11]_i_48/O
                         net (fo=2, routed)           0.314     6.565    vga/rgb_reg[11]_i_48_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  vga/rgb_reg[11]_i_28/O
                         net (fo=36, routed)          0.405     7.094    vga/rgb_reg[11]_i_28_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  vga/rgb_reg[11]_i_230/O
                         net (fo=10, routed)          0.653     7.871    vga/rgb_reg[11]_i_230_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124     7.995 r  vga/rgb_reg[11]_i_417/O
                         net (fo=1, routed)           0.000     7.995    vga/rgb_reg[11]_i_417_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.545 r  vga/rgb_reg_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000     8.545    vga/rgb_reg_reg[11]_i_331_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  vga/rgb_reg_reg[11]_i_208/CO[3]
                         net (fo=43, routed)          1.044     9.703    vga/rgb_reg_reg[11]_i_208_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     9.827 r  vga/rgb_reg[11]_i_226/O
                         net (fo=1, routed)           0.000     9.827    vga/rgb_reg[11]_i_226_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  vga/rgb_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.377    vga/rgb_reg_reg[11]_i_117_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  vga/rgb_reg_reg[11]_i_84/O[1]
                         net (fo=4, routed)           0.750    11.461    vga/rgb_reg_reg[11]_i_84_n_6
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.303    11.764 r  vga/rgb_reg[11]_i_58/O
                         net (fo=2, routed)           0.664    12.428    vga/rgb_reg[11]_i_58_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124    12.552 r  vga/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           0.000    12.552    vga/rgb_reg[11]_i_62_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.099 r  vga/rgb_reg_reg[11]_i_50/O[2]
                         net (fo=2, routed)           0.578    13.677    vga_n_76
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.302    13.979 r  rgb_reg[11]_i_54/O
                         net (fo=1, routed)           0.000    13.979    rgb_reg[11]_i_54_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.559 r  rgb_reg_reg[11]_i_49/O[2]
                         net (fo=1, routed)           0.560    15.119    vga/h_count_reg_reg[8]_1[2]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.302    15.421 r  vga/rgb_reg[11]_i_30/O
                         net (fo=1, routed)           0.000    15.421    vga/rgb_reg[11]_i_30_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.648 f  vga/rgb_reg_reg[11]_i_22/O[1]
                         net (fo=1, routed)           0.568    16.216    vga_n_83
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.303    16.519 r  rgb_reg[11]_i_15/O
                         net (fo=1, routed)           0.282    16.801    vga/h_count_reg_reg[0]_6
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    16.925 r  vga/rgb_reg[11]_i_4/O
                         net (fo=3, routed)           0.175    17.100    vga/rgb_next_board[11]
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    17.224 r  vga/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           0.000    17.224    p_0_in[11]
    SLICE_X3Y30          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.031    15.119    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -17.224    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 2.108ns (24.107%)  route 6.636ns (75.893%))
  Logic Levels:           9  (CARRY4=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.549     5.070    vga/CLK
    SLICE_X9Y24          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga/v_count_reg_reg[8]/Q
                         net (fo=50, routed)          1.652     7.179    vga/w_y[8]
    SLICE_X9Y30          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  vga/v_count_next[9]_i_3/O
                         net (fo=2, routed)           0.586     7.889    vga/v_count_next[9]_i_3_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.124     8.013 r  vga/rgb_reg[10]_i_2/O
                         net (fo=65, routed)          1.301     9.313    ca/unit_mouse/v_count_reg_reg[9]
    SLICE_X6Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.437 r  ca/unit_mouse/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.437    ca/unit_mouse_n_29
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.813 r  ca/p_1_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.813    ca/p_1_out_inferred__0/i__carry_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.930 r  ca/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.930    ca/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.159 r  ca/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.749    10.908    ca/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X3Y33          LUT4 (Prop_lut4_I3_O)        0.310    11.218 f  ca/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.992    12.210    vga/xpos_reg[9]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124    12.334 r  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.824    13.158    vga/rgb_reg[11]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124    13.282 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.533    13.815    p_0_in[7]
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.061    15.017    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -13.815    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 2.108ns (24.258%)  route 6.582ns (75.742%))
  Logic Levels:           9  (CARRY4=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.549     5.070    vga/CLK
    SLICE_X9Y24          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga/v_count_reg_reg[8]/Q
                         net (fo=50, routed)          1.652     7.179    vga/w_y[8]
    SLICE_X9Y30          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  vga/v_count_next[9]_i_3/O
                         net (fo=2, routed)           0.586     7.889    vga/v_count_next[9]_i_3_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.124     8.013 r  vga/rgb_reg[10]_i_2/O
                         net (fo=65, routed)          1.301     9.313    ca/unit_mouse/v_count_reg_reg[9]
    SLICE_X6Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.437 r  ca/unit_mouse/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.437    ca/unit_mouse_n_29
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.813 r  ca/p_1_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.813    ca/p_1_out_inferred__0/i__carry_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.930 r  ca/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.930    ca/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.159 r  ca/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.749    10.908    ca/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X3Y33          LUT4 (Prop_lut4_I3_O)        0.310    11.218 f  ca/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.992    12.210    vga/xpos_reg[9]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124    12.334 r  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.824    13.158    vga/rgb_reg[11]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124    13.282 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.478    13.760    p_0_in[7]
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.058    15.020    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.555ns  (logic 2.108ns (24.641%)  route 6.447ns (75.359%))
  Logic Levels:           9  (CARRY4=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.549     5.070    vga/CLK
    SLICE_X9Y24          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga/v_count_reg_reg[8]/Q
                         net (fo=50, routed)          1.652     7.179    vga/w_y[8]
    SLICE_X9Y30          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  vga/v_count_next[9]_i_3/O
                         net (fo=2, routed)           0.586     7.889    vga/v_count_next[9]_i_3_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.124     8.013 r  vga/rgb_reg[10]_i_2/O
                         net (fo=65, routed)          1.301     9.313    ca/unit_mouse/v_count_reg_reg[9]
    SLICE_X6Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.437 r  ca/unit_mouse/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.437    ca/unit_mouse_n_29
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.813 r  ca/p_1_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.813    ca/p_1_out_inferred__0/i__carry_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.930 r  ca/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.930    ca/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.159 r  ca/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.749    10.908    ca/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X3Y33          LUT4 (Prop_lut4_I3_O)        0.310    11.218 f  ca/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.992    12.210    vga/xpos_reg[9]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124    12.334 r  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.824    13.158    vga/rgb_reg[11]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124    13.282 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.343    13.625    p_0_in[7]
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.081    14.997    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 2.108ns (24.624%)  route 6.453ns (75.376%))
  Logic Levels:           9  (CARRY4=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.549     5.070    vga/CLK
    SLICE_X9Y24          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga/v_count_reg_reg[8]/Q
                         net (fo=50, routed)          1.652     7.179    vga/w_y[8]
    SLICE_X9Y30          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  vga/v_count_next[9]_i_3/O
                         net (fo=2, routed)           0.586     7.889    vga/v_count_next[9]_i_3_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.124     8.013 r  vga/rgb_reg[10]_i_2/O
                         net (fo=65, routed)          1.301     9.313    ca/unit_mouse/v_count_reg_reg[9]
    SLICE_X6Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.437 r  ca/unit_mouse/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.437    ca/unit_mouse_n_29
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.813 r  ca/p_1_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.813    ca/p_1_out_inferred__0/i__carry_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.930 r  ca/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.930    ca/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.159 r  ca/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.749    10.908    ca/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X3Y33          LUT4 (Prop_lut4_I3_O)        0.310    11.218 f  ca/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.992    12.210    vga/xpos_reg[9]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124    12.334 r  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.824    13.158    vga/rgb_reg[11]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124    13.282 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.349    13.631    p_0_in[7]
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    15.011    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -13.631    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.464ns  (logic 2.012ns (26.954%)  route 5.452ns (73.046%))
  Logic Levels:           8  (CARRY4=3 LUT4=4 LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.549     5.070    vga/CLK
    SLICE_X9Y24          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga/v_count_reg_reg[8]/Q
                         net (fo=50, routed)          1.652     7.179    vga/w_y[8]
    SLICE_X9Y30          LUT4 (Prop_lut4_I1_O)        0.124     7.303 r  vga/v_count_next[9]_i_3/O
                         net (fo=2, routed)           0.586     7.889    vga/v_count_next[9]_i_3_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.124     8.013 r  vga/rgb_reg[10]_i_2/O
                         net (fo=65, routed)          1.301     9.313    ca/unit_mouse/v_count_reg_reg[9]
    SLICE_X6Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.437 r  ca/unit_mouse/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.437    ca/unit_mouse_n_29
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.813 r  ca/p_1_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.813    ca/p_1_out_inferred__0/i__carry_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.930 r  ca/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.930    ca/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.159 r  ca/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.749    10.908    ca/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X3Y33          LUT4 (Prop_lut4_I3_O)        0.310    11.218 f  ca/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.688    11.906    vga/xpos_reg[9]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.152    12.058 r  vga/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.476    12.535    vga_n_89
    SLICE_X1Y33          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.269    14.809    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.535    
  -------------------------------------------------------------------
                         slack                                  2.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.566     1.449    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[4]/Q
                         net (fo=5, routed)           0.089     1.679    ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg__0[4]
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.724 r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000     1.724    ca/unit_mouse/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.836     1.963    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X12Y44         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.120     1.582    ca/unit_mouse/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.593     1.476    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.099     1.716    ca/unit_mouse/Inst_Ps2Interface/reset_bit_count
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.045     1.761 r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.761    ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X6Y44          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.864     1.991    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.120     1.609    ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ca/unit_mouse/FSM_onehot_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/FSM_onehot_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.564     1.447    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  ca/unit_mouse/FSM_onehot_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ca/unit_mouse/FSM_onehot_state_reg[17]/Q
                         net (fo=3, routed)           0.109     1.697    ca/unit_mouse/Inst_Ps2Interface/out[17]
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.045     1.742 r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state[18]_i_1/O
                         net (fo=1, routed)           0.000     1.742    ca/unit_mouse/Inst_Ps2Interface_n_42
    SLICE_X8Y39          FDRE                                         r  ca/unit_mouse/FSM_onehot_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.834     1.961    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X8Y39          FDRE                                         r  ca/unit_mouse/FSM_onehot_state_reg[18]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.120     1.580    ca/unit_mouse/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.593     1.476    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.111     1.729    ca/unit_mouse/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.045     1.774 r  ca/unit_mouse/Inst_Ps2Interface/frame[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    ca/unit_mouse/Inst_Ps2Interface/p_1_in[0]
    SLICE_X6Y43          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.864     1.991    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.120     1.609    ca/unit_mouse/Inst_Ps2Interface/frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ca/unit_mouse/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.722%)  route 0.120ns (39.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.591     1.474    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  ca/unit_mouse/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ca/unit_mouse/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.120     1.735    ca/unit_mouse/Inst_Ps2Interface/out[2]
    SLICE_X6Y39          LUT5 (Prop_lut5_I4_O)        0.045     1.780 r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.780    ca/unit_mouse/Inst_Ps2Interface_n_29
    SLICE_X6Y39          FDRE                                         r  ca/unit_mouse/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.862     1.989    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X6Y39          FDRE                                         r  ca/unit_mouse/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.121     1.611    ca/unit_mouse/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.566     1.449    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[6]/Q
                         net (fo=7, routed)           0.125     1.716    ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg__0[6]
    SLICE_X12Y45         LUT5 (Prop_lut5_I1_O)        0.048     1.764 r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.764    ca/unit_mouse/Inst_Ps2Interface/plusOp__0[8]
    SLICE_X12Y45         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.836     1.963    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[8]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.131     1.593    ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ca/unit_mouse/x_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/xpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.292%)  route 0.139ns (49.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.587     1.470    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  ca/unit_mouse/x_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ca/unit_mouse/x_pos_reg[4]/Q
                         net (fo=5, routed)           0.139     1.750    ca/unit_mouse/x_pos[4]
    SLICE_X3Y33          FDRE                                         r  ca/unit_mouse/xpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.859     1.986    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  ca/unit_mouse/xpos_reg[4]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.070     1.578    ca/unit_mouse/xpos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ca/unit_mouse/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/xpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.924%)  route 0.141ns (50.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.587     1.470    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  ca/unit_mouse/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ca/unit_mouse/x_pos_reg[6]/Q
                         net (fo=5, routed)           0.141     1.753    ca/unit_mouse/x_pos[6]
    SLICE_X3Y33          FDRE                                         r  ca/unit_mouse/xpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.859     1.986    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  ca/unit_mouse/xpos_reg[6]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.070     1.578    ca/unit_mouse/xpos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.596     1.479    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ca/unit_mouse/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.121     1.741    ca/unit_mouse/Inst_Ps2Interface/ps2_data_clean
    SLICE_X1Y47          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.867     1.994    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.070     1.565    ca/unit_mouse/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.566     1.449    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[6]/Q
                         net (fo=7, routed)           0.125     1.716    ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg__0[6]
    SLICE_X12Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.761 r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.761    ca/unit_mouse/Inst_Ps2Interface/plusOp__0[7]
    SLICE_X12Y45         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.836     1.963    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[7]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.121     1.583    ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    repa/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    repa/rom/addr_reg_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y40    ca/unit_mouse/FSM_onehot_state_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y39    ca/unit_mouse/FSM_onehot_state_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y38    ca/unit_mouse/FSM_onehot_state_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y39    ca/unit_mouse/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y38    ca/unit_mouse/FSM_onehot_state_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y38    ca/unit_mouse/FSM_onehot_state_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y38    ca/unit_mouse/FSM_onehot_state_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y38    ca/unit_mouse/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y38   ca/unit_mouse/reset_timeout_cnt_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y40    ca/unit_mouse/FSM_onehot_state_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39    ca/unit_mouse/FSM_onehot_state_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39    ca/unit_mouse/FSM_onehot_state_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y38    ca/unit_mouse/FSM_onehot_state_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y39    ca/unit_mouse/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y38    ca/unit_mouse/FSM_onehot_state_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y38    ca/unit_mouse/FSM_onehot_state_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y38    ca/unit_mouse/FSM_onehot_state_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45    ca/unit_mouse/Inst_Ps2Interface/delay_100us_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45    ca/unit_mouse/Inst_Ps2Interface/delay_100us_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    ca/unit_mouse/Inst_Ps2Interface/delay_100us_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    ca/unit_mouse/Inst_Ps2Interface/delay_100us_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    ca/unit_mouse/Inst_Ps2Interface/delay_100us_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43    ca/unit_mouse/Inst_Ps2Interface/delay_100us_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43    ca/unit_mouse/Inst_Ps2Interface/delay_100us_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43    ca/unit_mouse/Inst_Ps2Interface/delay_100us_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43    ca/unit_mouse/Inst_Ps2Interface/delay_100us_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y44    ca/unit_mouse/Inst_Ps2Interface/delay_100us_count_reg[8]/C



