-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
-- Date        : Mon Aug 29 12:27:17 2022
-- Host        : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_3a92_vsc_0_sim_netlist.vhdl
-- Design      : bd_3a92_vsc_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_Block_entry4_proc is
  port (
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_Block_entry4_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_Block_entry4_proc is
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => ap_rst_n_inv
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => start_once_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_CTRL_s_axi_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_ARVALID_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    vscale_core_polyphase_U0_vfltCoeff_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_reg[0]\ : in STD_LOGIC;
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[0]_1\ : in STD_LOGIC;
    \rdata_reg[1]\ : in STD_LOGIC;
    \rdata_reg[2]\ : in STD_LOGIC;
    \rdata_reg[2]_0\ : in STD_LOGIC;
    \rdata_reg[3]\ : in STD_LOGIC;
    \rdata_reg[4]\ : in STD_LOGIC;
    \rdata_reg[5]\ : in STD_LOGIC;
    \rdata_reg[6]\ : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[8]\ : in STD_LOGIC;
    \rdata_reg[8]_0\ : in STD_LOGIC;
    \rdata_reg[9]\ : in STD_LOGIC;
    \rdata_reg[10]\ : in STD_LOGIC;
    \rdata_reg[11]\ : in STD_LOGIC;
    \rdata_reg[12]\ : in STD_LOGIC;
    \rdata_reg[13]\ : in STD_LOGIC;
    \rdata_reg[14]\ : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[16]\ : in STD_LOGIC;
    \rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mem_reg_0 : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_CTRL_s_axi_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_CTRL_s_axi_ram is
  signal int_vfltCoeff_address1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_vfltCoeff_be1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_vfltCoeff_ce1 : STD_LOGIC;
  signal mem_reg_n_10 : STD_LOGIC;
  signal mem_reg_n_11 : STD_LOGIC;
  signal mem_reg_n_12 : STD_LOGIC;
  signal mem_reg_n_13 : STD_LOGIC;
  signal mem_reg_n_14 : STD_LOGIC;
  signal mem_reg_n_15 : STD_LOGIC;
  signal mem_reg_n_16 : STD_LOGIC;
  signal mem_reg_n_17 : STD_LOGIC;
  signal mem_reg_n_18 : STD_LOGIC;
  signal mem_reg_n_19 : STD_LOGIC;
  signal mem_reg_n_20 : STD_LOGIC;
  signal mem_reg_n_21 : STD_LOGIC;
  signal mem_reg_n_22 : STD_LOGIC;
  signal mem_reg_n_23 : STD_LOGIC;
  signal mem_reg_n_24 : STD_LOGIC;
  signal mem_reg_n_25 : STD_LOGIC;
  signal mem_reg_n_26 : STD_LOGIC;
  signal mem_reg_n_27 : STD_LOGIC;
  signal mem_reg_n_28 : STD_LOGIC;
  signal mem_reg_n_29 : STD_LOGIC;
  signal mem_reg_n_30 : STD_LOGIC;
  signal mem_reg_n_31 : STD_LOGIC;
  signal mem_reg_n_32 : STD_LOGIC;
  signal mem_reg_n_33 : STD_LOGIC;
  signal mem_reg_n_34 : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal mem_reg_n_37 : STD_LOGIC;
  signal mem_reg_n_38 : STD_LOGIC;
  signal mem_reg_n_39 : STD_LOGIC;
  signal mem_reg_n_40 : STD_LOGIC;
  signal mem_reg_n_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal \^s_axi_ctrl_arvalid_0\ : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 6144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/CTRL_s_axi_U/int_vfltCoeff/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 191;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
  s_axi_CTRL_ARVALID_0 <= \^s_axi_ctrl_arvalid_0\;
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"111",
      ADDRARDADDR(12 downto 5) => int_vfltCoeff_address1(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 13) => B"111",
      ADDRBWRADDR(12 downto 5) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 24) => p_1_in(31 downto 24),
      DIADI(23 downto 0) => s_axi_CTRL_WDATA(23 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => mem_reg_n_9,
      DOADO(30) => mem_reg_n_10,
      DOADO(29) => mem_reg_n_11,
      DOADO(28) => mem_reg_n_12,
      DOADO(27) => mem_reg_n_13,
      DOADO(26) => mem_reg_n_14,
      DOADO(25) => mem_reg_n_15,
      DOADO(24) => mem_reg_n_16,
      DOADO(23) => mem_reg_n_17,
      DOADO(22) => mem_reg_n_18,
      DOADO(21) => mem_reg_n_19,
      DOADO(20) => mem_reg_n_20,
      DOADO(19) => mem_reg_n_21,
      DOADO(18) => mem_reg_n_22,
      DOADO(17) => mem_reg_n_23,
      DOADO(16) => mem_reg_n_24,
      DOADO(15) => mem_reg_n_25,
      DOADO(14) => mem_reg_n_26,
      DOADO(13) => mem_reg_n_27,
      DOADO(12) => mem_reg_n_28,
      DOADO(11) => mem_reg_n_29,
      DOADO(10) => mem_reg_n_30,
      DOADO(9) => mem_reg_n_31,
      DOADO(8) => mem_reg_n_32,
      DOADO(7) => mem_reg_n_33,
      DOADO(6) => mem_reg_n_34,
      DOADO(5) => mem_reg_n_35,
      DOADO(4) => mem_reg_n_36,
      DOADO(3) => mem_reg_n_37,
      DOADO(2) => mem_reg_n_38,
      DOADO(1) => mem_reg_n_39,
      DOADO(0) => mem_reg_n_40,
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => int_vfltCoeff_ce1,
      ENBWREN => vscale_core_polyphase_U0_vfltCoeff_ce0,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => int_vfltCoeff_be1(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF101010"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => s_axi_CTRL_ARVALID,
      I3 => mem_reg_0,
      I4 => s_axi_CTRL_WVALID,
      O => int_vfltCoeff_ce1
    );
mem_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => int_vfltCoeff_be1(3),
      O => p_1_in(31)
    );
mem_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => int_vfltCoeff_be1(3),
      O => p_1_in(30)
    );
mem_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => int_vfltCoeff_be1(3),
      O => p_1_in(29)
    );
mem_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => int_vfltCoeff_be1(3),
      O => p_1_in(28)
    );
mem_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => int_vfltCoeff_be1(3),
      O => p_1_in(27)
    );
mem_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => int_vfltCoeff_be1(3),
      O => p_1_in(26)
    );
mem_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => int_vfltCoeff_be1(3),
      O => p_1_in(25)
    );
mem_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => int_vfltCoeff_be1(3),
      O => p_1_in(24)
    );
mem_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(3),
      I1 => s_axi_CTRL_WVALID,
      I2 => mem_reg_0,
      I3 => \^s_axi_ctrl_arvalid_0\,
      I4 => wstate(0),
      I5 => wstate(1),
      O => int_vfltCoeff_be1(3)
    );
mem_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(2),
      I1 => s_axi_CTRL_WVALID,
      I2 => mem_reg_0,
      I3 => \^s_axi_ctrl_arvalid_0\,
      I4 => wstate(0),
      I5 => wstate(1),
      O => int_vfltCoeff_be1(2)
    );
mem_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => Q(7),
      O => int_vfltCoeff_address1(7)
    );
mem_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(1),
      I1 => s_axi_CTRL_WVALID,
      I2 => mem_reg_0,
      I3 => \^s_axi_ctrl_arvalid_0\,
      I4 => wstate(0),
      I5 => wstate(1),
      O => int_vfltCoeff_be1(1)
    );
mem_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => s_axi_CTRL_WVALID,
      I2 => mem_reg_0,
      I3 => \^s_axi_ctrl_arvalid_0\,
      I4 => wstate(0),
      I5 => wstate(1),
      O => int_vfltCoeff_be1(0)
    );
mem_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => Q(6),
      O => int_vfltCoeff_address1(6)
    );
mem_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => Q(5),
      O => int_vfltCoeff_address1(5)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => Q(4),
      O => int_vfltCoeff_address1(4)
    );
mem_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => Q(3),
      O => int_vfltCoeff_address1(3)
    );
mem_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => Q(2),
      O => int_vfltCoeff_address1(2)
    );
mem_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => Q(1),
      O => int_vfltCoeff_address1(1)
    );
mem_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => Q(0),
      O => int_vfltCoeff_address1(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \^s_axi_ctrl_arvalid_0\,
      I1 => mem_reg_n_40,
      I2 => \rdata_reg[0]\,
      I3 => s_axi_CTRL_ARADDR(0),
      I4 => \rdata_reg[0]_0\,
      I5 => \rdata_reg[0]_1\,
      O => D(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      O => \^s_axi_ctrl_arvalid_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_30,
      I4 => \rdata_reg[8]\,
      I5 => \rdata_reg[10]\,
      O => D(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_29,
      I4 => \rdata_reg[8]\,
      I5 => \rdata_reg[11]\,
      O => D(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_28,
      I4 => \rdata_reg[8]\,
      I5 => \rdata_reg[12]\,
      O => D(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_27,
      I4 => \rdata_reg[8]\,
      I5 => \rdata_reg[13]\,
      O => D(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_26,
      I4 => \rdata_reg[8]\,
      I5 => \rdata_reg[14]\,
      O => D(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_25,
      I4 => \rdata_reg[8]\,
      I5 => \rdata_reg[15]\,
      O => D(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_24,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(0),
      O => D(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_23,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(1),
      O => D(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_22,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(2),
      O => D(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_21,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(3),
      O => D(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_39,
      I4 => \rdata_reg[1]\,
      I5 => \rdata_reg[0]_1\,
      O => D(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_20,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(4),
      O => D(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_19,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(5),
      O => D(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_18,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(6),
      O => D(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_17,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(7),
      O => D(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_16,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(8),
      O => D(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_15,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(9),
      O => D(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_14,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(10),
      O => D(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_13,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(11),
      O => D(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_12,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(12),
      O => D(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_11,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(13),
      O => D(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_38,
      I4 => \rdata_reg[2]\,
      I5 => \rdata_reg[2]_0\,
      O => D(2)
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_10,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(14),
      O => D(30)
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_9,
      I4 => \rdata_reg[16]\,
      I5 => \rdata_reg[31]\(15),
      O => D(31)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_37,
      I4 => \rdata_reg[3]\,
      I5 => \rdata_reg[2]_0\,
      O => D(3)
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_36,
      I4 => \rdata_reg[4]\,
      I5 => \rdata_reg[2]_0\,
      O => D(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_35,
      I4 => \rdata_reg[5]\,
      I5 => \rdata_reg[2]_0\,
      O => D(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_34,
      I4 => \rdata_reg[6]\,
      I5 => \rdata_reg[2]_0\,
      O => D(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_33,
      I4 => \rdata_reg[7]\,
      I5 => \rdata_reg[2]_0\,
      O => D(7)
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_32,
      I4 => \rdata_reg[8]\,
      I5 => \rdata_reg[8]_0\,
      O => D(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => mem_reg_n_31,
      I4 => \rdata_reg[9]\,
      I5 => \rdata_reg[2]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => D(0)
    );
\d_read_reg_22[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(10)
    );
\d_read_reg_22[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(1)
    );
\d_read_reg_22[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(2)
    );
\d_read_reg_22[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(3)
    );
\d_read_reg_22[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(4)
    );
\d_read_reg_22[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(5)
    );
\d_read_reg_22[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(6)
    );
\d_read_reg_22[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(7)
    );
\d_read_reg_22[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(8)
    );
\d_read_reg_22[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_47 is
  port (
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_47 : entity is "bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_47 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\WidthIn_read_reg_398[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => \SRL_SIG_reg[1][10]_0\(0)
    );
\WidthIn_read_reg_398[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => \SRL_SIG_reg[1][10]_0\(10)
    );
\WidthIn_read_reg_398[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => \SRL_SIG_reg[1][10]_0\(1)
    );
\WidthIn_read_reg_398[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => \SRL_SIG_reg[1][10]_0\(2)
    );
\WidthIn_read_reg_398[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => \SRL_SIG_reg[1][10]_0\(3)
    );
\WidthIn_read_reg_398[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => \SRL_SIG_reg[1][10]_0\(4)
    );
\WidthIn_read_reg_398[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => \SRL_SIG_reg[1][10]_0\(5)
    );
\WidthIn_read_reg_398[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => \SRL_SIG_reg[1][10]_0\(6)
    );
\WidthIn_read_reg_398[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => \SRL_SIG_reg[1][10]_0\(7)
    );
\WidthIn_read_reg_398[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => \SRL_SIG_reg[1][10]_0\(8)
    );
\WidthIn_read_reg_398[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => \SRL_SIG_reg[1][10]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_48 : entity is "bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_48 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
\InPixels_reg_603[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => D(0)
    );
\InPixels_reg_603[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(10)
    );
\InPixels_reg_603[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(1)
    );
\InPixels_reg_603[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(2)
    );
\InPixels_reg_603[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(3)
    );
\InPixels_reg_603[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(4)
    );
\InPixels_reg_603[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(5)
    );
\InPixels_reg_603[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(6)
    );
\InPixels_reg_603[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(7)
    );
\InPixels_reg_603[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(8)
    );
\InPixels_reg_603[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_49 : entity is "bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_49 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => D(0)
    );
\d_read_reg_22[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(10)
    );
\d_read_reg_22[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(1)
    );
\d_read_reg_22[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(2)
    );
\d_read_reg_22[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(3)
    );
\d_read_reg_22[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(4)
    );
\d_read_reg_22[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(5)
    );
\d_read_reg_22[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(6)
    );
\d_read_reg_22[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(7)
    );
\d_read_reg_22[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(8)
    );
\d_read_reg_22[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_50 is
  port (
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_50 : entity is "bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_50 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
\OutLines_reg_596[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => \SRL_SIG_reg[1][10]_0\(0)
    );
\OutLines_reg_596[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => \SRL_SIG_reg[1][10]_0\(10)
    );
\OutLines_reg_596[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => \SRL_SIG_reg[1][10]_0\(1)
    );
\OutLines_reg_596[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => \SRL_SIG_reg[1][10]_0\(2)
    );
\OutLines_reg_596[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => \SRL_SIG_reg[1][10]_0\(3)
    );
\OutLines_reg_596[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => \SRL_SIG_reg[1][10]_0\(4)
    );
\OutLines_reg_596[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => \SRL_SIG_reg[1][10]_0\(5)
    );
\OutLines_reg_596[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => \SRL_SIG_reg[1][10]_0\(6)
    );
\OutLines_reg_596[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => \SRL_SIG_reg[1][10]_0\(7)
    );
\OutLines_reg_596[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => \SRL_SIG_reg[1][10]_0\(8)
    );
\OutLines_reg_596[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => \SRL_SIG_reg[1][10]_0\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_51 : entity is "bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_51 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
\InLines_reg_608[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => D(0)
    );
\InLines_reg_608[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(10)
    );
\InLines_reg_608[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(1)
    );
\InLines_reg_608[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(2)
    );
\InLines_reg_608[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(3)
    );
\InLines_reg_608[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(4)
    );
\InLines_reg_608[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(5)
    );
\InLines_reg_608[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(6)
    );
\InLines_reg_608[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(7)
    );
\InLines_reg_608[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(8)
    );
\InLines_reg_608[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_52 : entity is "bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_52 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
\Height_read_reg_403[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => D(0)
    );
\Height_read_reg_403[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(10)
    );
\Height_read_reg_403[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(1)
    );
\Height_read_reg_403[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(2)
    );
\Height_read_reg_403[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(3)
    );
\Height_read_reg_403[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(4)
    );
\Height_read_reg_403[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(5)
    );
\Height_read_reg_403[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(6)
    );
\Height_read_reg_403[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(7)
    );
\Height_read_reg_403[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(8)
    );
\Height_read_reg_403[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6\ : label is "soft_lutpair145";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => shiftReg_addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg_43 is
  port (
    \icmp_ln895_reg_382_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg_43 : entity is "bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg_43 is
  signal \^out\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6__0\ : label is "soft_lutpair140";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
  \out\(23 downto 0) <= \^out\(23 downto 0);
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => shiftReg_addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \^out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \^out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \^out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \^out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \^out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \^out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \^out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \^out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^out\(0),
      I1 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\,
      I2 => \^out\(8),
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\,
      O => \icmp_ln895_reg_382_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^out\(1),
      I1 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\,
      I2 => \^out\(9),
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\,
      O => \icmp_ln895_reg_382_reg[0]\(1)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^out\(2),
      I1 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\,
      I2 => \^out\(10),
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\,
      O => \icmp_ln895_reg_382_reg[0]\(2)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^out\(3),
      I1 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\,
      I2 => \^out\(11),
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\,
      O => \icmp_ln895_reg_382_reg[0]\(3)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^out\(4),
      I1 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\,
      I2 => \^out\(12),
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\,
      O => \icmp_ln895_reg_382_reg[0]\(4)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^out\(5),
      I1 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\,
      I2 => \^out\(13),
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\,
      O => \icmp_ln895_reg_382_reg[0]\(5)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^out\(6),
      I1 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\,
      I2 => \^out\(14),
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\,
      O => \icmp_ln895_reg_382_reg[0]\(6)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^out\(7),
      I1 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\,
      I2 => \^out\(15),
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\,
      O => \icmp_ln895_reg_382_reg[0]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w32_d2_S_shiftReg is
  port (
    internal_full_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    HwReg_LineRate_channel_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_ColorMode_channel_full_n : in STD_LOGIC;
    HwReg_Width_c14_channel_full_n : in STD_LOGIC;
    \Rate_reg_615_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w32_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w32_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\Rate_reg_615[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => D(0)
    );
\Rate_reg_615[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(10)
    );
\Rate_reg_615[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => D(11)
    );
\Rate_reg_615[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(12),
      O => D(12)
    );
\Rate_reg_615[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(13),
      O => D(13)
    );
\Rate_reg_615[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(14),
      O => D(14)
    );
\Rate_reg_615[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(15),
      O => D(15)
    );
\Rate_reg_615[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(16),
      O => D(16)
    );
\Rate_reg_615[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(17),
      O => D(17)
    );
\Rate_reg_615[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(18),
      O => D(18)
    );
\Rate_reg_615[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(19),
      O => D(19)
    );
\Rate_reg_615[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(1)
    );
\Rate_reg_615[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(20),
      O => D(20)
    );
\Rate_reg_615[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(21),
      O => D(21)
    );
\Rate_reg_615[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(22),
      O => D(22)
    );
\Rate_reg_615[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(23),
      O => D(23)
    );
\Rate_reg_615[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(24),
      O => D(24)
    );
\Rate_reg_615[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(25),
      O => D(25)
    );
\Rate_reg_615[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(26),
      O => D(26)
    );
\Rate_reg_615[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(27),
      O => D(27)
    );
\Rate_reg_615[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(28),
      O => D(28)
    );
\Rate_reg_615[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(29),
      O => D(29)
    );
\Rate_reg_615[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(2)
    );
\Rate_reg_615[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(30),
      O => D(30)
    );
\Rate_reg_615[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(31),
      O => D(31)
    );
\Rate_reg_615[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(3)
    );
\Rate_reg_615[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(4)
    );
\Rate_reg_615[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(5)
    );
\Rate_reg_615[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(6)
    );
\Rate_reg_615[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(7)
    );
\Rate_reg_615[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(8)
    );
\Rate_reg_615[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \Rate_reg_615_reg[0]\(0),
      I2 => \Rate_reg_615_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(9)
    );
\SRL_SIG[0][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => HwReg_LineRate_channel_full_n,
      I1 => Q(0),
      I2 => HwReg_ColorMode_channel_full_n,
      I3 => HwReg_Width_c14_channel_full_n,
      O => internal_full_n_reg
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln797_1_reg_430_reg[0]\ : in STD_LOGIC;
    \icmp_ln797_1_reg_430_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln797_reg_425_reg[0]\ : in STD_LOGIC;
    \icmp_ln797_reg_425_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][0]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\icmp_ln797_1_reg_430[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => Q(0),
      I1 => \icmp_ln797_1_reg_430_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \icmp_ln797_1_reg_430_reg[0]_0\,
      I4 => \SRL_SIG_reg[0]_0\(0),
      I5 => \icmp_ln797_reg_425_reg[0]\,
      O => \ap_CS_fsm_reg[3]\
    );
\icmp_ln797_reg_425[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => Q(0),
      I1 => \icmp_ln797_reg_425_reg[0]_0\,
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \icmp_ln797_1_reg_430_reg[0]_0\,
      I4 => \SRL_SIG_reg[0]_0\(0),
      I5 => \icmp_ln797_reg_425_reg[0]\,
      O => \ap_CS_fsm_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg_53 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    Block_entry4_proc_U0_ColorMode_vcr_din : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ColorMode_read_reg_207_reg[7]\ : in STD_LOGIC;
    mOutPtr_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg_53 : entity is "bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg_53 is
  signal \SRL_SIG_reg[0]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \icmp_ln797_reg_425[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln797_reg_425[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln797_reg_425[0]_i_6_n_5\ : STD_LOGIC;
begin
\ColorMode_read_reg_207[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(0),
      I1 => \ColorMode_read_reg_207_reg[7]\,
      I2 => mOutPtr_0(0),
      I3 => \SRL_SIG_reg[0]_1\(0),
      O => D(0)
    );
\ColorMode_read_reg_207[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(1),
      I1 => \ColorMode_read_reg_207_reg[7]\,
      I2 => mOutPtr_0(0),
      I3 => \SRL_SIG_reg[0]_1\(1),
      O => D(1)
    );
\ColorMode_read_reg_207[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(2),
      I1 => \ColorMode_read_reg_207_reg[7]\,
      I2 => mOutPtr_0(0),
      I3 => \SRL_SIG_reg[0]_1\(2),
      O => D(2)
    );
\ColorMode_read_reg_207[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(3),
      I1 => \ColorMode_read_reg_207_reg[7]\,
      I2 => mOutPtr_0(0),
      I3 => \SRL_SIG_reg[0]_1\(3),
      O => D(3)
    );
\ColorMode_read_reg_207[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(4),
      I1 => \ColorMode_read_reg_207_reg[7]\,
      I2 => mOutPtr_0(0),
      I3 => \SRL_SIG_reg[0]_1\(4),
      O => D(4)
    );
\ColorMode_read_reg_207[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(5),
      I1 => \ColorMode_read_reg_207_reg[7]\,
      I2 => mOutPtr_0(0),
      I3 => \SRL_SIG_reg[0]_1\(5),
      O => D(5)
    );
\ColorMode_read_reg_207[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(6),
      I1 => \ColorMode_read_reg_207_reg[7]\,
      I2 => mOutPtr_0(0),
      I3 => \SRL_SIG_reg[0]_1\(6),
      O => D(6)
    );
\ColorMode_read_reg_207[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(7),
      I1 => \ColorMode_read_reg_207_reg[7]\,
      I2 => mOutPtr_0(0),
      I3 => \SRL_SIG_reg[0]_1\(7),
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Block_entry4_proc_U0_ColorMode_vcr_din(0),
      Q => \SRL_SIG_reg[0]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_1\(0),
      Q => \SRL_SIG_reg[1]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_1\(1),
      Q => \SRL_SIG_reg[1]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_1\(2),
      Q => \SRL_SIG_reg[1]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_1\(3),
      Q => \SRL_SIG_reg[1]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_1\(4),
      Q => \SRL_SIG_reg[1]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_1\(5),
      Q => \SRL_SIG_reg[1]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_1\(6),
      Q => \SRL_SIG_reg[1]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_1\(7),
      Q => \SRL_SIG_reg[1]_2\(7),
      R => '0'
    );
\icmp_ln797_reg_425[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888A"
    )
        port map (
      I0 => Q(0),
      I1 => \icmp_ln797_reg_425[0]_i_4_n_5\,
      I2 => \SRL_SIG_reg[0]_1\(7),
      I3 => \SRL_SIG_reg[0]_1\(5),
      I4 => \SRL_SIG_reg[0]_1\(1),
      I5 => \icmp_ln797_reg_425[0]_i_5_n_5\,
      O => \ap_CS_fsm_reg[3]\
    );
\icmp_ln797_reg_425[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(7),
      I1 => \SRL_SIG_reg[1]_2\(6),
      I2 => \SRL_SIG_reg[1]_2\(4),
      I3 => \icmp_ln797_reg_425[0]_i_6_n_5\,
      O => \icmp_ln797_reg_425[0]_i_4_n_5\
    );
\icmp_ln797_reg_425[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \SRL_SIG_reg[0]_1\(3),
      I3 => \SRL_SIG_reg[0]_1\(2),
      I4 => \SRL_SIG_reg[0]_1\(6),
      I5 => \SRL_SIG_reg[0]_1\(4),
      O => \icmp_ln797_reg_425[0]_i_5_n_5\
    );
\icmp_ln797_reg_425[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \SRL_SIG_reg[1]_2\(5),
      I3 => \SRL_SIG_reg[1]_2\(1),
      I4 => \SRL_SIG_reg[1]_2\(2),
      I5 => \SRL_SIG_reg[1]_2\(3),
      O => \icmp_ln797_reg_425[0]_i_6_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init is
  port (
    \GetNewLine_reg_218_reg[0]\ : out STD_LOGIC;
    ap_NS_fsm1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_122_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    x_2_fu_578_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_122_reg[8]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    GetNewLine_reg_218 : in STD_LOGIC;
    GetNewLine_2_reg_679 : in STD_LOGIC;
    \GetNewLine_reg_218_reg[0]_0\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter16_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LineBuf_val_V_1_addr_reg_1327_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln252_reg_1317_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init is
  signal \^ap_ns_fsm1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_5\ : STD_LOGIC;
  signal \^x_2_fu_578_p2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \x_fu_122[10]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_122[9]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_122[9]_i_3_n_5\ : STD_LOGIC;
  signal \^x_fu_122_reg[10]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \x_fu_122[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \x_fu_122[10]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \x_fu_122[10]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \x_fu_122[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \x_fu_122[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \x_fu_122[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \x_fu_122[7]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \x_fu_122[8]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \x_fu_122[9]_i_3\ : label is "soft_lutpair163";
begin
  ap_NS_fsm1 <= \^ap_ns_fsm1\;
  x_2_fu_578_p2(4 downto 0) <= \^x_2_fu_578_p2\(4 downto 0);
  \x_fu_122_reg[10]\(10 downto 0) <= \^x_fu_122_reg[10]\(10 downto 0);
\GetNewLine_reg_218[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => GetNewLine_reg_218,
      I1 => \^ap_ns_fsm1\,
      I2 => GetNewLine_2_reg_679,
      I3 => \GetNewLine_reg_218_reg[0]_0\,
      O => \GetNewLine_reg_218_reg[0]\
    );
\LineBuf_val_V_1_addr_reg_1327[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      I1 => ap_done_cache_reg_0,
      O => ap_enable_reg_pp0_iter17_reg(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter16_reg,
      I4 => ap_done_cache_reg_0,
      O => \^ap_ns_fsm1\
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEAAAAEAEEEAEE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_done_cache_reg_0,
      I3 => ap_loop_exit_ready_pp0_iter16_reg,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      I5 => ap_done_cache,
      O => D(0)
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      I1 => ap_done_cache_reg_0,
      I2 => ap_loop_exit_ready_pp0_iter16_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      I1 => CO(0),
      O => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter16_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => ap_done_cache_reg_0,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      O => \ap_loop_init_int_i_1__1_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FABA"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      I3 => ap_done_cache_reg_0,
      O => \ap_CS_fsm_reg[5]\
    );
icmp_ln252_fu_572_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(9),
      I1 => \icmp_ln252_reg_1317_reg[0]\(9),
      I2 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(10),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      I5 => \icmp_ln252_reg_1317_reg[0]\(10),
      O => S(3)
    );
icmp_ln252_fu_572_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^x_fu_122_reg[10]\(6),
      I1 => \icmp_ln252_reg_1317_reg[0]\(6),
      I2 => \icmp_ln252_reg_1317_reg[0]\(8),
      I3 => \^x_fu_122_reg[10]\(8),
      I4 => \icmp_ln252_reg_1317_reg[0]\(7),
      I5 => \^x_fu_122_reg[10]\(7),
      O => S(2)
    );
icmp_ln252_fu_572_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^x_fu_122_reg[10]\(5),
      I1 => \icmp_ln252_reg_1317_reg[0]\(5),
      I2 => \icmp_ln252_reg_1317_reg[0]\(4),
      I3 => \^x_fu_122_reg[10]\(4),
      I4 => \icmp_ln252_reg_1317_reg[0]\(3),
      I5 => \^x_fu_122_reg[10]\(3),
      O => S(1)
    );
icmp_ln252_fu_572_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_reg[0]\(2),
      I1 => \^x_fu_122_reg[10]\(2),
      I2 => \icmp_ln252_reg_1317_reg[0]\(0),
      I3 => \^x_2_fu_578_p2\(0),
      I4 => \^x_fu_122_reg[10]\(1),
      I5 => \icmp_ln252_reg_1317_reg[0]\(1),
      O => S(0)
    );
ram_reg_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      O => \^x_fu_122_reg[10]\(4)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      O => \^x_fu_122_reg[10]\(3)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      O => \^x_fu_122_reg[10]\(2)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      O => \^x_fu_122_reg[10]\(1)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(0),
      I1 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^x_fu_122_reg[10]\(0)
    );
ram_reg_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      O => \^x_fu_122_reg[10]\(10)
    );
ram_reg_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      O => \^x_fu_122_reg[10]\(9)
    );
ram_reg_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      O => \^x_fu_122_reg[10]\(8)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      O => \^x_fu_122_reg[10]\(7)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      O => \^x_fu_122_reg[10]\(6)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      O => \^x_fu_122_reg[10]\(5)
    );
\x_fu_122[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      I2 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(0),
      O => \^x_2_fu_578_p2\(0)
    );
\x_fu_122[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => CO(0),
      I2 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      I3 => ap_done_cache_reg_0,
      O => SR(0)
    );
\x_fu_122[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      I2 => CO(0),
      O => E(0)
    );
\x_fu_122[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(10),
      I1 => \x_fu_122[10]_i_4_n_5\,
      I2 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(9),
      I3 => ap_loop_init_int,
      O => \^x_2_fu_578_p2\(4)
    );
\x_fu_122[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088800000000"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(8),
      I1 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(7),
      I2 => ap_loop_init_int,
      I3 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      I4 => \x_fu_122[9]_i_2_n_5\,
      I5 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(6),
      O => \x_fu_122[10]_i_4_n_5\
    );
\x_fu_122[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(1),
      I1 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(0),
      I2 => ap_loop_init_int,
      O => \x_fu_122_reg[8]\(0)
    );
\x_fu_122[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1222"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(2),
      I1 => ap_loop_init_int,
      I2 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(0),
      I3 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(1),
      O => \^x_2_fu_578_p2\(1)
    );
\x_fu_122[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(3),
      I1 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(1),
      I2 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(0),
      I3 => ap_loop_init_int,
      I4 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(2),
      O => \x_fu_122_reg[8]\(1)
    );
\x_fu_122[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(4),
      I1 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(3),
      I2 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(2),
      I3 => \x_fu_122[9]_i_3_n_5\,
      I4 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(0),
      I5 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(1),
      O => \x_fu_122_reg[8]\(2)
    );
\x_fu_122[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^x_fu_122_reg[10]\(5),
      I1 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(4),
      I2 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(1),
      I3 => \^x_2_fu_578_p2\(0),
      I4 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(2),
      I5 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(3),
      O => \x_fu_122_reg[8]\(3)
    );
\x_fu_122[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(6),
      I2 => \x_fu_122[9]_i_2_n_5\,
      O => \x_fu_122_reg[8]\(4)
    );
\x_fu_122[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(7),
      I2 => \x_fu_122[9]_i_2_n_5\,
      I3 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(6),
      O => \^x_2_fu_578_p2\(2)
    );
\x_fu_122[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(8),
      I1 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(7),
      I2 => ap_loop_init_int,
      I3 => \x_fu_122[9]_i_2_n_5\,
      I4 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(6),
      O => \x_fu_122_reg[8]\(5)
    );
\x_fu_122[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A600AA00AA00AA"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(9),
      I1 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(6),
      I2 => \x_fu_122[9]_i_2_n_5\,
      I3 => \x_fu_122[9]_i_3_n_5\,
      I4 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(7),
      I5 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(8),
      O => \^x_2_fu_578_p2\(3)
    );
\x_fu_122[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(4),
      I1 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(1),
      I2 => \^x_2_fu_578_p2\(0),
      I3 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(2),
      I4 => \LineBuf_val_V_1_addr_reg_1327_reg[10]\(3),
      I5 => \^x_fu_122_reg[10]\(5),
      O => \x_fu_122[9]_i_2_n_5\
    );
\x_fu_122[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \x_fu_122[9]_i_3_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten_fu_900 : out STD_LOGIC;
    add_ln204_1_fu_209_p2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \j_fu_82_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    select_ln204_fu_233_p3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sig_allocacmp_j_load : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg : out STD_LOGIC;
    \i_fu_86_reg[1]\ : out STD_LOGIC;
    \i_fu_86_reg[2]\ : out STD_LOGIC;
    \i_fu_86_reg[3]\ : out STD_LOGIC;
    \trunc_ln204_reg_355_reg[3]\ : out STD_LOGIC;
    ap_sig_allocacmp_i_load : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \i_fu_86_reg[3]_0\ : out STD_LOGIC;
    \i_fu_86_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \indvar_flatten_fu_90_reg[8]\ : in STD_LOGIC;
    \indvar_flatten_fu_90_reg[8]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_90_reg[8]_1\ : in STD_LOGIC;
    \indvar_flatten_fu_90_reg[4]\ : in STD_LOGIC;
    \indvar_flatten_fu_90_reg[4]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_90_reg[4]_1\ : in STD_LOGIC;
    \indvar_flatten_fu_90_reg[4]_2\ : in STD_LOGIC;
    \indvar_flatten_fu_90_reg[4]_3\ : in STD_LOGIC;
    \indvar_flatten_fu_90_reg[8]_2\ : in STD_LOGIC;
    \add_ln207_reg_360_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \add_ln207_reg_360_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_fu_264_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \i_fu_86_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    select_ln204_1_reg_348 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_42 : entity is "bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_42 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_5\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_i_load\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^ap_sig_allocacmp_j_load\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \indvar_flatten_fu_90[6]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_90[8]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_90[8]_i_4_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_90[8]_i_5_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_90[8]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln204_1_reg_348[6]_i_2_n_5\ : STD_LOGIC;
  signal \^select_ln204_fu_233_p3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln204_reg_355[0]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln204_reg_355[1]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln204_reg_355[2]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GetNewLine_reg_218[0]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \add_ln207_reg_360[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \add_ln207_reg_360[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_i_1 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[5]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[6]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[8]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[8]_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[8]_i_6\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \j_fu_82[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \j_fu_82[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \select_ln204_1_reg_348[5]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \select_ln204_1_reg_348[6]_i_1\ : label is "soft_lutpair151";
begin
  ap_sig_allocacmp_i_load(6 downto 0) <= \^ap_sig_allocacmp_i_load\(6 downto 0);
  ap_sig_allocacmp_j_load(1 downto 0) <= \^ap_sig_allocacmp_j_load\(1 downto 0);
  select_ln204_fu_233_p3(2 downto 0) <= \^select_ln204_fu_233_p3\(2 downto 0);
\GetNewLine_reg_218[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_cache,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter3_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\add_ln207_reg_360[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888FFF"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \add_ln207_reg_360_reg[1]\(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \add_ln207_reg_360_reg[1]_0\(0),
      O => \j_fu_82_reg[2]\(0)
    );
\add_ln207_reg_360[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45444555AAAAAAAA"
    )
        port map (
      I0 => \^select_ln204_fu_233_p3\(0),
      I1 => \indvar_flatten_fu_90[8]_i_4_n_5\,
      I2 => \add_ln207_reg_360_reg[1]\(2),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \add_ln207_reg_360_reg[1]_0\(2),
      I5 => \^ap_sig_allocacmp_j_load\(0),
      O => \j_fu_82_reg[2]\(1)
    );
\add_ln207_reg_360[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten_fu_90[8]_i_3_n_5\,
      O => E(0)
    );
\add_ln207_reg_360[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D000000E200E2"
    )
        port map (
      I0 => \add_ln207_reg_360_reg[1]_0\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \add_ln207_reg_360_reg[1]\(2),
      I3 => \indvar_flatten_fu_90[8]_i_4_n_5\,
      I4 => \^select_ln204_fu_233_p3\(0),
      I5 => \^ap_sig_allocacmp_j_load\(0),
      O => \j_fu_82_reg[2]\(2)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => SR(0),
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(0),
      O => D(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I1 => \indvar_flatten_fu_90[8]_i_3_n_5\,
      O => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      O => \ap_loop_init_int_i_1__2_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \indvar_flatten_fu_90[8]_i_3_n_5\,
      I1 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I2 => SR(0),
      O => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg_0
    );
\i_fu_86[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \i_fu_86_reg[6]_0\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => tmp_fu_264_p3(0),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      O => \^ap_sig_allocacmp_i_load\(0)
    );
\i_fu_86[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \i_fu_86_reg[6]_0\(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => tmp_fu_264_p3(1),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      O => \^ap_sig_allocacmp_i_load\(1)
    );
\i_fu_86[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \i_fu_86_reg[6]_0\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => tmp_fu_264_p3(2),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      O => \^ap_sig_allocacmp_i_load\(2)
    );
\i_fu_86[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \i_fu_86_reg[6]_0\(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => tmp_fu_264_p3(3),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      O => \^ap_sig_allocacmp_i_load\(3)
    );
\i_fu_86[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \i_fu_86_reg[6]_0\(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => tmp_fu_264_p3(4),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      O => \^ap_sig_allocacmp_i_load\(4)
    );
\i_fu_86[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \i_fu_86_reg[6]_0\(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => select_ln204_1_reg_348(0),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      O => \^ap_sig_allocacmp_i_load\(5)
    );
\i_fu_86[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \i_fu_86_reg[6]_0\(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => select_ln204_1_reg_348(1),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      O => \^ap_sig_allocacmp_i_load\(6)
    );
\indvar_flatten_fu_90[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvar_flatten_fu_90_reg[4]_1\,
      O => add_ln204_1_fu_209_p2(0)
    );
\indvar_flatten_fu_90[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \indvar_flatten_fu_90_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_90_reg[4]_1\,
      O => add_ln204_1_fu_209_p2(1)
    );
\indvar_flatten_fu_90[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \indvar_flatten_fu_90_reg[4]_1\,
      I1 => \indvar_flatten_fu_90_reg[4]_2\,
      I2 => ap_loop_init_int,
      I3 => \indvar_flatten_fu_90_reg[4]_0\,
      O => add_ln204_1_fu_209_p2(2)
    );
\indvar_flatten_fu_90[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \indvar_flatten_fu_90_reg[4]_2\,
      I1 => \indvar_flatten_fu_90_reg[4]_1\,
      I2 => \indvar_flatten_fu_90_reg[4]_0\,
      I3 => ap_loop_init_int,
      I4 => \indvar_flatten_fu_90_reg[4]\,
      O => add_ln204_1_fu_209_p2(3)
    );
\indvar_flatten_fu_90[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \indvar_flatten_fu_90_reg[4]\,
      I1 => \indvar_flatten_fu_90_reg[4]_0\,
      I2 => \indvar_flatten_fu_90_reg[4]_1\,
      I3 => \indvar_flatten_fu_90_reg[4]_2\,
      I4 => \indvar_flatten_fu_90[8]_i_4_n_5\,
      I5 => \indvar_flatten_fu_90_reg[4]_3\,
      O => add_ln204_1_fu_209_p2(4)
    );
\indvar_flatten_fu_90[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => \indvar_flatten_fu_90[6]_i_2_n_5\,
      I1 => \indvar_flatten_fu_90_reg[4]_3\,
      I2 => ap_loop_init_int,
      I3 => \indvar_flatten_fu_90_reg[8]_0\,
      O => add_ln204_1_fu_209_p2(5)
    );
\indvar_flatten_fu_90[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \indvar_flatten_fu_90_reg[8]_0\,
      I1 => \indvar_flatten_fu_90_reg[4]_3\,
      I2 => \indvar_flatten_fu_90[6]_i_2_n_5\,
      I3 => ap_loop_init_int,
      I4 => \indvar_flatten_fu_90_reg[8]_1\,
      O => add_ln204_1_fu_209_p2(6)
    );
\indvar_flatten_fu_90[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \indvar_flatten_fu_90_reg[4]_2\,
      I1 => \indvar_flatten_fu_90_reg[4]_1\,
      I2 => \indvar_flatten_fu_90_reg[4]_0\,
      I3 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \indvar_flatten_fu_90_reg[4]\,
      O => \indvar_flatten_fu_90[6]_i_2_n_5\
    );
\indvar_flatten_fu_90[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \indvar_flatten_fu_90[8]_i_5_n_5\,
      I1 => \indvar_flatten_fu_90_reg[8]_0\,
      I2 => \indvar_flatten_fu_90_reg[8]_1\,
      I3 => ap_loop_init_int,
      I4 => \indvar_flatten_fu_90_reg[8]\,
      O => add_ln204_1_fu_209_p2(7)
    );
\indvar_flatten_fu_90[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I1 => \indvar_flatten_fu_90[8]_i_3_n_5\,
      O => indvar_flatten_fu_900
    );
\indvar_flatten_fu_90[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \indvar_flatten_fu_90_reg[8]_2\,
      I1 => \indvar_flatten_fu_90_reg[8]\,
      I2 => \indvar_flatten_fu_90[8]_i_4_n_5\,
      I3 => \indvar_flatten_fu_90_reg[8]_1\,
      I4 => \indvar_flatten_fu_90_reg[8]_0\,
      I5 => \indvar_flatten_fu_90[8]_i_5_n_5\,
      O => add_ln204_1_fu_209_p2(8)
    );
\indvar_flatten_fu_90[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \indvar_flatten_fu_90[8]_i_6_n_5\,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \indvar_flatten_fu_90_reg[8]\,
      I3 => \indvar_flatten_fu_90_reg[8]_0\,
      I4 => \indvar_flatten_fu_90_reg[8]_1\,
      I5 => \indvar_flatten_fu_90_reg[4]\,
      O => \indvar_flatten_fu_90[8]_i_3_n_5\
    );
\indvar_flatten_fu_90[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \indvar_flatten_fu_90[8]_i_4_n_5\
    );
\indvar_flatten_fu_90[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \indvar_flatten_fu_90_reg[4]_3\,
      I1 => \indvar_flatten_fu_90_reg[4]\,
      I2 => \indvar_flatten_fu_90[8]_i_4_n_5\,
      I3 => \indvar_flatten_fu_90_reg[4]_0\,
      I4 => \indvar_flatten_fu_90_reg[4]_1\,
      I5 => \indvar_flatten_fu_90_reg[4]_2\,
      O => \indvar_flatten_fu_90[8]_i_5_n_5\
    );
\indvar_flatten_fu_90[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_fu_90_reg[8]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      O => \indvar_flatten_fu_90[8]_i_6_n_5\
    );
\j_fu_82[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \add_ln207_reg_360_reg[1]_0\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \add_ln207_reg_360_reg[1]\(0),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      O => \^select_ln204_fu_233_p3\(0)
    );
\j_fu_82[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \add_ln207_reg_360_reg[1]_0\(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \add_ln207_reg_360_reg[1]\(1),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      O => \^ap_sig_allocacmp_j_load\(0)
    );
\j_fu_82[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \add_ln207_reg_360_reg[1]_0\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \add_ln207_reg_360_reg[1]\(2),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      O => \^ap_sig_allocacmp_j_load\(1)
    );
\select_ln204_1_reg_348[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^ap_sig_allocacmp_i_load\(3),
      I1 => \select_ln204_1_reg_348[6]_i_2_n_5\,
      I2 => \^ap_sig_allocacmp_i_load\(4),
      I3 => \^ap_sig_allocacmp_i_load\(5),
      O => \i_fu_86_reg[3]_0\
    );
\select_ln204_1_reg_348[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^ap_sig_allocacmp_i_load\(6),
      I1 => \^ap_sig_allocacmp_i_load\(3),
      I2 => \select_ln204_1_reg_348[6]_i_2_n_5\,
      I3 => \^ap_sig_allocacmp_i_load\(4),
      I4 => \^ap_sig_allocacmp_i_load\(5),
      O => \i_fu_86_reg[6]\
    );
\select_ln204_1_reg_348[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1DFFFFFFFF"
    )
        port map (
      I0 => \i_fu_86_reg[6]_0\(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => tmp_fu_264_p3(1),
      I3 => \indvar_flatten_fu_90[8]_i_4_n_5\,
      I4 => \trunc_ln204_reg_355[1]_i_2_n_5\,
      I5 => \^ap_sig_allocacmp_i_load\(2),
      O => \select_ln204_1_reg_348[6]_i_2_n_5\
    );
\select_ln204_reg_343[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA02A2"
    )
        port map (
      I0 => \^ap_sig_allocacmp_j_load\(0),
      I1 => \add_ln207_reg_360_reg[1]_0\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \add_ln207_reg_360_reg[1]\(2),
      I4 => \indvar_flatten_fu_90[8]_i_4_n_5\,
      I5 => \^select_ln204_fu_233_p3\(0),
      O => \^select_ln204_fu_233_p3\(1)
    );
\select_ln204_reg_343[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200030333000"
    )
        port map (
      I0 => \^select_ln204_fu_233_p3\(0),
      I1 => \indvar_flatten_fu_90[8]_i_4_n_5\,
      I2 => \add_ln207_reg_360_reg[1]\(2),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \add_ln207_reg_360_reg[1]_0\(2),
      I5 => \^ap_sig_allocacmp_j_load\(0),
      O => \^select_ln204_fu_233_p3\(2)
    );
\trunc_ln204_reg_355[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888FFF70777000"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => tmp_fu_264_p3(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \i_fu_86_reg[6]_0\(0),
      I5 => \trunc_ln204_reg_355[0]_i_2_n_5\,
      O => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg
    );
\trunc_ln204_reg_355[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A808"
    )
        port map (
      I0 => \^ap_sig_allocacmp_j_load\(0),
      I1 => \add_ln207_reg_360_reg[1]_0\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \add_ln207_reg_360_reg[1]\(2),
      I4 => \indvar_flatten_fu_90[8]_i_4_n_5\,
      I5 => \^select_ln204_fu_233_p3\(0),
      O => \trunc_ln204_reg_355[0]_i_2_n_5\
    );
\trunc_ln204_reg_355[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E2E2FF1D1D1D"
    )
        port map (
      I0 => \i_fu_86_reg[6]_0\(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => tmp_fu_264_p3(1),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I5 => \trunc_ln204_reg_355[1]_i_2_n_5\,
      O => \i_fu_86_reg[1]\
    );
\trunc_ln204_reg_355[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888FFFFFFFFFFF"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => tmp_fu_264_p3(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \i_fu_86_reg[6]_0\(0),
      I5 => \trunc_ln204_reg_355[0]_i_2_n_5\,
      O => \trunc_ln204_reg_355[1]_i_2_n_5\
    );
\trunc_ln204_reg_355[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E2E2FF1D1D1D"
    )
        port map (
      I0 => \i_fu_86_reg[6]_0\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => tmp_fu_264_p3(2),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I5 => \trunc_ln204_reg_355[2]_i_2_n_5\,
      O => \i_fu_86_reg[2]\
    );
\trunc_ln204_reg_355[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAFFFFFF"
    )
        port map (
      I0 => \trunc_ln204_reg_355[1]_i_2_n_5\,
      I1 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => tmp_fu_264_p3(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \i_fu_86_reg[6]_0\(1),
      O => \trunc_ln204_reg_355[2]_i_2_n_5\
    );
\trunc_ln204_reg_355[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E2E2FF1D1D1D"
    )
        port map (
      I0 => \i_fu_86_reg[6]_0\(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => tmp_fu_264_p3(3),
      I3 => ap_loop_init_int,
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      I5 => \select_ln204_1_reg_348[6]_i_2_n_5\,
      O => \i_fu_86_reg[3]\
    );
\trunc_ln204_reg_355[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA9A9A9AAAAAA"
    )
        port map (
      I0 => \^ap_sig_allocacmp_i_load\(4),
      I1 => \select_ln204_1_reg_348[6]_i_2_n_5\,
      I2 => \indvar_flatten_fu_90[8]_i_4_n_5\,
      I3 => tmp_fu_264_p3(3),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \i_fu_86_reg[6]_0\(3),
      O => \trunc_ln204_reg_355_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_46 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmp20244_reg_227_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_98_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_98_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \sof_fu_82_reg[0]\ : out STD_LOGIC;
    \tmp_last_V_reg_386_reg[0]\ : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg_reg : out STD_LOGIC;
    \cmp20244_reg_227_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    OutYUV_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \tmp_user_V_reg_161_reg[0]\ : in STD_LOGIC;
    \j_fu_98_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_last_V_fu_231_p2_carry : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln895_reg_382_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sof_fu_82 : in STD_LOGIC;
    \tmp_user_V_reg_161_reg[0]_0\ : in STD_LOGIC;
    \tmp_last_V_reg_386_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_last_V_reg_386 : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ColorMode_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_46 : entity is "bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_46 is
  signal \B_V_data_1_state[0]_i_3_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_5\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_5\ : STD_LOGIC;
  signal \^cmp20244_reg_227_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal icmp_ln895_fu_219_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln895_fu_219_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln895_fu_219_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln895_fu_219_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln895_fu_219_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln895_fu_219_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln895_fu_219_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln895_fu_219_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln895_fu_219_p2_carry_i_9_n_5 : STD_LOGIC;
  signal \j_fu_98[10]_i_4_n_5\ : STD_LOGIC;
  signal \j_fu_98[6]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_98[8]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_98[8]_i_3_n_5\ : STD_LOGIC;
  signal \j_fu_98[9]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of icmp_ln895_fu_219_p2_carry_i_10 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of icmp_ln895_fu_219_p2_carry_i_11 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of icmp_ln895_fu_219_p2_carry_i_12 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of icmp_ln895_fu_219_p2_carry_i_13 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of icmp_ln895_fu_219_p2_carry_i_5 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of icmp_ln895_fu_219_p2_carry_i_6 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of icmp_ln895_fu_219_p2_carry_i_7 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of icmp_ln895_fu_219_p2_carry_i_8 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of icmp_ln895_fu_219_p2_carry_i_9 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \j_fu_98[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \j_fu_98[10]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \j_fu_98[10]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \j_fu_98[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \j_fu_98[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \j_fu_98[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \j_fu_98[6]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \j_fu_98[8]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sof_fu_82[0]_i_1\ : label is "soft_lutpair101";
begin
  \B_V_data_1_state_reg[1]\ <= \^b_v_data_1_state_reg[1]\;
  \cmp20244_reg_227_reg[0]\(0) <= \^cmp20244_reg_227_reg[0]\(0);
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070707070FF7070"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => Q(3),
      I2 => \B_V_data_1_state[0]_i_3_n_5\,
      I3 => OutYUV_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_done_cache_reg_0,
      O => \^b_v_data_1_state_reg[1]\
    );
\B_V_data_1_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \tmp_user_V_reg_161_reg[0]\,
      O => \B_V_data_1_state[0]_i_3_n_5\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \^cmp20244_reg_227_reg[0]\(0),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_5\,
      I1 => Q(3),
      I2 => \ap_CS_fsm_reg[4]\,
      I3 => Q(1),
      I4 => \ap_CS_fsm_reg[4]_0\(0),
      I5 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]\,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => ap_done_cache,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I4 => \ap_CS_fsm_reg[4]\,
      O => \ap_CS_fsm[4]_i_2_n_5\
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I1 => \^b_v_data_1_state_reg[1]\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I1 => CO(0),
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \^b_v_data_1_state_reg[1]\,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      O => \ap_loop_init_int_i_1__3_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FABA"
    )
        port map (
      I0 => Q(2),
      I1 => CO(0),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I3 => \^b_v_data_1_state_reg[1]\,
      O => \ap_CS_fsm_reg[3]\
    );
\i_fu_78[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAFFBA00000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \^b_v_data_1_state_reg[1]\,
      I5 => Q(3),
      O => \^cmp20244_reg_227_reg[0]\(0)
    );
icmp_ln895_fu_219_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(9),
      I1 => \icmp_ln895_reg_382_reg[0]\(9),
      I2 => \j_fu_98_reg[10]_0\(10),
      I3 => ap_loop_init_int,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I5 => \icmp_ln895_reg_382_reg[0]\(10),
      O => \j_fu_98_reg[9]\(3)
    );
icmp_ln895_fu_219_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      O => icmp_ln895_fu_219_p2_carry_i_10_n_5
    );
icmp_ln895_fu_219_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      O => icmp_ln895_fu_219_p2_carry_i_11_n_5
    );
icmp_ln895_fu_219_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I2 => \j_fu_98_reg[10]_0\(1),
      O => icmp_ln895_fu_219_p2_carry_i_12_n_5
    );
icmp_ln895_fu_219_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      O => icmp_ln895_fu_219_p2_carry_i_13_n_5
    );
icmp_ln895_fu_219_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => icmp_ln895_fu_219_p2_carry_i_5_n_5,
      I1 => \icmp_ln895_reg_382_reg[0]\(7),
      I2 => \icmp_ln895_reg_382_reg[0]\(8),
      I3 => icmp_ln895_fu_219_p2_carry_i_6_n_5,
      I4 => \icmp_ln895_reg_382_reg[0]\(6),
      I5 => icmp_ln895_fu_219_p2_carry_i_7_n_5,
      O => \j_fu_98_reg[9]\(2)
    );
icmp_ln895_fu_219_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => icmp_ln895_fu_219_p2_carry_i_8_n_5,
      I1 => \icmp_ln895_reg_382_reg[0]\(5),
      I2 => \icmp_ln895_reg_382_reg[0]\(3),
      I3 => icmp_ln895_fu_219_p2_carry_i_9_n_5,
      I4 => \icmp_ln895_reg_382_reg[0]\(4),
      I5 => icmp_ln895_fu_219_p2_carry_i_10_n_5,
      O => \j_fu_98_reg[9]\(1)
    );
icmp_ln895_fu_219_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \icmp_ln895_reg_382_reg[0]\(0),
      I1 => icmp_ln895_fu_219_p2_carry_i_11_n_5,
      I2 => \icmp_ln895_reg_382_reg[0]\(1),
      I3 => icmp_ln895_fu_219_p2_carry_i_12_n_5,
      I4 => icmp_ln895_fu_219_p2_carry_i_13_n_5,
      I5 => \icmp_ln895_reg_382_reg[0]\(2),
      O => \j_fu_98_reg[9]\(0)
    );
icmp_ln895_fu_219_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      O => icmp_ln895_fu_219_p2_carry_i_5_n_5
    );
icmp_ln895_fu_219_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      O => icmp_ln895_fu_219_p2_carry_i_6_n_5
    );
icmp_ln895_fu_219_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      O => icmp_ln895_fu_219_p2_carry_i_7_n_5
    );
icmp_ln895_fu_219_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      O => icmp_ln895_fu_219_p2_carry_i_8_n_5
    );
icmp_ln895_fu_219_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      O => icmp_ln895_fu_219_p2_carry_i_9_n_5
    );
\j_fu_98[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_98_reg[10]_0\(0),
      O => \j_fu_98_reg[10]\(0)
    );
\j_fu_98[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => CO(0),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^b_v_data_1_state_reg[1]\,
      O => SR(0)
    );
\j_fu_98[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I1 => \^b_v_data_1_state_reg[1]\,
      I2 => CO(0),
      O => E(0)
    );
\j_fu_98[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009AAA"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(10),
      I1 => \j_fu_98[10]_i_4_n_5\,
      I2 => \j_fu_98_reg[10]_0\(8),
      I3 => \j_fu_98_reg[10]_0\(9),
      I4 => ap_loop_init_int,
      O => \j_fu_98_reg[10]\(10)
    );
\j_fu_98[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFDFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(6),
      I1 => \j_fu_98[8]_i_3_n_5\,
      I2 => \j_fu_98_reg[10]_0\(5),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_98_reg[10]_0\(7),
      O => \j_fu_98[10]_i_4_n_5\
    );
\j_fu_98[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(1),
      I1 => ap_loop_init_int,
      I2 => \j_fu_98_reg[10]_0\(0),
      O => \j_fu_98_reg[10]\(1)
    );
\j_fu_98[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1222"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(2),
      I1 => ap_loop_init_int,
      I2 => \j_fu_98_reg[10]_0\(1),
      I3 => \j_fu_98_reg[10]_0\(0),
      O => \j_fu_98_reg[10]\(2)
    );
\j_fu_98[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(3),
      I1 => \j_fu_98_reg[10]_0\(0),
      I2 => \j_fu_98_reg[10]_0\(1),
      I3 => ap_loop_init_int,
      I4 => \j_fu_98_reg[10]_0\(2),
      O => \j_fu_98_reg[10]\(3)
    );
\j_fu_98[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(4),
      I1 => \j_fu_98_reg[10]_0\(3),
      I2 => \j_fu_98_reg[10]_0\(2),
      I3 => \j_fu_98[8]_i_2_n_5\,
      I4 => \j_fu_98_reg[10]_0\(1),
      I5 => \j_fu_98_reg[10]_0\(0),
      O => \j_fu_98_reg[10]\(4)
    );
\j_fu_98[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44B4"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_98_reg[10]_0\(5),
      I2 => \j_fu_98_reg[10]_0\(4),
      I3 => \j_fu_98[6]_i_2_n_5\,
      O => \j_fu_98_reg[10]\(5)
    );
\j_fu_98[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(6),
      I1 => \j_fu_98_reg[10]_0\(5),
      I2 => ap_loop_init_int,
      I3 => \j_fu_98[6]_i_2_n_5\,
      I4 => \j_fu_98_reg[10]_0\(4),
      O => \j_fu_98_reg[10]\(6)
    );
\j_fu_98[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(0),
      I1 => \j_fu_98_reg[10]_0\(1),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_98_reg[10]_0\(2),
      I5 => \j_fu_98_reg[10]_0\(3),
      O => \j_fu_98[6]_i_2_n_5\
    );
\j_fu_98[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A600AA"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(7),
      I1 => \j_fu_98_reg[10]_0\(6),
      I2 => \j_fu_98[8]_i_3_n_5\,
      I3 => ap_loop_init_int,
      I4 => \j_fu_98_reg[10]_0\(5),
      O => \j_fu_98_reg[10]\(7)
    );
\j_fu_98[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A060A0A0A0A0A"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(8),
      I1 => \j_fu_98_reg[10]_0\(7),
      I2 => \j_fu_98[8]_i_2_n_5\,
      I3 => \j_fu_98_reg[10]_0\(5),
      I4 => \j_fu_98[8]_i_3_n_5\,
      I5 => \j_fu_98_reg[10]_0\(6),
      O => \j_fu_98_reg[10]\(8)
    );
\j_fu_98[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \j_fu_98[8]_i_2_n_5\
    );
\j_fu_98[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(3),
      I1 => \j_fu_98_reg[10]_0\(2),
      I2 => \j_fu_98[8]_i_2_n_5\,
      I3 => \j_fu_98_reg[10]_0\(1),
      I4 => \j_fu_98_reg[10]_0\(0),
      I5 => \j_fu_98_reg[10]_0\(4),
      O => \j_fu_98[8]_i_3_n_5\
    );
\j_fu_98[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31330200"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(7),
      I1 => ap_loop_init_int,
      I2 => \j_fu_98[9]_i_2_n_5\,
      I3 => \j_fu_98_reg[10]_0\(8),
      I4 => \j_fu_98_reg[10]_0\(9),
      O => \j_fu_98_reg[10]\(9)
    );
\j_fu_98[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5FFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_98_reg[10]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I3 => \j_fu_98[6]_i_2_n_5\,
      I4 => \j_fu_98_reg[10]_0\(4),
      I5 => \j_fu_98_reg[10]_0\(6),
      O => \j_fu_98[9]_i_2_n_5\
    );
\sof_fu_82[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => \^cmp20244_reg_227_reg[0]\(0),
      I1 => \ap_CS_fsm_reg[4]\,
      I2 => sof_fu_82,
      I3 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      O => \cmp20244_reg_227_reg[0]_0\
    );
tmp_last_V_fu_231_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000090005050009"
    )
        port map (
      I0 => tmp_last_V_fu_231_p2_carry(10),
      I1 => \j_fu_98_reg[10]_0\(10),
      I2 => tmp_last_V_fu_231_p2_carry(11),
      I3 => \j_fu_98_reg[10]_0\(9),
      I4 => \j_fu_98[8]_i_2_n_5\,
      I5 => tmp_last_V_fu_231_p2_carry(9),
      O => S(3)
    );
tmp_last_V_fu_231_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => icmp_ln895_fu_219_p2_carry_i_5_n_5,
      I1 => tmp_last_V_fu_231_p2_carry(7),
      I2 => tmp_last_V_fu_231_p2_carry(8),
      I3 => icmp_ln895_fu_219_p2_carry_i_6_n_5,
      I4 => tmp_last_V_fu_231_p2_carry(6),
      I5 => icmp_ln895_fu_219_p2_carry_i_7_n_5,
      O => S(2)
    );
tmp_last_V_fu_231_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => icmp_ln895_fu_219_p2_carry_i_8_n_5,
      I1 => tmp_last_V_fu_231_p2_carry(5),
      I2 => tmp_last_V_fu_231_p2_carry(3),
      I3 => icmp_ln895_fu_219_p2_carry_i_9_n_5,
      I4 => tmp_last_V_fu_231_p2_carry(4),
      I5 => icmp_ln895_fu_219_p2_carry_i_10_n_5,
      O => S(1)
    );
tmp_last_V_fu_231_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => tmp_last_V_fu_231_p2_carry(0),
      I1 => icmp_ln895_fu_219_p2_carry_i_11_n_5,
      I2 => tmp_last_V_fu_231_p2_carry(1),
      I3 => icmp_ln895_fu_219_p2_carry_i_12_n_5,
      I4 => icmp_ln895_fu_219_p2_carry_i_13_n_5,
      I5 => tmp_last_V_fu_231_p2_carry(2),
      O => S(0)
    );
\tmp_last_V_reg_386[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \tmp_last_V_reg_386_reg[0]_0\(0),
      I1 => CO(0),
      I2 => \^b_v_data_1_state_reg[1]\,
      I3 => tmp_last_V_reg_386,
      O => \tmp_last_V_reg_386_reg[0]\
    );
\tmp_user_V_reg_161[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAF30000AA00"
    )
        port map (
      I0 => sof_fu_82,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \tmp_user_V_reg_161_reg[0]\,
      I3 => \j_fu_98[8]_i_2_n_5\,
      I4 => \^b_v_data_1_state_reg[1]\,
      I5 => \tmp_user_V_reg_161_reg[0]_0\,
      O => \sof_fu_82_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_59 is
  port (
    \axi_last_V_fu_102_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    internal_empty_n4_out : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_94_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0 : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \eol_reg_181_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \eol_reg_181_reg[0]_0\ : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg : in STD_LOGIC;
    \j_fu_94_reg[0]\ : in STD_LOGIC;
    SrcYUV_full_n : in STD_LOGIC;
    internal_empty_n_reg : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0 : in STD_LOGIC;
    ap_NS_fsm13_out : in STD_LOGIC;
    \j_fu_94_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    icmp_ln772_fu_221_p2_carry : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sof_fu_100 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_59 : entity is "bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_59 is
  signal \ap_CS_fsm[7]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_4_n_5\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_5 : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_217_ap_start_reg_reg\ : STD_LOGIC;
  signal icmp_ln772_fu_221_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln772_fu_221_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln772_fu_221_p2_carry_i_7_n_5 : STD_LOGIC;
  signal \j_fu_94[10]_i_6_n_5\ : STD_LOGIC;
  signal \j_fu_94[4]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_94[6]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_94[7]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \j_fu_94[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \j_fu_94[10]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \j_fu_94[10]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \j_fu_94[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \j_fu_94[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \j_fu_94[5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_fu_94[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_fu_94[8]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \j_fu_94[9]_i_1\ : label is "soft_lutpair4";
begin
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_217_ap_start_reg_reg\;
B_V_data_1_sel_rd_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDFDD"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_217_ap_start_reg_reg\,
      I2 => \eol_reg_181_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => SrcYUV_full_n,
      O => \B_V_data_1_state_reg[0]\
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10101010101010"
    )
        port map (
      I0 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_217_ap_start_reg_reg\,
      I1 => \ap_CS_fsm[7]_i_3_n_5\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axis_video_TVALID_int_regslice,
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      O => \ap_CS_fsm_reg[6]\
    );
\SRL_SIG_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008000000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \eol_reg_181_reg[0]_0\,
      I3 => SrcYUV_full_n,
      I4 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_217_ap_start_reg_reg\,
      I5 => s_axis_video_TVALID_int_regslice,
      O => shiftReg_ce
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFFFAAAAAAAA"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0,
      I1 => \ap_CS_fsm[7]_i_3_n_5\,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAAAAAAAAAAA"
    )
        port map (
      I0 => ap_NS_fsm13_out,
      I1 => \ap_CS_fsm[7]_i_3_n_5\,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444F44"
    )
        port map (
      I0 => SrcYUV_full_n,
      I1 => \j_fu_94_reg[0]\,
      I2 => \ap_CS_fsm[7]_i_4_n_5\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I4 => CO(0),
      I5 => s_axis_video_TVALID_int_regslice,
      O => \ap_CS_fsm[7]_i_3_n_5\
    );
\ap_CS_fsm[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBAAAAB8AA"
    )
        port map (
      I0 => sof_fu_100,
      I1 => \j_fu_94[4]_i_2_n_5\,
      I2 => \eol_reg_181_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \eol_reg_181_reg[0]_0\,
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out,
      O => \ap_CS_fsm[7]_i_4_n_5\
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm[7]_i_3_n_5\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880C00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I4 => \ap_CS_fsm[7]_i_3_n_5\,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I4 => \ap_CS_fsm[7]_i_3_n_5\,
      O => ap_loop_init_int_i_1_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_5,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_V_fu_98[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AFFCFAA8A0000"
    )
        port map (
      I0 => \j_fu_94[4]_i_2_n_5\,
      I1 => SrcYUV_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \eol_reg_181_reg[0]_0\,
      I4 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_217_ap_start_reg_reg\,
      I5 => s_axis_video_TVALID_int_regslice,
      O => internal_full_n_reg(0)
    );
\eol_reg_181[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF00FB08"
    )
        port map (
      I0 => \eol_reg_181_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \eol_reg_181_reg[0]_0\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out,
      I4 => \ap_CS_fsm[7]_i_3_n_5\,
      I5 => \j_fu_94[4]_i_2_n_5\,
      O => \axi_last_V_fu_102_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C8C8C8CFF8C8C"
    )
        port map (
      I0 => \ap_CS_fsm[7]_i_3_n_5\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I4 => Q(1),
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0
    );
icmp_ln772_fu_221_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(9),
      I1 => icmp_ln772_fu_221_p2_carry(9),
      I2 => \j_fu_94_reg[10]_0\(10),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I5 => icmp_ln772_fu_221_p2_carry(10),
      O => S(3)
    );
icmp_ln772_fu_221_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AD5"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I3 => icmp_ln772_fu_221_p2_carry(7),
      I4 => icmp_ln772_fu_221_p2_carry_i_5_n_5,
      O => S(2)
    );
icmp_ln772_fu_221_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AD5"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I3 => icmp_ln772_fu_221_p2_carry(5),
      I4 => icmp_ln772_fu_221_p2_carry_i_6_n_5,
      O => S(1)
    );
icmp_ln772_fu_221_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln772_fu_221_p2_carry_i_7_n_5,
      I1 => \j_fu_94_reg[10]_0\(2),
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I4 => icmp_ln772_fu_221_p2_carry(2),
      O => S(0)
    );
icmp_ln772_fu_221_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(6),
      I1 => icmp_ln772_fu_221_p2_carry(6),
      I2 => \j_fu_94_reg[10]_0\(8),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I5 => icmp_ln772_fu_221_p2_carry(8),
      O => icmp_ln772_fu_221_p2_carry_i_5_n_5
    );
icmp_ln772_fu_221_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(4),
      I1 => icmp_ln772_fu_221_p2_carry(4),
      I2 => \j_fu_94_reg[10]_0\(3),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I5 => icmp_ln772_fu_221_p2_carry(3),
      O => icmp_ln772_fu_221_p2_carry_i_6_n_5
    );
icmp_ln772_fu_221_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(1),
      I1 => icmp_ln772_fu_221_p2_carry(1),
      I2 => \j_fu_94_reg[10]_0\(0),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I5 => icmp_ln772_fu_221_p2_carry(0),
      O => icmp_ln772_fu_221_p2_carry_i_7_n_5
    );
\icmp_ln772_reg_385[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8AB00ABA8"
    )
        port map (
      I0 => CO(0),
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_217_ap_start_reg_reg\,
      I3 => \eol_reg_181_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => SrcYUV_full_n,
      O => \B_V_data_1_state_reg[0]_1\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0000000"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_217_ap_start_reg_reg\,
      I2 => SrcYUV_full_n,
      I3 => \j_fu_94_reg[0]\,
      I4 => Q(2),
      I5 => internal_empty_n_reg,
      O => internal_empty_n4_out
    );
\internal_empty_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F700"
    )
        port map (
      I0 => Q(2),
      I1 => \j_fu_94_reg[0]\,
      I2 => \ap_CS_fsm[7]_i_3_n_5\,
      I3 => internal_empty_n_reg,
      I4 => internal_empty_n_reg_0,
      I5 => internal_empty_n_reg_1(0),
      O => \ap_CS_fsm_reg[6]_0\
    );
\j_fu_94[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_94_reg[10]_0\(0),
      O => \j_fu_94_reg[10]\(0)
    );
\j_fu_94[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm[7]_i_3_n_5\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I3 => ap_loop_init_int,
      O => SR(0)
    );
\j_fu_94[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222000002220"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I1 => CO(0),
      I2 => s_axis_video_TVALID_int_regslice,
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_217_ap_start_reg_reg\,
      I4 => \j_fu_94_reg[0]\,
      I5 => SrcYUV_full_n,
      O => E(0)
    );
\j_fu_94[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"090A0A0A"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(10),
      I1 => \j_fu_94[10]_i_6_n_5\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_94_reg[10]_0\(8),
      I4 => \j_fu_94_reg[10]_0\(9),
      O => \j_fu_94_reg[10]\(10)
    );
\j_fu_94[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \ap_CS_fsm[7]_i_4_n_5\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I2 => CO(0),
      O => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_217_ap_start_reg_reg\
    );
\j_fu_94[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFDFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(6),
      I1 => \j_fu_94[7]_i_2_n_5\,
      I2 => \j_fu_94_reg[10]_0\(5),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_94_reg[10]_0\(7),
      O => \j_fu_94[10]_i_6_n_5\
    );
\j_fu_94[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(1),
      I1 => ap_loop_init_int,
      I2 => \j_fu_94_reg[10]_0\(0),
      O => \j_fu_94_reg[10]\(1)
    );
\j_fu_94[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1222"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(2),
      I1 => ap_loop_init_int,
      I2 => \j_fu_94_reg[10]_0\(1),
      I3 => \j_fu_94_reg[10]_0\(0),
      O => \j_fu_94_reg[10]\(2)
    );
\j_fu_94[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(3),
      I1 => \j_fu_94_reg[10]_0\(0),
      I2 => \j_fu_94_reg[10]_0\(1),
      I3 => ap_loop_init_int,
      I4 => \j_fu_94_reg[10]_0\(2),
      O => \j_fu_94_reg[10]\(3)
    );
\j_fu_94[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(4),
      I1 => \j_fu_94_reg[10]_0\(3),
      I2 => \j_fu_94_reg[10]_0\(2),
      I3 => \j_fu_94[4]_i_2_n_5\,
      I4 => \j_fu_94_reg[10]_0\(1),
      I5 => \j_fu_94_reg[10]_0\(0),
      O => \j_fu_94_reg[10]\(4)
    );
\j_fu_94[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \j_fu_94[4]_i_2_n_5\
    );
\j_fu_94[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44B4"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_94_reg[10]_0\(5),
      I2 => \j_fu_94_reg[10]_0\(4),
      I3 => \j_fu_94[6]_i_2_n_5\,
      O => \j_fu_94_reg[10]\(5)
    );
\j_fu_94[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(6),
      I1 => \j_fu_94_reg[10]_0\(5),
      I2 => ap_loop_init_int,
      I3 => \j_fu_94[6]_i_2_n_5\,
      I4 => \j_fu_94_reg[10]_0\(4),
      O => \j_fu_94_reg[10]\(6)
    );
\j_fu_94[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(0),
      I1 => \j_fu_94_reg[10]_0\(1),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_94_reg[10]_0\(2),
      I5 => \j_fu_94_reg[10]_0\(3),
      O => \j_fu_94[6]_i_2_n_5\
    );
\j_fu_94[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A600AA"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(7),
      I1 => \j_fu_94_reg[10]_0\(6),
      I2 => \j_fu_94[7]_i_2_n_5\,
      I3 => ap_loop_init_int,
      I4 => \j_fu_94_reg[10]_0\(5),
      O => \j_fu_94_reg[10]\(7)
    );
\j_fu_94[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(3),
      I1 => \j_fu_94_reg[10]_0\(2),
      I2 => \j_fu_94[4]_i_2_n_5\,
      I3 => \j_fu_94_reg[10]_0\(1),
      I4 => \j_fu_94_reg[10]_0\(0),
      I5 => \j_fu_94_reg[10]_0\(4),
      O => \j_fu_94[7]_i_2_n_5\
    );
\j_fu_94[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"43"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_94[10]_i_6_n_5\,
      I2 => \j_fu_94_reg[10]_0\(8),
      O => \j_fu_94_reg[10]\(8)
    );
\j_fu_94[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_94_reg[10]_0\(9),
      I2 => \j_fu_94[10]_i_6_n_5\,
      I3 => \j_fu_94_reg[10]_0\(8),
      O => \j_fu_94_reg[10]\(9)
    );
\mOutPtr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAAAAAAAAAA"
    )
        port map (
      I0 => internal_empty_n_reg,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_217_ap_start_reg_reg\,
      I3 => SrcYUV_full_n,
      I4 => \j_fu_94_reg[0]\,
      I5 => Q(2),
      O => \B_V_data_1_state_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_60 is
  port (
    ap_done_cache : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_60 : entity is "bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_60 is
begin
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_61 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \eol_0_lcssa_reg_185_reg[0]\ : out STD_LOGIC;
    \axi_last_V_4_reg_99_reg[0]\ : out STD_LOGIC;
    \axi_last_2_lcssa_reg_174_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    eol_1_reg_110 : in STD_LOGIC;
    eol_0_lcssa_reg_185 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    axi_last_2_lcssa_reg_174 : in STD_LOGIC;
    axi_last_V_4_loc_fu_104 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_61 : entity is "bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_61 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_5\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_5\ : STD_LOGIC;
  signal \axi_data_V_14_fu_96[23]_i_3_n_5\ : STD_LOGIC;
  signal \axi_last_V_4_loc_fu_104[0]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_V_14_fu_96[23]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_data_V_14_fu_96[23]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_last_V_4_loc_fu_104[0]_i_2\ : label is "soft_lutpair1";
begin
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => eol_1_reg_110,
      I1 => ap_loop_init_int,
      I2 => eol_0_lcssa_reg_185,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      I4 => s_axis_video_TVALID_int_regslice,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => Q(2),
      I1 => ap_done_cache,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      I3 => eol_1_reg_110,
      I4 => ap_loop_init_int,
      I5 => eol_0_lcssa_reg_185,
      O => D(1)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => ap_done_reg1,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      I4 => ap_done_cache,
      O => D(0)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => eol_1_reg_110,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      I3 => eol_0_lcssa_reg_185,
      O => ap_done_reg1
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => eol_1_reg_110,
      I1 => ap_loop_init_int,
      I2 => eol_0_lcssa_reg_185,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5557F7FF555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      I3 => eol_1_reg_110,
      I4 => ap_loop_init_int,
      I5 => eol_0_lcssa_reg_185,
      O => \ap_loop_init_int_i_1__0_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_V_14_fu_96[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F880F000F00"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      I1 => Q(0),
      I2 => \axi_data_V_14_fu_96[23]_i_3_n_5\,
      I3 => ap_done_reg1,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      I5 => s_axis_video_TVALID_int_regslice,
      O => E(0)
    );
\axi_data_V_14_fu_96[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => eol_1_reg_110,
      I2 => Q(2),
      O => \axi_data_V_14_fu_96[23]_i_3_n_5\
    );
\axi_data_V_14_fu_96[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => eol_0_lcssa_reg_185,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      I2 => Q(2),
      I3 => ap_loop_init_int,
      O => \eol_0_lcssa_reg_185_reg[0]\
    );
\axi_last_V_4_loc_fu_104[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => axi_last_2_lcssa_reg_174,
      I1 => \axi_last_V_4_loc_fu_104[0]_i_2_n_5\,
      I2 => eol_1_reg_110,
      I3 => ap_done_reg1,
      I4 => Q(2),
      I5 => axi_last_V_4_loc_fu_104,
      O => \axi_last_2_lcssa_reg_174_reg[0]\
    );
\axi_last_V_4_loc_fu_104[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \axi_last_V_4_loc_fu_104[0]_i_2_n_5\
    );
\axi_last_V_4_reg_99[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEAECCCCCCCCCCCC"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => eol_1_reg_110,
      I2 => ap_loop_init_int,
      I3 => eol_0_lcssa_reg_185,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      I5 => s_axis_video_TVALID_int_regslice,
      O => \axi_last_V_4_reg_99_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAABAFA"
    )
        port map (
      I0 => Q(1),
      I1 => eol_0_lcssa_reg_185,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => eol_1_reg_110,
      O => \ap_CS_fsm_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    FiltCoeff_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \PixArrayVal_val_V_32_reg_370_reg[7]\ : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_715 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^filtcoeff_ce0\ : STD_LOGIC;
  signal ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  E(0) <= \^e\(0);
  FiltCoeff_ce0 <= \^filtcoeff_ce0\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_ce0\,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      O => \^filtcoeff_ce0\
    );
\p_reg_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_1(7),
      O => ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4(7)
    );
\p_reg_reg_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_1(6),
      O => ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4(6)
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_1(5),
      O => ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4(5)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_1(4),
      O => ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4(4)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_1(3),
      O => ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4(3)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_1(2),
      O => ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4(2)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_1(1),
      O => ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4(1)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_1(0),
      O => ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4(0)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \PixArrayVal_val_V_32_reg_370_reg[7]\,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_40 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    FiltCoeff_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_715 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_40 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_40 is
  signal ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_ce0,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(7),
      O => ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4(7)
    );
\p_reg_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(6),
      O => ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4(6)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(5),
      O => ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4(5)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(4),
      O => ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4(4)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(3),
      O => ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4(3)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(2),
      O => ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4(2)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(1),
      O => ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4(1)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(0),
      O => ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_41 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    FiltCoeff_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_715 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_41 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_41 is
  signal ap_phi_mux_PixArray_val_V_phi_fu_401_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => ap_phi_mux_PixArray_val_V_phi_fu_401_p4(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_ce0,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(7),
      O => ap_phi_mux_PixArray_val_V_phi_fu_401_p4(7)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(6),
      O => ap_phi_mux_PixArray_val_V_phi_fu_401_p4(6)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(5),
      O => ap_phi_mux_PixArray_val_V_phi_fu_401_p4(5)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(4),
      O => ap_phi_mux_PixArray_val_V_phi_fu_401_p4(4)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(3),
      O => ap_phi_mux_PixArray_val_V_phi_fu_401_p4(3)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(2),
      O => ap_phi_mux_PixArray_val_V_phi_fu_401_p4(2)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(1),
      O => ap_phi_mux_PixArray_val_V_phi_fu_401_p4(1)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => brmerge_reg_715,
      I2 => p_reg_reg_0(0),
      O => ap_phi_mux_PixArray_val_V_phi_fu_401_p4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    FiltCoeff_1_ce0 : out STD_LOGIC;
    sum_18_reg_15820 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC;
    OutputWriteEn_1_reg_720 : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    icmp_ln252_reg_1317_pp0_iter5_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^filtcoeff_1_ce0\ : STD_LOGIC;
  signal \^sum_18_reg_15820\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  E(0) <= \^e\(0);
  FiltCoeff_1_ce0 <= \^filtcoeff_1_ce0\;
  sum_18_reg_15820 <= \^sum_18_reg_15820\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(23),
      C(46) => p_reg_reg_1(23),
      C(45) => p_reg_reg_1(23),
      C(44) => p_reg_reg_1(23),
      C(43) => p_reg_reg_1(23),
      C(42) => p_reg_reg_1(23),
      C(41) => p_reg_reg_1(23),
      C(40) => p_reg_reg_1(23),
      C(39) => p_reg_reg_1(23),
      C(38) => p_reg_reg_1(23),
      C(37) => p_reg_reg_1(23),
      C(36) => p_reg_reg_1(23),
      C(35) => p_reg_reg_1(23),
      C(34) => p_reg_reg_1(23),
      C(33) => p_reg_reg_1(23),
      C(32) => p_reg_reg_1(23),
      C(31) => p_reg_reg_1(23),
      C(30) => p_reg_reg_1(23),
      C(29) => p_reg_reg_1(23),
      C(28) => p_reg_reg_1(23),
      C(27) => p_reg_reg_1(23),
      C(26) => p_reg_reg_1(23),
      C(25) => p_reg_reg_1(23),
      C(24) => p_reg_reg_1(23),
      C(23 downto 0) => p_reg_reg_1(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^e\(0),
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_1_ce0\,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => \^sum_18_reg_15820\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => p_reg_reg_3,
      O => \^e\(0)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_reg_reg_2(1),
      I2 => p_reg_reg_2(0),
      I3 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      O => \^filtcoeff_1_ce0\
    );
p_reg_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => p_reg_reg_3,
      I1 => OutputWriteEn_1_reg_720,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => icmp_ln252_reg_1317_pp0_iter5_reg,
      O => \^sum_18_reg_15820\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_38 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    FiltCoeff_1_ce0 : in STD_LOGIC;
    sum_18_reg_15820 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_38 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_38 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(23),
      C(46) => p_reg_reg_1(23),
      C(45) => p_reg_reg_1(23),
      C(44) => p_reg_reg_1(23),
      C(43) => p_reg_reg_1(23),
      C(42) => p_reg_reg_1(23),
      C(41) => p_reg_reg_1(23),
      C(40) => p_reg_reg_1(23),
      C(39) => p_reg_reg_1(23),
      C(38) => p_reg_reg_1(23),
      C(37) => p_reg_reg_1(23),
      C(36) => p_reg_reg_1(23),
      C(35) => p_reg_reg_1(23),
      C(34) => p_reg_reg_1(23),
      C(33) => p_reg_reg_1(23),
      C(32) => p_reg_reg_1(23),
      C(31) => p_reg_reg_1(23),
      C(30) => p_reg_reg_1(23),
      C(29) => p_reg_reg_1(23),
      C(28) => p_reg_reg_1(23),
      C(27) => p_reg_reg_1(23),
      C(26) => p_reg_reg_1(23),
      C(25) => p_reg_reg_1(23),
      C(24) => p_reg_reg_1(23),
      C(23 downto 0) => p_reg_reg_1(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_1_ce0,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => sum_18_reg_15820,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_39 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    FiltCoeff_1_ce0 : in STD_LOGIC;
    sum_18_reg_15820 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_39 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_39 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(23),
      C(46) => p_reg_reg_1(23),
      C(45) => p_reg_reg_1(23),
      C(44) => p_reg_reg_1(23),
      C(43) => p_reg_reg_1(23),
      C(42) => p_reg_reg_1(23),
      C(41) => p_reg_reg_1(23),
      C(40) => p_reg_reg_1(23),
      C(39) => p_reg_reg_1(23),
      C(38) => p_reg_reg_1(23),
      C(37) => p_reg_reg_1(23),
      C(36) => p_reg_reg_1(23),
      C(35) => p_reg_reg_1(23),
      C(34) => p_reg_reg_1(23),
      C(33) => p_reg_reg_1(23),
      C(32) => p_reg_reg_1(23),
      C(31) => p_reg_reg_1(23),
      C(30) => p_reg_reg_1(23),
      C(29) => p_reg_reg_1(23),
      C(28) => p_reg_reg_1(23),
      C(27) => p_reg_reg_1(23),
      C(26) => p_reg_reg_1(23),
      C(25) => p_reg_reg_1(23),
      C(24) => p_reg_reg_1(23),
      C(23 downto 0) => p_reg_reg_1(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_1_ce0,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => sum_18_reg_15820,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    sum_19_reg_16390 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    OutputWriteEn_1_reg_720 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    icmp_ln252_reg_1317_pp0_iter7_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2 is
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^sum_19_reg_16390\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  sum_19_reg_16390 <= \^sum_19_reg_16390\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(24),
      C(46) => p_reg_reg_1(24),
      C(45) => p_reg_reg_1(24),
      C(44) => p_reg_reg_1(24),
      C(43) => p_reg_reg_1(24),
      C(42) => p_reg_reg_1(24),
      C(41) => p_reg_reg_1(24),
      C(40) => p_reg_reg_1(24),
      C(39) => p_reg_reg_1(24),
      C(38) => p_reg_reg_1(24),
      C(37) => p_reg_reg_1(24),
      C(36) => p_reg_reg_1(24),
      C(35) => p_reg_reg_1(24),
      C(34) => p_reg_reg_1(24),
      C(33) => p_reg_reg_1(24),
      C(32) => p_reg_reg_1(24),
      C(31) => p_reg_reg_1(24),
      C(30) => p_reg_reg_1(24),
      C(29) => p_reg_reg_1(24),
      C(28) => p_reg_reg_1(24),
      C(27) => p_reg_reg_1(24),
      C(26) => p_reg_reg_1(24),
      C(25) => p_reg_reg_1(24),
      C(24 downto 0) => p_reg_reg_1(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_cs_fsm_reg[1]\,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => \^sum_19_reg_16390\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F880088"
    )
        port map (
      I0 => p_reg_reg_2(0),
      I1 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      I2 => p_reg_reg_3,
      I3 => p_reg_reg_2(1),
      I4 => ap_enable_reg_pp0_iter6,
      O => \^ap_cs_fsm_reg[1]\
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => p_reg_reg_3,
      I1 => OutputWriteEn_1_reg_720,
      I2 => ap_enable_reg_pp0_iter8,
      I3 => icmp_ln252_reg_1317_pp0_iter7_reg,
      O => \^sum_19_reg_16390\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_36 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    sum_19_reg_16390 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_36 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_36 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(24),
      C(46) => p_reg_reg_2(24),
      C(45) => p_reg_reg_2(24),
      C(44) => p_reg_reg_2(24),
      C(43) => p_reg_reg_2(24),
      C(42) => p_reg_reg_2(24),
      C(41) => p_reg_reg_2(24),
      C(40) => p_reg_reg_2(24),
      C(39) => p_reg_reg_2(24),
      C(38) => p_reg_reg_2(24),
      C(37) => p_reg_reg_2(24),
      C(36) => p_reg_reg_2(24),
      C(35) => p_reg_reg_2(24),
      C(34) => p_reg_reg_2(24),
      C(33) => p_reg_reg_2(24),
      C(32) => p_reg_reg_2(24),
      C(31) => p_reg_reg_2(24),
      C(30) => p_reg_reg_2(24),
      C(29) => p_reg_reg_2(24),
      C(28) => p_reg_reg_2(24),
      C(27) => p_reg_reg_2(24),
      C(26) => p_reg_reg_2(24),
      C(25) => p_reg_reg_2(24),
      C(24 downto 0) => p_reg_reg_2(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => sum_19_reg_16390,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    sum_19_reg_16390 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_37 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_37 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(24),
      C(46) => p_reg_reg_2(24),
      C(45) => p_reg_reg_2(24),
      C(44) => p_reg_reg_2(24),
      C(43) => p_reg_reg_2(24),
      C(42) => p_reg_reg_2(24),
      C(41) => p_reg_reg_2(24),
      C(40) => p_reg_reg_2(24),
      C(39) => p_reg_reg_2(24),
      C(38) => p_reg_reg_2(24),
      C(37) => p_reg_reg_2(24),
      C(36) => p_reg_reg_2(24),
      C(35) => p_reg_reg_2(24),
      C(34) => p_reg_reg_2(24),
      C(33) => p_reg_reg_2(24),
      C(32) => p_reg_reg_2(24),
      C(31) => p_reg_reg_2(24),
      C(30) => p_reg_reg_2(24),
      C(29) => p_reg_reg_2(24),
      C(28) => p_reg_reg_2(24),
      C(27) => p_reg_reg_2(24),
      C(26) => p_reg_reg_2(24),
      C(25) => p_reg_reg_2(24),
      C(24 downto 0) => p_reg_reg_2(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => sum_19_reg_16390,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    sum_20_reg_16960 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    OutputWriteEn_1_reg_720 : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    icmp_ln252_reg_1317_pp0_iter9_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3 is
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^sum_20_reg_16960\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  sum_20_reg_16960 <= \^sum_20_reg_16960\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(25),
      C(46) => p_reg_reg_1(25),
      C(45) => p_reg_reg_1(25),
      C(44) => p_reg_reg_1(25),
      C(43) => p_reg_reg_1(25),
      C(42) => p_reg_reg_1(25),
      C(41) => p_reg_reg_1(25),
      C(40) => p_reg_reg_1(25),
      C(39) => p_reg_reg_1(25),
      C(38) => p_reg_reg_1(25),
      C(37) => p_reg_reg_1(25),
      C(36) => p_reg_reg_1(25),
      C(35) => p_reg_reg_1(25),
      C(34) => p_reg_reg_1(25),
      C(33) => p_reg_reg_1(25),
      C(32) => p_reg_reg_1(25),
      C(31) => p_reg_reg_1(25),
      C(30) => p_reg_reg_1(25),
      C(29) => p_reg_reg_1(25),
      C(28) => p_reg_reg_1(25),
      C(27) => p_reg_reg_1(25),
      C(26) => p_reg_reg_1(25),
      C(25 downto 0) => p_reg_reg_1(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_cs_fsm_reg[1]\,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => \^sum_20_reg_16960\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F880088"
    )
        port map (
      I0 => Q(0),
      I1 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      I2 => p_reg_reg_2,
      I3 => Q(1),
      I4 => ap_enable_reg_pp0_iter8,
      O => \^ap_cs_fsm_reg[1]\
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => p_reg_reg_2,
      I1 => OutputWriteEn_1_reg_720,
      I2 => ap_enable_reg_pp0_iter10,
      I3 => icmp_ln252_reg_1317_pp0_iter9_reg,
      O => \^sum_20_reg_16960\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_34 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    sum_20_reg_16960 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_34 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_34 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(25),
      C(46) => p_reg_reg_2(25),
      C(45) => p_reg_reg_2(25),
      C(44) => p_reg_reg_2(25),
      C(43) => p_reg_reg_2(25),
      C(42) => p_reg_reg_2(25),
      C(41) => p_reg_reg_2(25),
      C(40) => p_reg_reg_2(25),
      C(39) => p_reg_reg_2(25),
      C(38) => p_reg_reg_2(25),
      C(37) => p_reg_reg_2(25),
      C(36) => p_reg_reg_2(25),
      C(35) => p_reg_reg_2(25),
      C(34) => p_reg_reg_2(25),
      C(33) => p_reg_reg_2(25),
      C(32) => p_reg_reg_2(25),
      C(31) => p_reg_reg_2(25),
      C(30) => p_reg_reg_2(25),
      C(29) => p_reg_reg_2(25),
      C(28) => p_reg_reg_2(25),
      C(27) => p_reg_reg_2(25),
      C(26) => p_reg_reg_2(25),
      C(25 downto 0) => p_reg_reg_2(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => sum_20_reg_16960,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_35 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    sum_20_reg_16960 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_35 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_35 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(25),
      C(46) => p_reg_reg_2(25),
      C(45) => p_reg_reg_2(25),
      C(44) => p_reg_reg_2(25),
      C(43) => p_reg_reg_2(25),
      C(42) => p_reg_reg_2(25),
      C(41) => p_reg_reg_2(25),
      C(40) => p_reg_reg_2(25),
      C(39) => p_reg_reg_2(25),
      C(38) => p_reg_reg_2(25),
      C(37) => p_reg_reg_2(25),
      C(36) => p_reg_reg_2(25),
      C(35) => p_reg_reg_2(25),
      C(34) => p_reg_reg_2(25),
      C(33) => p_reg_reg_2(25),
      C(32) => p_reg_reg_2(25),
      C(31) => p_reg_reg_2(25),
      C(30) => p_reg_reg_2(25),
      C(29) => p_reg_reg_2(25),
      C(28) => p_reg_reg_2(25),
      C(27) => p_reg_reg_2(25),
      C(26) => p_reg_reg_2(25),
      C(25 downto 0) => p_reg_reg_2(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => sum_20_reg_16960,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    sum_21_reg_17380 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    OutputWriteEn_1_reg_720 : in STD_LOGIC;
    ap_enable_reg_pp0_iter12 : in STD_LOGIC;
    icmp_ln252_reg_1317_pp0_iter11_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4 is
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^sum_21_reg_17380\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  sum_21_reg_17380 <= \^sum_21_reg_17380\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(25),
      C(46) => p_reg_reg_1(25),
      C(45) => p_reg_reg_1(25),
      C(44) => p_reg_reg_1(25),
      C(43) => p_reg_reg_1(25),
      C(42) => p_reg_reg_1(25),
      C(41) => p_reg_reg_1(25),
      C(40) => p_reg_reg_1(25),
      C(39) => p_reg_reg_1(25),
      C(38) => p_reg_reg_1(25),
      C(37) => p_reg_reg_1(25),
      C(36) => p_reg_reg_1(25),
      C(35) => p_reg_reg_1(25),
      C(34) => p_reg_reg_1(25),
      C(33) => p_reg_reg_1(25),
      C(32) => p_reg_reg_1(25),
      C(31) => p_reg_reg_1(25),
      C(30) => p_reg_reg_1(25),
      C(29) => p_reg_reg_1(25),
      C(28) => p_reg_reg_1(25),
      C(27) => p_reg_reg_1(25),
      C(26) => p_reg_reg_1(25),
      C(25 downto 0) => p_reg_reg_1(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_cs_fsm_reg[1]\,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => \^sum_21_reg_17380\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 0) => P(26 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F880088"
    )
        port map (
      I0 => Q(0),
      I1 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      I2 => p_reg_reg_2,
      I3 => Q(1),
      I4 => ap_enable_reg_pp0_iter10,
      O => \^ap_cs_fsm_reg[1]\
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => p_reg_reg_2,
      I1 => OutputWriteEn_1_reg_720,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => icmp_ln252_reg_1317_pp0_iter11_reg,
      O => \^sum_21_reg_17380\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_32 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    sum_21_reg_17380 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_32 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_32 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(25),
      C(46) => p_reg_reg_2(25),
      C(45) => p_reg_reg_2(25),
      C(44) => p_reg_reg_2(25),
      C(43) => p_reg_reg_2(25),
      C(42) => p_reg_reg_2(25),
      C(41) => p_reg_reg_2(25),
      C(40) => p_reg_reg_2(25),
      C(39) => p_reg_reg_2(25),
      C(38) => p_reg_reg_2(25),
      C(37) => p_reg_reg_2(25),
      C(36) => p_reg_reg_2(25),
      C(35) => p_reg_reg_2(25),
      C(34) => p_reg_reg_2(25),
      C(33) => p_reg_reg_2(25),
      C(32) => p_reg_reg_2(25),
      C(31) => p_reg_reg_2(25),
      C(30) => p_reg_reg_2(25),
      C(29) => p_reg_reg_2(25),
      C(28) => p_reg_reg_2(25),
      C(27) => p_reg_reg_2(25),
      C(26) => p_reg_reg_2(25),
      C(25 downto 0) => p_reg_reg_2(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => sum_21_reg_17380,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 0) => P(26 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_33 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    sum_21_reg_17380 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_33 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_33 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(25),
      C(46) => p_reg_reg_2(25),
      C(45) => p_reg_reg_2(25),
      C(44) => p_reg_reg_2(25),
      C(43) => p_reg_reg_2(25),
      C(42) => p_reg_reg_2(25),
      C(41) => p_reg_reg_2(25),
      C(40) => p_reg_reg_2(25),
      C(39) => p_reg_reg_2(25),
      C(38) => p_reg_reg_2(25),
      C(37) => p_reg_reg_2(25),
      C(36) => p_reg_reg_2(25),
      C(35) => p_reg_reg_2(25),
      C(34) => p_reg_reg_2(25),
      C(33) => p_reg_reg_2(25),
      C(32) => p_reg_reg_2(25),
      C(31) => p_reg_reg_2(25),
      C(30) => p_reg_reg_2(25),
      C(29) => p_reg_reg_2(25),
      C(28) => p_reg_reg_2(25),
      C(27) => p_reg_reg_2(25),
      C(26) => p_reg_reg_2(25),
      C(25 downto 0) => p_reg_reg_2(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => sum_21_reg_17380,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 0) => P(26 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_enable_reg_pp0_iter17_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter12_reg : out STD_LOGIC;
    sum_22_reg_17900 : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg_0 : out STD_LOGIC;
    p_reg_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_enable_reg_pp0_iter12 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter14 : in STD_LOGIC;
    OutputWriteEn_1_reg_720 : in STD_LOGIC;
    ap_enable_reg_pp0_iter17 : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    icmp_ln252_reg_1317 : in STD_LOGIC;
    brmerge_reg_715 : in STD_LOGIC;
    cmp119_reg_730 : in STD_LOGIC;
    \icmp_ln352_2_reg_1848_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^ap_enable_reg_pp0_iter12_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter17_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter17_reg_0\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal ram_reg_0_i_17_n_5 : STD_LOGIC;
  signal \^sum_22_reg_17900\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(14 downto 0) <= \^p\(14 downto 0);
  ap_enable_reg_pp0_iter12_reg <= \^ap_enable_reg_pp0_iter12_reg\;
  ap_enable_reg_pp0_iter17_reg <= \^ap_enable_reg_pp0_iter17_reg\;
  ap_enable_reg_pp0_iter17_reg_0 <= \^ap_enable_reg_pp0_iter17_reg_0\;
  sum_22_reg_17900 <= \^sum_22_reg_17900\;
\icmp_ln252_reg_1317[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter17_reg_0\,
      O => \^ap_enable_reg_pp0_iter17_reg\
    );
\icmp_ln352_2_reg_1848[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln352_2_reg_1848_reg[0]\,
      I1 => \^p\(14),
      O => p_reg_reg_0
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(26),
      C(46) => p_reg_reg_2(26),
      C(45) => p_reg_reg_2(26),
      C(44) => p_reg_reg_2(26),
      C(43) => p_reg_reg_2(26),
      C(42) => p_reg_reg_2(26),
      C(41) => p_reg_reg_2(26),
      C(40) => p_reg_reg_2(26),
      C(39) => p_reg_reg_2(26),
      C(38) => p_reg_reg_2(26),
      C(37) => p_reg_reg_2(26),
      C(36) => p_reg_reg_2(26),
      C(35) => p_reg_reg_2(26),
      C(34) => p_reg_reg_2(26),
      C(33) => p_reg_reg_2(26),
      C(32) => p_reg_reg_2(26),
      C(31) => p_reg_reg_2(26),
      C(30) => p_reg_reg_2(26),
      C(29) => p_reg_reg_2(26),
      C(28) => p_reg_reg_2(26),
      C(27) => p_reg_reg_2(26),
      C(26 downto 0) => p_reg_reg_2(26 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_enable_reg_pp0_iter17_reg\,
      CEA2 => \^ap_enable_reg_pp0_iter17_reg\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_enable_reg_pp0_iter12_reg\,
      CEB2 => \^ap_enable_reg_pp0_iter17_reg\,
      CEC => \^sum_22_reg_17900\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_enable_reg_pp0_iter17_reg\,
      CEP => \^ap_enable_reg_pp0_iter17_reg\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 12) => \^p\(14 downto 0),
      P(11) => p_reg_reg_n_99,
      P(10) => p_reg_reg_n_100,
      P(9) => p_reg_reg_n_101,
      P(8) => p_reg_reg_n_102,
      P(7) => p_reg_reg_n_103,
      P(6) => p_reg_reg_n_104,
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F202020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter12,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      O => \^ap_enable_reg_pp0_iter12_reg\
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter14,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => OutputWriteEn_1_reg_720,
      O => \^sum_22_reg_17900\
    );
ram_reg_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808FF0808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter17,
      I1 => OutputWriteEn_1_reg_720,
      I2 => OutYUV_full_n,
      I3 => ram_reg_0_i_17_n_5,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => SrcYUV_empty_n,
      O => \^ap_enable_reg_pp0_iter17_reg_0\
    );
ram_reg_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => icmp_ln252_reg_1317,
      I1 => brmerge_reg_715,
      I2 => cmp119_reg_730,
      O => ram_reg_0_i_17_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_30 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_reg_reg_0 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    sum_22_reg_17900 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \icmp_ln352_1_reg_1832_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_30 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_30 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(14 downto 0) <= \^p\(14 downto 0);
\icmp_ln352_1_reg_1832[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln352_1_reg_1832_reg[0]\,
      I1 => \^p\(14),
      O => p_reg_reg_0
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_2(15),
      B(16) => p_reg_reg_2(15),
      B(15 downto 0) => p_reg_reg_2(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_3(26),
      C(46) => p_reg_reg_3(26),
      C(45) => p_reg_reg_3(26),
      C(44) => p_reg_reg_3(26),
      C(43) => p_reg_reg_3(26),
      C(42) => p_reg_reg_3(26),
      C(41) => p_reg_reg_3(26),
      C(40) => p_reg_reg_3(26),
      C(39) => p_reg_reg_3(26),
      C(38) => p_reg_reg_3(26),
      C(37) => p_reg_reg_3(26),
      C(36) => p_reg_reg_3(26),
      C(35) => p_reg_reg_3(26),
      C(34) => p_reg_reg_3(26),
      C(33) => p_reg_reg_3(26),
      C(32) => p_reg_reg_3(26),
      C(31) => p_reg_reg_3(26),
      C(30) => p_reg_reg_3(26),
      C(29) => p_reg_reg_3(26),
      C(28) => p_reg_reg_3(26),
      C(27) => p_reg_reg_3(26),
      C(26 downto 0) => p_reg_reg_3(26 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_1,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => sum_22_reg_17900,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 12) => \^p\(14 downto 0),
      P(11) => p_reg_reg_n_99,
      P(10) => p_reg_reg_n_100,
      P(9) => p_reg_reg_n_101,
      P(8) => p_reg_reg_n_102,
      P(7) => p_reg_reg_n_103,
      P(6) => p_reg_reg_n_104,
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_31 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_reg_reg_0 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    sum_22_reg_17900 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \icmp_ln352_reg_1816_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_31 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_31 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(14 downto 0) <= \^p\(14 downto 0);
\icmp_ln352_reg_1816[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln352_reg_1816_reg[0]\,
      I1 => \^p\(14),
      O => p_reg_reg_0
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_2(15),
      B(16) => p_reg_reg_2(15),
      B(15 downto 0) => p_reg_reg_2(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_3(26),
      C(46) => p_reg_reg_3(26),
      C(45) => p_reg_reg_3(26),
      C(44) => p_reg_reg_3(26),
      C(43) => p_reg_reg_3(26),
      C(42) => p_reg_reg_3(26),
      C(41) => p_reg_reg_3(26),
      C(40) => p_reg_reg_3(26),
      C(39) => p_reg_reg_3(26),
      C(38) => p_reg_reg_3(26),
      C(37) => p_reg_reg_3(26),
      C(36) => p_reg_reg_3(26),
      C(35) => p_reg_reg_3(26),
      C(34) => p_reg_reg_3(26),
      C(33) => p_reg_reg_3(26),
      C(32) => p_reg_reg_3(26),
      C(31) => p_reg_reg_3(26),
      C(30) => p_reg_reg_3(26),
      C(29) => p_reg_reg_3(26),
      C(28) => p_reg_reg_3(26),
      C(27) => p_reg_reg_3(26),
      C(26 downto 0) => p_reg_reg_3(26 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_1,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => sum_22_reg_17900,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 12) => \^p\(14 downto 0),
      P(11) => p_reg_reg_n_99,
      P(10) => p_reg_reg_n_100,
      P(9) => p_reg_reg_n_101,
      P(8) => p_reg_reg_n_102,
      P(7) => p_reg_reg_n_103,
      P(6) => p_reg_reg_n_104,
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_read_reg_22_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \cmp20244_reg_227_reg[0]\ : out STD_LOGIC;
    \cmp20244_reg_227_reg[0]_0\ : in STD_LOGIC;
    \cmp20244_reg_227_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_44 : entity is "bd_3a92_vsc_0_reg_unsigned_short_s";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_44 is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \cmp20244_reg_227[0]_i_2_n_5\ : STD_LOGIC;
  signal \sub_reg_222[11]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sub_reg_222[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sub_reg_222[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sub_reg_222[3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sub_reg_222[4]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sub_reg_222[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sub_reg_222[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sub_reg_222[8]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sub_reg_222[9]_i_1\ : label is "soft_lutpair117";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\cmp20244_reg_227[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \cmp20244_reg_227_reg[0]_0\,
      I1 => \cmp20244_reg_227[0]_i_2_n_5\,
      I2 => \cmp20244_reg_227_reg[0]_1\(0),
      O => \cmp20244_reg_227_reg[0]\
    );
\cmp20244_reg_227[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \sub_reg_222[11]_i_2_n_5\,
      I4 => \^q\(7),
      I5 => \^q\(9),
      O => \cmp20244_reg_227[0]_i_2_n_5\
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\sub_reg_222[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => D(0)
    );
\sub_reg_222[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \sub_reg_222[11]_i_2_n_5\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => D(10)
    );
\sub_reg_222[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \sub_reg_222[11]_i_2_n_5\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => D(11)
    );
\sub_reg_222[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \sub_reg_222[11]_i_2_n_5\
    );
\sub_reg_222[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => D(1)
    );
\sub_reg_222[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => D(2)
    );
\sub_reg_222[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => D(3)
    );
\sub_reg_222[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => D(4)
    );
\sub_reg_222[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => D(5)
    );
\sub_reg_222[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_reg_222[11]_i_2_n_5\,
      I1 => \^q\(6),
      O => D(6)
    );
\sub_reg_222[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(6),
      I1 => \sub_reg_222[11]_i_2_n_5\,
      I2 => \^q\(7),
      O => D(7)
    );
\sub_reg_222[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(7),
      I1 => \sub_reg_222[11]_i_2_n_5\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      O => D(8)
    );
\sub_reg_222[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \sub_reg_222[11]_i_2_n_5\,
      I3 => \^q\(7),
      I4 => \^q\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_54 is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_read_reg_22_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_54 : entity is "bd_3a92_vsc_0_reg_unsigned_short_s";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_54 is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_55 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \d_read_reg_22_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp8748_reg_421_reg[0]\ : in STD_LOGIC;
    \d_read_reg_22_reg[10]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_55 : entity is "bd_3a92_vsc_0_reg_unsigned_short_s";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_55 is
  signal \cmp8748_reg_421[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp8748_reg_421[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp8748_reg_421[0]_i_4_n_5\ : STD_LOGIC;
  signal \^d_read_reg_22_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
  \d_read_reg_22_reg[10]_0\(10 downto 0) <= \^d_read_reg_22_reg[10]_0\(10 downto 0);
\cmp8748_reg_421[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => Q(0),
      I1 => \cmp8748_reg_421_reg[0]\,
      I2 => \cmp8748_reg_421[0]_i_2_n_5\,
      I3 => \cmp8748_reg_421[0]_i_3_n_5\,
      I4 => \cmp8748_reg_421[0]_i_4_n_5\,
      O => \ap_CS_fsm_reg[3]\
    );
\cmp8748_reg_421[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(10),
      I1 => \^d_read_reg_22_reg[10]_0\(4),
      I2 => Q(0),
      I3 => \^d_read_reg_22_reg[10]_0\(0),
      O => \cmp8748_reg_421[0]_i_2_n_5\
    );
\cmp8748_reg_421[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(7),
      I1 => \^d_read_reg_22_reg[10]_0\(6),
      I2 => \^d_read_reg_22_reg[10]_0\(1),
      I3 => \^d_read_reg_22_reg[10]_0\(5),
      O => \cmp8748_reg_421[0]_i_3_n_5\
    );
\cmp8748_reg_421[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(9),
      I1 => \^d_read_reg_22_reg[10]_0\(2),
      I2 => \^d_read_reg_22_reg[10]_0\(8),
      I3 => \^d_read_reg_22_reg[10]_0\(3),
      O => \cmp8748_reg_421[0]_i_4_n_5\
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(0),
      Q => \^d_read_reg_22_reg[10]_0\(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(10),
      Q => \^d_read_reg_22_reg[10]_0\(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(1),
      Q => \^d_read_reg_22_reg[10]_0\(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(2),
      Q => \^d_read_reg_22_reg[10]_0\(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(3),
      Q => \^d_read_reg_22_reg[10]_0\(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(4),
      Q => \^d_read_reg_22_reg[10]_0\(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(5),
      Q => \^d_read_reg_22_reg[10]_0\(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(6),
      Q => \^d_read_reg_22_reg[10]_0\(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(7),
      Q => \^d_read_reg_22_reg[10]_0\(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(8),
      Q => \^d_read_reg_22_reg[10]_0\(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(9),
      Q => \^d_read_reg_22_reg[10]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both is
  port (
    m_axis_video_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ColorMode_read_reg_207_reg[0]\ : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ColorMode_read : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_4_n_5\ : STD_LOGIC;
  signal \^m_axis_video_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[0]_INST_0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[10]_INST_0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[11]_INST_0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[12]_INST_0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[13]_INST_0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[14]_INST_0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[15]_INST_0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[16]_INST_0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[17]_INST_0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[18]_INST_0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[19]_INST_0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[1]_INST_0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[20]_INST_0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[21]_INST_0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[22]_INST_0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[23]_INST_0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[2]_INST_0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[3]_INST_0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[4]_INST_0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[5]_INST_0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[6]_INST_0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[7]_INST_0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[8]_INST_0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[9]_INST_0\ : label is "soft_lutpair126";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  m_axis_video_TREADY_int_regslice <= \^m_axis_video_tready_int_regslice\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_1\(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_1\(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state_reg[0]_1\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^m_axis_video_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFF44444444"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I1 => Q(0),
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tready_int_regslice\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF888888888888"
    )
        port map (
      I0 => CO(0),
      I1 => Q(1),
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tready_int_regslice\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => Q(2),
      O => D(1)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[23]_0\(0),
      I1 => \B_V_data_1_payload_A_reg[23]_0\(2),
      I2 => \B_V_data_1_payload_A_reg[23]_0\(5),
      I3 => \B_V_data_1_payload_A_reg[23]_0\(7),
      I4 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_4_n_5\,
      O => \ColorMode_read_reg_207_reg[0]\
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[23]_0\(3),
      I1 => \B_V_data_1_payload_A_reg[23]_0\(1),
      I2 => \B_V_data_1_payload_A_reg[23]_0\(6),
      I3 => \B_V_data_1_payload_A_reg[23]_0\(4),
      O => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_4_n_5\
    );
internal_empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2220000"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => m_axis_video_TREADY,
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      I5 => \mOutPtr_reg[0]\,
      O => \ap_CS_fsm_reg[5]\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A6A6A6AAAAAAAA"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => Q(2),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \^m_axis_video_tready_int_regslice\,
      I4 => m_axis_video_TREADY,
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => \ap_CS_fsm_reg[5]_0\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DDD"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => m_axis_video_TREADY,
      O => \ap_CS_fsm_reg[5]_1\
    );
\m_axis_video_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(0)
    );
\m_axis_video_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(10)
    );
\m_axis_video_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(11)
    );
\m_axis_video_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(12)
    );
\m_axis_video_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(13)
    );
\m_axis_video_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(14)
    );
\m_axis_video_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(15)
    );
\m_axis_video_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(16)
    );
\m_axis_video_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(17)
    );
\m_axis_video_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(18)
    );
\m_axis_video_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(19)
    );
\m_axis_video_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(1)
    );
\m_axis_video_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(20)
    );
\m_axis_video_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(21)
    );
\m_axis_video_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(22)
    );
\m_axis_video_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(23)
    );
\m_axis_video_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(2)
    );
\m_axis_video_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(3)
    );
\m_axis_video_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(4)
    );
\m_axis_video_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(5)
    );
\m_axis_video_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(6)
    );
\m_axis_video_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(7)
    );
\m_axis_video_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(8)
    );
\m_axis_video_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both_56 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    s_axis_video_TVALID_int_regslice : out STD_LOGIC;
    \axi_data_V_14_fu_96_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg : in STD_LOGIC;
    \axi_data_V_fu_98_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_V_fu_98_reg[0]\ : in STD_LOGIC;
    \axi_data_V_14_fu_96_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_V_14_fu_96_reg[0]\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both_56 : entity is "bd_3a92_vsc_0_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both_56 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_2_n_5 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^s_axis_video_tvalid_int_regslice\ : STD_LOGIC;
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  s_axis_video_TVALID_int_regslice <= \^s_axis_video_tvalid_int_regslice\;
\B_V_data_1_payload_A[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^s_axis_video_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^s_axis_video_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D1FFD1FF2E002E"
    )
        port map (
      I0 => B_V_data_1_sel_rd_i_2_n_5,
      I1 => Q(1),
      I2 => B_V_data_1_sel_rd_reg_0,
      I3 => Q(2),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      I5 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_5\
    );
B_V_data_1_sel_rd_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_axis_video_tvalid_int_regslice\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      O => B_V_data_1_sel_rd_i_2_n_5
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_5
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_5,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8F8D8D8D8F8F8F8"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => s_axis_video_TVALID,
      I2 => \^s_axis_video_tvalid_int_regslice\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      I4 => Q(2),
      I5 => \B_V_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__1_n_5\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5FFFFDFD5DFD5"
    )
        port map (
      I0 => \^s_axis_video_tvalid_int_regslice\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      I2 => Q(2),
      I3 => \B_V_data_1_state_reg[0]_0\,
      I4 => s_axis_video_TVALID,
      I5 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_5\,
      Q => \^s_axis_video_tvalid_int_regslice\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\axi_data_V_14_fu_96[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(0),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      O => D(0)
    );
\axi_data_V_14_fu_96[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(10),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      O => D(10)
    );
\axi_data_V_14_fu_96[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(11),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      O => D(11)
    );
\axi_data_V_14_fu_96[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(12),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      O => D(12)
    );
\axi_data_V_14_fu_96[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(13),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      O => D(13)
    );
\axi_data_V_14_fu_96[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(14),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      O => D(14)
    );
\axi_data_V_14_fu_96[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(15),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      O => D(15)
    );
\axi_data_V_14_fu_96[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(16),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      O => D(16)
    );
\axi_data_V_14_fu_96[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(17),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      O => D(17)
    );
\axi_data_V_14_fu_96[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(18),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      O => D(18)
    );
\axi_data_V_14_fu_96[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(19),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      O => D(19)
    );
\axi_data_V_14_fu_96[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(1),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      O => D(1)
    );
\axi_data_V_14_fu_96[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(20),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      O => D(20)
    );
\axi_data_V_14_fu_96[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(21),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      O => D(21)
    );
\axi_data_V_14_fu_96[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(22),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      O => D(22)
    );
\axi_data_V_14_fu_96[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(23),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      O => D(23)
    );
\axi_data_V_14_fu_96[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(2),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      O => D(2)
    );
\axi_data_V_14_fu_96[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(3),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      O => D(3)
    );
\axi_data_V_14_fu_96[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(4),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      O => D(4)
    );
\axi_data_V_14_fu_96[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(5),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      O => D(5)
    );
\axi_data_V_14_fu_96[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(6),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      O => D(6)
    );
\axi_data_V_14_fu_96[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(7),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      O => D(7)
    );
\axi_data_V_14_fu_96[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(8),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      O => D(8)
    );
\axi_data_V_14_fu_96[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_14_fu_96_reg[23]_0\(9),
      I1 => \axi_data_V_14_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      O => D(9)
    );
\axi_data_V_fu_98[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(0),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      O => \axi_data_V_14_fu_96_reg[23]\(0)
    );
\axi_data_V_fu_98[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(10),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      O => \axi_data_V_14_fu_96_reg[23]\(10)
    );
\axi_data_V_fu_98[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(11),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      O => \axi_data_V_14_fu_96_reg[23]\(11)
    );
\axi_data_V_fu_98[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(12),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      O => \axi_data_V_14_fu_96_reg[23]\(12)
    );
\axi_data_V_fu_98[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(13),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      O => \axi_data_V_14_fu_96_reg[23]\(13)
    );
\axi_data_V_fu_98[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(14),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      O => \axi_data_V_14_fu_96_reg[23]\(14)
    );
\axi_data_V_fu_98[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(15),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      O => \axi_data_V_14_fu_96_reg[23]\(15)
    );
\axi_data_V_fu_98[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(16),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      O => \axi_data_V_14_fu_96_reg[23]\(16)
    );
\axi_data_V_fu_98[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(17),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      O => \axi_data_V_14_fu_96_reg[23]\(17)
    );
\axi_data_V_fu_98[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(18),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      O => \axi_data_V_14_fu_96_reg[23]\(18)
    );
\axi_data_V_fu_98[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(19),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      O => \axi_data_V_14_fu_96_reg[23]\(19)
    );
\axi_data_V_fu_98[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(1),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      O => \axi_data_V_14_fu_96_reg[23]\(1)
    );
\axi_data_V_fu_98[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(20),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      O => \axi_data_V_14_fu_96_reg[23]\(20)
    );
\axi_data_V_fu_98[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(21),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      O => \axi_data_V_14_fu_96_reg[23]\(21)
    );
\axi_data_V_fu_98[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(22),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      O => \axi_data_V_14_fu_96_reg[23]\(22)
    );
\axi_data_V_fu_98[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(23),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      O => \axi_data_V_14_fu_96_reg[23]\(23)
    );
\axi_data_V_fu_98[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(2),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      O => \axi_data_V_14_fu_96_reg[23]\(2)
    );
\axi_data_V_fu_98[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(3),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      O => \axi_data_V_14_fu_96_reg[23]\(3)
    );
\axi_data_V_fu_98[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(4),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      O => \axi_data_V_14_fu_96_reg[23]\(4)
    );
\axi_data_V_fu_98[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(5),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      O => \axi_data_V_14_fu_96_reg[23]\(5)
    );
\axi_data_V_fu_98[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(6),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      O => \axi_data_V_14_fu_96_reg[23]\(6)
    );
\axi_data_V_fu_98[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(7),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      O => \axi_data_V_14_fu_96_reg[23]\(7)
    );
\axi_data_V_fu_98[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(8),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      O => \axi_data_V_14_fu_96_reg[23]\(8)
    );
\axi_data_V_fu_98[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg[23]\(9),
      I1 => \axi_data_V_fu_98_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      O => \axi_data_V_14_fu_96_reg[23]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    tmp_last_V_reg_386_pp0_iter1_reg : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1\ : entity is "bd_3a92_vsc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \m_axis_video_TLAST[0]_INST_0\ : label is "soft_lutpair134";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => tmp_last_V_reg_386_pp0_iter1_reg,
      I1 => \^b_v_data_1_sel_wr\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => tmp_last_V_reg_386_pp0_iter1_reg,
      I1 => \^b_v_data_1_sel_wr\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state_reg[0]_1\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\m_axis_video_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_45\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_45\ : entity is "bd_3a92_vsc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_45\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \m_axis_video_TUSER[0]_INST_0\ : label is "soft_lutpair135";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \^b_v_data_1_sel_wr\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \^b_v_data_1_sel_wr\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state_reg[0]_1\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\m_axis_video_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_57\ is
  port (
    \axi_last_V_2_reg_154_reg[0]\ : out STD_LOGIC;
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    axi_last_V_2_reg_154 : in STD_LOGIC;
    \axi_last_V_fu_102_reg[0]\ : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_57\ : entity is "bd_3a92_vsc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_57\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_last_V_4_reg_99[0]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \axi_last_V_fu_102[0]_i_1\ : label is "soft_lutpair16";
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757F8A80"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      I2 => Q(0),
      I3 => B_V_data_1_sel_rd_reg_0,
      I4 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_5
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_5,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8F8D8D8D8F8F8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      I4 => Q(0),
      I5 => B_V_data_1_sel_rd_reg_0,
      O => \B_V_data_1_state[0]_i_1_n_5\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5FFFFDFD5DFD5"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      I2 => Q(0),
      I3 => B_V_data_1_sel_rd_reg_0,
      I4 => s_axis_video_TVALID,
      I5 => \B_V_data_1_state_reg_n_5_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\axi_last_V_4_reg_99[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => s_axis_video_TLAST_int_regslice
    );
\axi_last_V_fu_102[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_last_V_2_reg_154,
      I1 => \axi_last_V_fu_102_reg[0]\,
      I2 => B_V_data_1_payload_B,
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A,
      O => \axi_last_V_2_reg_154_reg[0]\
    );
\axi_last_V_fu_48[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      I4 => s_axis_video_TVALID_int_regslice,
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_58\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    HwReg_ColorMode_channel_empty_n : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_58\ : entity is "bd_3a92_vsc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_58\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_58\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  signal \grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197/ap_done_reg1\ : STD_LOGIC;
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757F8A80"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      I2 => Q(3),
      I3 => B_V_data_1_sel_rd_reg_0,
      I4 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8F8D8D8D8F8F8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      I4 => Q(3),
      I5 => B_V_data_1_sel_rd_reg_0,
      O => \B_V_data_1_state[0]_i_1__0_n_5\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5FFFFDFD5DFD5"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      I2 => Q(3),
      I3 => B_V_data_1_sel_rd_reg_0,
      I4 => s_axis_video_TVALID,
      I5 => \B_V_data_1_state_reg_n_5_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197/ap_done_reg1\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4F444444444"
    )
        port map (
      I0 => HwReg_ColorMode_channel_empty_n,
      I1 => Q(2),
      I2 => \grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197/ap_done_reg1\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800080"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      I2 => B_V_data_1_payload_A,
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B,
      O => \grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197/ap_done_reg1\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => B_V_data_1_payload_A,
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_B,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      I5 => ap_done_cache,
      O => \B_V_data_1_state_reg[0]_0\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFAAAAFFFFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_payload_B,
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      I5 => s_axis_video_TVALID_int_regslice,
      O => \ap_CS_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0 is
  port (
    start_for_AXIvideo2MultiPixStream_U0_full_n : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0 is
  signal \^axivideo2multipixstream_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \^start_for_axivideo2multipixstream_u0_full_n\ : STD_LOGIC;
begin
  AXIvideo2MultiPixStream_U0_ap_start <= \^axivideo2multipixstream_u0_ap_start\;
  start_for_AXIvideo2MultiPixStream_U0_full_n <= \^start_for_axivideo2multipixstream_u0_full_n\;
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => internal_empty_n_reg_0,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^axivideo2multipixstream_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__5_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_5\,
      Q => \^axivideo2multipixstream_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_axivideo2multipixstream_u0_full_n\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => \mOutPtr_reg_n_5_[1]\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__6_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_5\,
      Q => \^start_for_axivideo2multipixstream_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^axivideo2multipixstream_u0_ap_start\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555BFFF2AAA4000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => Q(0),
      I2 => \mOutPtr_reg[1]_1\,
      I3 => \^axivideo2multipixstream_u0_ap_start\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0 is
  port (
    start_for_MultiPixStream2AXIvideo_U0_full_n : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \mOutPtr_reg[2]_1\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    start_for_AXIvideo2MultiPixStream_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry4_proc_U0_ap_ready : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0 is
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_5\ : STD_LOGIC;
  signal internal_empty_n_i_2_n_5 : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_5\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \^start_for_multipixstream2axivideo_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair150";
begin
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  start_for_MultiPixStream2AXIvideo_U0_full_n <= \^start_for_multipixstream2axivideo_u0_full_n\;
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => Q(0),
      I2 => shiftReg_ce,
      O => D(0)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I1 => start_for_AXIvideo2MultiPixStream_U0_full_n,
      I2 => start_once_reg,
      I3 => ap_start,
      I4 => ap_sync_reg_Block_entry4_proc_U0_ap_ready,
      O => \^internal_full_n_reg_0\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => Q(0),
      I2 => int_ap_idle_reg,
      I3 => AXIvideo2MultiPixStream_U0_ap_start,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      I5 => int_ap_idle_reg_0(0),
      O => ap_idle
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => internal_empty_n_i_2_n_5,
      I1 => mOutPtr(2),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => \^multipixstream2axivideo_u0_ap_start\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__12_n_5\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => internal_empty_n_reg_0,
      O => internal_empty_n_i_2_n_5
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_5\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDDDFFD5DDD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I2 => \internal_full_n_i_2__3_n_5\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg[2]_1\,
      I5 => \^multipixstream2axivideo_u0_ap_start\,
      O => \internal_full_n_i_1__5_n_5\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      O => \internal_full_n_i_2__3_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_5\,
      Q => \^start_for_multipixstream2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E778188"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \mOutPtr_reg[2]_1\,
      I3 => \^multipixstream2axivideo_u0_ap_start\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFE7F7F80018080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => \mOutPtr_reg[2]_1\,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    FiltCoeff_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    FiltCoeff_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10 : entity is "bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    FiltCoeff_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11 : entity is "bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_12 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    FiltCoeff_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_12 : entity is "bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_12 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    FiltCoeff_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8 : entity is "bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    FiltCoeff_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9 : entity is "bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W is
  port (
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 46080;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 46080;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_1_0(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => d0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => d0(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => q1(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => q1(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1_0(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => d0(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => q1(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_13 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_13 : entity is "bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_13 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 46080;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/vscale_core_polyphase_U0/LineBuf_val_V_2_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 46080;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/vscale_core_polyphase_U0/LineBuf_val_V_2_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_1_0(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => ram_reg_1_1(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => ram_reg_1_1(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => q1(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => q1(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1_0(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => ram_reg_1_1(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => q1(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_14 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_14 : entity is "bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_14 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 46080;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/vscale_core_polyphase_U0/LineBuf_val_V_3_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 46080;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/vscale_core_polyphase_U0/LineBuf_val_V_3_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_1_0(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => ram_reg_1_1(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => ram_reg_1_1(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => q1(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => q1(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1_0(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => ram_reg_1_1(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => q1(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_15 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_15 : entity is "bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_15 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 46080;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/vscale_core_polyphase_U0/LineBuf_val_V_4_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 46080;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/vscale_core_polyphase_U0/LineBuf_val_V_4_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_1_0(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => ram_reg_1_1(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => ram_reg_1_1(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => q1(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => q1(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1_0(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => ram_reg_1_1(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => q1(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_16 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_16 : entity is "bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_16 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 46080;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 46080;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_1_0(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => ram_reg_1_1(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => ram_reg_1_1(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => q1(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => q1(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => E(0),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1_0(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => ram_reg_1_1(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => q1(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      REGCEAREGCE => '0',
      REGCEB => E(0),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_17 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    PixArrayVal_val_V_18_reg_13570 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_17 : entity is "bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_17 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 46080;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/vscale_core_polyphase_U0/LineBuf_val_V_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 46080;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/vscale_core_polyphase_U0/LineBuf_val_V_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => ram_reg_1_0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => ram_reg_1_0(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => q1(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => q1(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => PixArrayVal_val_V_18_reg_13570,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => ram_reg_1_0(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => q1(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce1,
      REGCEAREGCE => '0',
      REGCEB => PixArrayVal_val_V_18_reg_13570,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \eol_0_lcssa_reg_185_reg[0]\ : out STD_LOGIC;
    \axi_last_2_lcssa_reg_174_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    eol_0_lcssa_reg_185 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    axi_last_2_lcssa_reg_174 : in STD_LOGIC;
    axi_last_V_4_loc_fu_104 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  signal eol_1_reg_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
begin
\axi_last_V_4_reg_99_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => eol_1_reg_110,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_61
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_2_lcssa_reg_174 => axi_last_2_lcssa_reg_174,
      \axi_last_2_lcssa_reg_174_reg[0]\ => \axi_last_2_lcssa_reg_174_reg[0]\,
      axi_last_V_4_loc_fu_104 => axi_last_V_4_loc_fu_104,
      \axi_last_V_4_reg_99_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_10,
      eol_0_lcssa_reg_185 => eol_0_lcssa_reg_185,
      \eol_0_lcssa_reg_185_reg[0]\ => \eol_0_lcssa_reg_185_reg[0]\,
      eol_1_reg_110 => eol_1_reg_110,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  port (
    ap_done_cache : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out : out STD_LOGIC;
    \axi_last_V_4_loc_fu_104_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \axi_last_V_fu_48_reg[0]_0\ : in STD_LOGIC;
    axi_last_V_4_loc_fu_104 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HwReg_ColorMode_channel_empty_n : in STD_LOGIC;
    axi_last_V_2_reg_154 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  signal \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_197_axi_last_v_out\ : STD_LOGIC;
begin
  grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out <= \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_197_axi_last_v_out\;
\axi_last_V_2_reg_154[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAFAFAFACA0A0A0"
    )
        port map (
      I0 => axi_last_V_4_loc_fu_104,
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_197_axi_last_v_out\,
      I2 => Q(1),
      I3 => HwReg_ColorMode_channel_empty_n,
      I4 => Q(0),
      I5 => axi_last_V_2_reg_154,
      O => \axi_last_V_4_loc_fu_104_reg[0]\
    );
\axi_last_V_fu_48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_fu_48_reg[0]_0\,
      Q => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_197_axi_last_v_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_60
     port map (
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_rst_n_inv => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  port (
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    internal_empty_n4_out : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_last_V_2_reg_154_reg[0]\ : out STD_LOGIC;
    \axi_data_V_14_fu_96_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0 : out STD_LOGIC;
    \eol_0_lcssa_reg_185_reg[0]\ : out STD_LOGIC;
    \axi_last_V_fu_102_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg : in STD_LOGIC;
    SrcYUV_full_n : in STD_LOGIC;
    internal_empty_n_reg : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0 : in STD_LOGIC;
    ap_NS_fsm13_out : in STD_LOGIC;
    icmp_ln772_fu_221_p2_carry_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sof_fu_100 : in STD_LOGIC;
    axi_last_V_2_reg_154 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2 : in STD_LOGIC;
    \axi_data_2_lcssa_reg_164_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\ : in STD_LOGIC;
    eol_0_lcssa_reg_185 : in STD_LOGIC;
    \axi_data_V_fu_98_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \axi_data_V_fu_98_reg_n_5_[0]\ : STD_LOGIC;
  signal \axi_data_V_fu_98_reg_n_5_[1]\ : STD_LOGIC;
  signal \axi_data_V_fu_98_reg_n_5_[2]\ : STD_LOGIC;
  signal \axi_data_V_fu_98_reg_n_5_[3]\ : STD_LOGIC;
  signal \axi_data_V_fu_98_reg_n_5_[4]\ : STD_LOGIC;
  signal \axi_data_V_fu_98_reg_n_5_[5]\ : STD_LOGIC;
  signal \axi_data_V_fu_98_reg_n_5_[6]\ : STD_LOGIC;
  signal \axi_data_V_fu_98_reg_n_5_[7]\ : STD_LOGIC;
  signal axi_last_V_fu_1024_out : STD_LOGIC;
  signal \axi_last_V_fu_102_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out : STD_LOGIC;
  signal icmp_ln772_fu_221_p2 : STD_LOGIC;
  signal icmp_ln772_fu_221_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln772_fu_221_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln772_fu_221_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln772_reg_385_reg_n_5_[0]\ : STD_LOGIC;
  signal j_4_fu_227_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_94 : STD_LOGIC;
  signal \j_fu_94[10]_i_5_n_5\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[9]\ : STD_LOGIC;
  signal tmp_1_fu_296_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_s_fu_272_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln772_fu_221_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1\ : label is "soft_lutpair15";
begin
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_s_fu_272_p4(0),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => \axi_data_V_fu_98_reg_n_5_[0]\,
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg_n_5_[2]\,
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_1_fu_296_p4(2),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg_n_5_[3]\,
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_1_fu_296_p4(3),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg_n_5_[4]\,
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_1_fu_296_p4(4),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg_n_5_[5]\,
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_1_fu_296_p4(5),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg_n_5_[6]\,
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_1_fu_296_p4(6),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg_n_5_[7]\,
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_1_fu_296_p4(7),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_1_fu_296_p4(0),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_s_fu_272_p4(0),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_1_fu_296_p4(1),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_s_fu_272_p4(1),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_1_fu_296_p4(2),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_s_fu_272_p4(2),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_1_fu_296_p4(3),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_s_fu_272_p4(3),
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_s_fu_272_p4(1),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => \axi_data_V_fu_98_reg_n_5_[1]\,
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_1_fu_296_p4(4),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_s_fu_272_p4(4),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_1_fu_296_p4(5),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_s_fu_272_p4(5),
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_1_fu_296_p4(6),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_s_fu_272_p4(6),
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_1_fu_296_p4(7),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_s_fu_272_p4(7),
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_s_fu_272_p4(2),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => \axi_data_V_fu_98_reg_n_5_[2]\,
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_s_fu_272_p4(3),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => \axi_data_V_fu_98_reg_n_5_[3]\,
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_s_fu_272_p4(4),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => \axi_data_V_fu_98_reg_n_5_[4]\,
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_s_fu_272_p4(5),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => \axi_data_V_fu_98_reg_n_5_[5]\,
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_s_fu_272_p4(6),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => \axi_data_V_fu_98_reg_n_5_[6]\,
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_s_fu_272_p4(7),
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => \axi_data_V_fu_98_reg_n_5_[7]\,
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg_n_5_[0]\,
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_1_fu_296_p4(0),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \axi_data_V_fu_98_reg_n_5_[1]\,
      I1 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\,
      I3 => tmp_1_fu_296_p4(1),
      O => \in\(9)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_2_lcssa_reg_164[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(0),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => \axi_data_V_fu_98_reg_n_5_[0]\,
      O => \axi_data_V_14_fu_96_reg[23]\(0)
    );
\axi_data_2_lcssa_reg_164[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(10),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_1_fu_296_p4(2),
      O => \axi_data_V_14_fu_96_reg[23]\(10)
    );
\axi_data_2_lcssa_reg_164[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(11),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_1_fu_296_p4(3),
      O => \axi_data_V_14_fu_96_reg[23]\(11)
    );
\axi_data_2_lcssa_reg_164[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(12),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_1_fu_296_p4(4),
      O => \axi_data_V_14_fu_96_reg[23]\(12)
    );
\axi_data_2_lcssa_reg_164[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(13),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_1_fu_296_p4(5),
      O => \axi_data_V_14_fu_96_reg[23]\(13)
    );
\axi_data_2_lcssa_reg_164[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(14),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_1_fu_296_p4(6),
      O => \axi_data_V_14_fu_96_reg[23]\(14)
    );
\axi_data_2_lcssa_reg_164[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(15),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_1_fu_296_p4(7),
      O => \axi_data_V_14_fu_96_reg[23]\(15)
    );
\axi_data_2_lcssa_reg_164[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(16),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_s_fu_272_p4(0),
      O => \axi_data_V_14_fu_96_reg[23]\(16)
    );
\axi_data_2_lcssa_reg_164[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(17),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_s_fu_272_p4(1),
      O => \axi_data_V_14_fu_96_reg[23]\(17)
    );
\axi_data_2_lcssa_reg_164[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(18),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_s_fu_272_p4(2),
      O => \axi_data_V_14_fu_96_reg[23]\(18)
    );
\axi_data_2_lcssa_reg_164[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(19),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_s_fu_272_p4(3),
      O => \axi_data_V_14_fu_96_reg[23]\(19)
    );
\axi_data_2_lcssa_reg_164[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(1),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => \axi_data_V_fu_98_reg_n_5_[1]\,
      O => \axi_data_V_14_fu_96_reg[23]\(1)
    );
\axi_data_2_lcssa_reg_164[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(20),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_s_fu_272_p4(4),
      O => \axi_data_V_14_fu_96_reg[23]\(20)
    );
\axi_data_2_lcssa_reg_164[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(21),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_s_fu_272_p4(5),
      O => \axi_data_V_14_fu_96_reg[23]\(21)
    );
\axi_data_2_lcssa_reg_164[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(22),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_s_fu_272_p4(6),
      O => \axi_data_V_14_fu_96_reg[23]\(22)
    );
\axi_data_2_lcssa_reg_164[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(23),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_s_fu_272_p4(7),
      O => \axi_data_V_14_fu_96_reg[23]\(23)
    );
\axi_data_2_lcssa_reg_164[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(2),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => \axi_data_V_fu_98_reg_n_5_[2]\,
      O => \axi_data_V_14_fu_96_reg[23]\(2)
    );
\axi_data_2_lcssa_reg_164[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(3),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => \axi_data_V_fu_98_reg_n_5_[3]\,
      O => \axi_data_V_14_fu_96_reg[23]\(3)
    );
\axi_data_2_lcssa_reg_164[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(4),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => \axi_data_V_fu_98_reg_n_5_[4]\,
      O => \axi_data_V_14_fu_96_reg[23]\(4)
    );
\axi_data_2_lcssa_reg_164[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(5),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => \axi_data_V_fu_98_reg_n_5_[5]\,
      O => \axi_data_V_14_fu_96_reg[23]\(5)
    );
\axi_data_2_lcssa_reg_164[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(6),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => \axi_data_V_fu_98_reg_n_5_[6]\,
      O => \axi_data_V_14_fu_96_reg[23]\(6)
    );
\axi_data_2_lcssa_reg_164[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(7),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => \axi_data_V_fu_98_reg_n_5_[7]\,
      O => \axi_data_V_14_fu_96_reg[23]\(7)
    );
\axi_data_2_lcssa_reg_164[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(8),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_1_fu_296_p4(0),
      O => \axi_data_V_14_fu_96_reg[23]\(8)
    );
\axi_data_2_lcssa_reg_164[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_data_2_lcssa_reg_164_reg[23]\(9),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => tmp_1_fu_296_p4(1),
      O => \axi_data_V_14_fu_96_reg[23]\(9)
    );
\axi_data_V_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(0),
      Q => \axi_data_V_fu_98_reg_n_5_[0]\,
      R => '0'
    );
\axi_data_V_fu_98_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(10),
      Q => tmp_1_fu_296_p4(2),
      R => '0'
    );
\axi_data_V_fu_98_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(11),
      Q => tmp_1_fu_296_p4(3),
      R => '0'
    );
\axi_data_V_fu_98_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(12),
      Q => tmp_1_fu_296_p4(4),
      R => '0'
    );
\axi_data_V_fu_98_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(13),
      Q => tmp_1_fu_296_p4(5),
      R => '0'
    );
\axi_data_V_fu_98_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(14),
      Q => tmp_1_fu_296_p4(6),
      R => '0'
    );
\axi_data_V_fu_98_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(15),
      Q => tmp_1_fu_296_p4(7),
      R => '0'
    );
\axi_data_V_fu_98_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(16),
      Q => tmp_s_fu_272_p4(0),
      R => '0'
    );
\axi_data_V_fu_98_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(17),
      Q => tmp_s_fu_272_p4(1),
      R => '0'
    );
\axi_data_V_fu_98_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(18),
      Q => tmp_s_fu_272_p4(2),
      R => '0'
    );
\axi_data_V_fu_98_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(19),
      Q => tmp_s_fu_272_p4(3),
      R => '0'
    );
\axi_data_V_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(1),
      Q => \axi_data_V_fu_98_reg_n_5_[1]\,
      R => '0'
    );
\axi_data_V_fu_98_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(20),
      Q => tmp_s_fu_272_p4(4),
      R => '0'
    );
\axi_data_V_fu_98_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(21),
      Q => tmp_s_fu_272_p4(5),
      R => '0'
    );
\axi_data_V_fu_98_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(22),
      Q => tmp_s_fu_272_p4(6),
      R => '0'
    );
\axi_data_V_fu_98_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(23),
      Q => tmp_s_fu_272_p4(7),
      R => '0'
    );
\axi_data_V_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(2),
      Q => \axi_data_V_fu_98_reg_n_5_[2]\,
      R => '0'
    );
\axi_data_V_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(3),
      Q => \axi_data_V_fu_98_reg_n_5_[3]\,
      R => '0'
    );
\axi_data_V_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(4),
      Q => \axi_data_V_fu_98_reg_n_5_[4]\,
      R => '0'
    );
\axi_data_V_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(5),
      Q => \axi_data_V_fu_98_reg_n_5_[5]\,
      R => '0'
    );
\axi_data_V_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(6),
      Q => \axi_data_V_fu_98_reg_n_5_[6]\,
      R => '0'
    );
\axi_data_V_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(7),
      Q => \axi_data_V_fu_98_reg_n_5_[7]\,
      R => '0'
    );
\axi_data_V_fu_98_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(8),
      Q => tmp_1_fu_296_p4(0),
      R => '0'
    );
\axi_data_V_fu_98_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_data_V_fu_98_reg[23]_0\(9),
      Q => tmp_1_fu_296_p4(1),
      R => '0'
    );
\axi_last_2_lcssa_reg_174[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => axi_last_V_2_reg_154,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out,
      O => \axi_last_V_2_reg_154_reg[0]\
    );
\axi_last_V_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1024_out,
      D => \axi_last_V_fu_102_reg[0]_0\,
      Q => \axi_last_V_fu_102_reg_n_5_[0]\,
      R => '0'
    );
\eol_0_lcssa_reg_185[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAAAE2E2E2E2"
    )
        port map (
      I0 => eol_0_lcssa_reg_185,
      I1 => Q(3),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      I4 => Q(1),
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      O => \eol_0_lcssa_reg_185_reg[0]\
    );
\eol_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_59
     port map (
      \B_V_data_1_state_reg[0]\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]_0\,
      \B_V_data_1_state_reg[0]_1\ => flow_control_loop_pipe_sequential_init_U_n_35,
      CO(0) => icmp_ln772_fu_221_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_94,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_19,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_20,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      SrcYUV_full_n => SrcYUV_full_n,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]_0\,
      ap_NS_fsm13_out => ap_NS_fsm13_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_6,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_last_V_fu_102_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \eol_reg_181_reg[0]\ => \axi_last_V_fu_102_reg_n_5_[0]\,
      \eol_reg_181_reg[0]_0\ => \icmp_ln772_reg_385_reg_n_5_[0]\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out,
      icmp_ln772_fu_221_p2_carry(10 downto 0) => icmp_ln772_fu_221_p2_carry_0(10 downto 0),
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n_reg => internal_empty_n_reg,
      internal_empty_n_reg_0 => internal_empty_n_reg_0,
      internal_empty_n_reg_1(0) => internal_empty_n_reg_1(0),
      internal_full_n_reg(0) => axi_last_V_fu_1024_out,
      \j_fu_94_reg[0]\ => \j_fu_94[10]_i_5_n_5\,
      \j_fu_94_reg[10]\(10 downto 8) => j_4_fu_227_p2(10 downto 8),
      \j_fu_94_reg[10]\(7) => flow_control_loop_pipe_sequential_init_U_n_26,
      \j_fu_94_reg[10]\(6) => flow_control_loop_pipe_sequential_init_U_n_27,
      \j_fu_94_reg[10]\(5) => flow_control_loop_pipe_sequential_init_U_n_28,
      \j_fu_94_reg[10]\(4) => flow_control_loop_pipe_sequential_init_U_n_29,
      \j_fu_94_reg[10]\(3) => flow_control_loop_pipe_sequential_init_U_n_30,
      \j_fu_94_reg[10]\(2) => j_4_fu_227_p2(2),
      \j_fu_94_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_32,
      \j_fu_94_reg[10]\(0) => j_4_fu_227_p2(0),
      \j_fu_94_reg[10]_0\(10) => \j_fu_94_reg_n_5_[10]\,
      \j_fu_94_reg[10]_0\(9) => \j_fu_94_reg_n_5_[9]\,
      \j_fu_94_reg[10]_0\(8) => \j_fu_94_reg_n_5_[8]\,
      \j_fu_94_reg[10]_0\(7) => \j_fu_94_reg_n_5_[7]\,
      \j_fu_94_reg[10]_0\(6) => \j_fu_94_reg_n_5_[6]\,
      \j_fu_94_reg[10]_0\(5) => \j_fu_94_reg_n_5_[5]\,
      \j_fu_94_reg[10]_0\(4) => \j_fu_94_reg_n_5_[4]\,
      \j_fu_94_reg[10]_0\(3) => \j_fu_94_reg_n_5_[3]\,
      \j_fu_94_reg[10]_0\(2) => \j_fu_94_reg_n_5_[2]\,
      \j_fu_94_reg[10]_0\(1) => \j_fu_94_reg_n_5_[1]\,
      \j_fu_94_reg[10]_0\(0) => \j_fu_94_reg_n_5_[0]\,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      shiftReg_ce => shiftReg_ce,
      sof_fu_100 => sof_fu_100
    );
icmp_ln772_fu_221_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln772_fu_221_p2,
      CO(2) => icmp_ln772_fu_221_p2_carry_n_6,
      CO(1) => icmp_ln772_fu_221_p2_carry_n_7,
      CO(0) => icmp_ln772_fu_221_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln772_fu_221_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_19,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_20,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_22
    );
\icmp_ln772_reg_385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \icmp_ln772_reg_385_reg_n_5_[0]\,
      R => '0'
    );
\j_fu_94[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln772_reg_385_reg_n_5_[0]\,
      O => \j_fu_94[10]_i_5_n_5\
    );
\j_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(0),
      Q => \j_fu_94_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_94_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(10),
      Q => \j_fu_94_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \j_fu_94_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(2),
      Q => \j_fu_94_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \j_fu_94_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \j_fu_94_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \j_fu_94_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \j_fu_94_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \j_fu_94_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_94_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(8),
      Q => \j_fu_94_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_94_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(9),
      Q => \j_fu_94_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_CTRL_s_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \int_vfltCoeff_shift0_reg[0]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_0 : out STD_LOGIC;
    ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg : out STD_LOGIC;
    \int_Width_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \int_HeightIn_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_HeightOut_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_ColorMode_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Block_entry4_proc_U0_ColorMode_vcr_din : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg_0 : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    vscale_core_polyphase_U0_vfltCoeff_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_idle : in STD_LOGIC;
    \int_vfltCoeff_shift0_reg[0]_1\ : in STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_isr_reg[0]_0\ : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_HeightOut_c15_channel_empty_n : in STD_LOGIC;
    HwReg_Width_c13_empty_n : in STD_LOGIC;
    ap_sync_reg_Block_entry4_proc_U0_ap_ready : in STD_LOGIC;
    start_for_AXIvideo2MultiPixStream_U0_full_n : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_CTRL_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_CTRL_s_axi is
  signal HeightIn : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal HeightOut : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG[0][0]_i_2__0_n_5\ : STD_LOGIC;
  signal Width : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal auto_restart_status_i_1_n_5 : STD_LOGIC;
  signal auto_restart_status_reg_n_5 : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \int_ColorMode[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_ColorMode[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_ColorMode[2]_i_1_n_5\ : STD_LOGIC;
  signal \int_ColorMode[3]_i_1_n_5\ : STD_LOGIC;
  signal \int_ColorMode[4]_i_1_n_5\ : STD_LOGIC;
  signal \int_ColorMode[5]_i_1_n_5\ : STD_LOGIC;
  signal \int_ColorMode[6]_i_1_n_5\ : STD_LOGIC;
  signal \int_ColorMode[7]_i_1_n_5\ : STD_LOGIC;
  signal \int_ColorMode[7]_i_2_n_5\ : STD_LOGIC;
  signal \^int_colormode_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_HeightIn0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_HeightIn[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_HeightIn[15]_i_3_n_5\ : STD_LOGIC;
  signal \^int_heightin_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal int_HeightOut0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_HeightOut[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_heightout_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \int_LineRate[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[10]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[11]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[12]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[13]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[14]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[16]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[17]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[18]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[19]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[20]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[21]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[22]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[23]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[24]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[25]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[26]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[27]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[28]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[29]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[2]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[30]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[31]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[31]_i_2_n_5\ : STD_LOGIC;
  signal \int_LineRate[3]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[4]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[5]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[6]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[7]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[8]_i_1_n_5\ : STD_LOGIC;
  signal \int_LineRate[9]_i_1_n_5\ : STD_LOGIC;
  signal int_Width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_Width[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_width_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_5 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_2_n_5 : STD_LOGIC;
  signal int_gie_i_3_n_5 : STD_LOGIC;
  signal int_gie_i_4_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal int_ier : STD_LOGIC;
  signal \int_ier[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[1]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[0]_i_2_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_vfltCoeff_n_69 : STD_LOGIC;
  signal int_vfltCoeff_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_vfltCoeff_read : STD_LOGIC;
  signal int_vfltCoeff_read0 : STD_LOGIC;
  signal \^int_vfltcoeff_shift0_reg[0]_0\ : STD_LOGIC;
  signal int_vfltCoeff_write_i_1_n_5 : STD_LOGIC;
  signal int_vfltCoeff_write_i_2_n_5 : STD_LOGIC;
  signal int_vfltCoeff_write_reg_n_5 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_5_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_5\ : STD_LOGIC;
  signal task_ap_done : STD_LOGIC;
  signal \waddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[10]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[11]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[7]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[8]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[9]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_5\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_ColorMode[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_ColorMode[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_ColorMode[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_ColorMode[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_ColorMode[4]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_ColorMode[5]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_ColorMode[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_ColorMode[7]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_HeightIn[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_HeightIn[10]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_HeightIn[11]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_HeightIn[12]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_HeightIn[13]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_HeightIn[14]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_HeightIn[15]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_HeightIn[15]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_HeightIn[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_HeightIn[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_HeightIn[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_HeightIn[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_HeightIn[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_HeightIn[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_HeightIn[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_HeightIn[8]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_HeightIn[9]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_HeightOut[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_HeightOut[10]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_HeightOut[11]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_HeightOut[12]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_HeightOut[13]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_HeightOut[14]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_HeightOut[15]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_HeightOut[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_HeightOut[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_HeightOut[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_HeightOut[4]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_HeightOut[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_HeightOut[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_HeightOut[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_HeightOut[8]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_HeightOut[9]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_LineRate[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_LineRate[10]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_LineRate[11]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_LineRate[12]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_LineRate[13]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_LineRate[14]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_LineRate[15]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_LineRate[16]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_LineRate[17]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_LineRate[18]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_LineRate[19]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_LineRate[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_LineRate[20]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_LineRate[21]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_LineRate[22]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_LineRate[23]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_LineRate[24]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_LineRate[25]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_LineRate[26]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_LineRate[27]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_LineRate[28]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_LineRate[29]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_LineRate[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_LineRate[30]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_LineRate[31]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_LineRate[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_LineRate[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_LineRate[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_LineRate[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_LineRate[7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_LineRate[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_LineRate[9]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_Width[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_Width[10]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_Width[11]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_Width[12]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_Width[13]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_Width[14]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_Width[15]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_Width[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_Width[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_Width[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_Width[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_Width[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_Width[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_Width[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_Width[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_Width[9]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of int_vfltCoeff_read_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of s_axi_CTRL_ARREADY_INST_0 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of s_axi_CTRL_AWREADY_INST_0 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of s_axi_CTRL_BVALID_INST_0 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of s_axi_CTRL_RVALID_INST_0 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[11]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[12]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[13]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[14]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[15]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[5]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[8]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \vfltCoeff_load_reg_375[9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair28";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  \int_ColorMode_reg[7]_0\(7 downto 0) <= \^int_colormode_reg[7]_0\(7 downto 0);
  \int_HeightIn_reg[10]_0\(10 downto 0) <= \^int_heightin_reg[10]_0\(10 downto 0);
  \int_HeightOut_reg[10]_0\(10 downto 0) <= \^int_heightout_reg[10]_0\(10 downto 0);
  \int_Width_reg[10]_0\(10 downto 0) <= \^int_width_reg[10]_0\(10 downto 0);
  \int_vfltCoeff_shift0_reg[0]_0\ <= \^int_vfltcoeff_shift0_reg[0]_0\;
  interrupt <= \^interrupt\;
\PhaseV_fu_118[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => int_ap_idle_reg_0,
      I1 => \^ap_start\,
      I2 => HwReg_HeightOut_c15_channel_empty_n,
      I3 => HwReg_Width_c13_empty_n,
      O => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_0
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(0),
      I1 => \SRL_SIG[0][0]_i_2__0_n_5\,
      I2 => \^int_colormode_reg[7]_0\(2),
      I3 => \^int_colormode_reg[7]_0\(6),
      I4 => \^int_colormode_reg[7]_0\(7),
      O => Block_entry4_proc_U0_ColorMode_vcr_din(0)
    );
\SRL_SIG[0][0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(3),
      I1 => \^int_colormode_reg[7]_0\(5),
      I2 => \^int_colormode_reg[7]_0\(1),
      I3 => \^int_colormode_reg[7]_0\(4),
      O => \SRL_SIG[0][0]_i_2__0_n_5\
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_5_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_5,
      O => auto_restart_status_i_1_n_5
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_5,
      Q => auto_restart_status_reg_n_5,
      R => \^ap_rst_n_inv\
    );
\int_ColorMode[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_colormode_reg[7]_0\(0),
      O => \int_ColorMode[0]_i_1_n_5\
    );
\int_ColorMode[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_colormode_reg[7]_0\(1),
      O => \int_ColorMode[1]_i_1_n_5\
    );
\int_ColorMode[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_colormode_reg[7]_0\(2),
      O => \int_ColorMode[2]_i_1_n_5\
    );
\int_ColorMode[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_colormode_reg[7]_0\(3),
      O => \int_ColorMode[3]_i_1_n_5\
    );
\int_ColorMode[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_colormode_reg[7]_0\(4),
      O => \int_ColorMode[4]_i_1_n_5\
    );
\int_ColorMode[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_colormode_reg[7]_0\(5),
      O => \int_ColorMode[5]_i_1_n_5\
    );
\int_ColorMode[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_colormode_reg[7]_0\(6),
      O => \int_ColorMode[6]_i_1_n_5\
    );
\int_ColorMode[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \int_HeightIn[15]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_ColorMode[7]_i_1_n_5\
    );
\int_ColorMode[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_colormode_reg[7]_0\(7),
      O => \int_ColorMode[7]_i_2_n_5\
    );
\int_ColorMode_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => \int_ColorMode[0]_i_1_n_5\,
      Q => \^int_colormode_reg[7]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_ColorMode_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => \int_ColorMode[1]_i_1_n_5\,
      Q => \^int_colormode_reg[7]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_ColorMode_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => \int_ColorMode[2]_i_1_n_5\,
      Q => \^int_colormode_reg[7]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_ColorMode_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => \int_ColorMode[3]_i_1_n_5\,
      Q => \^int_colormode_reg[7]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_ColorMode_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => \int_ColorMode[4]_i_1_n_5\,
      Q => \^int_colormode_reg[7]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_ColorMode_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => \int_ColorMode[5]_i_1_n_5\,
      Q => \^int_colormode_reg[7]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_ColorMode_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => \int_ColorMode[6]_i_1_n_5\,
      Q => \^int_colormode_reg[7]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_ColorMode_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => \int_ColorMode[7]_i_2_n_5\,
      Q => \^int_colormode_reg[7]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightin_reg[10]_0\(0),
      O => int_HeightIn0(0)
    );
\int_HeightIn[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_heightin_reg[10]_0\(10),
      O => int_HeightIn0(10)
    );
\int_HeightIn[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => HeightIn(11),
      O => int_HeightIn0(11)
    );
\int_HeightIn[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => HeightIn(12),
      O => int_HeightIn0(12)
    );
\int_HeightIn[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => HeightIn(13),
      O => int_HeightIn0(13)
    );
\int_HeightIn[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => HeightIn(14),
      O => int_HeightIn0(14)
    );
\int_HeightIn[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \int_HeightIn[15]_i_3_n_5\,
      O => \int_HeightIn[15]_i_1_n_5\
    );
\int_HeightIn[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => HeightIn(15),
      O => int_HeightIn0(15)
    );
\int_HeightIn[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => int_gie_i_2_n_5,
      O => \int_HeightIn[15]_i_3_n_5\
    );
\int_HeightIn[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightin_reg[10]_0\(1),
      O => int_HeightIn0(1)
    );
\int_HeightIn[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightin_reg[10]_0\(2),
      O => int_HeightIn0(2)
    );
\int_HeightIn[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightin_reg[10]_0\(3),
      O => int_HeightIn0(3)
    );
\int_HeightIn[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightin_reg[10]_0\(4),
      O => int_HeightIn0(4)
    );
\int_HeightIn[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightin_reg[10]_0\(5),
      O => int_HeightIn0(5)
    );
\int_HeightIn[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightin_reg[10]_0\(6),
      O => int_HeightIn0(6)
    );
\int_HeightIn[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightin_reg[10]_0\(7),
      O => int_HeightIn0(7)
    );
\int_HeightIn[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_heightin_reg[10]_0\(8),
      O => int_HeightIn0(8)
    );
\int_HeightIn[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_heightin_reg[10]_0\(9),
      O => int_HeightIn0(9)
    );
\int_HeightIn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(0),
      Q => \^int_heightin_reg[10]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(10),
      Q => \^int_heightin_reg[10]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(11),
      Q => HeightIn(11),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(12),
      Q => HeightIn(12),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(13),
      Q => HeightIn(13),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(14),
      Q => HeightIn(14),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(15),
      Q => HeightIn(15),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(1),
      Q => \^int_heightin_reg[10]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(2),
      Q => \^int_heightin_reg[10]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(3),
      Q => \^int_heightin_reg[10]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(4),
      Q => \^int_heightin_reg[10]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(5),
      Q => \^int_heightin_reg[10]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(6),
      Q => \^int_heightin_reg[10]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(7),
      Q => \^int_heightin_reg[10]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(8),
      Q => \^int_heightin_reg[10]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_HeightIn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_5\,
      D => int_HeightIn0(9),
      Q => \^int_heightin_reg[10]_0\(9),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightout_reg[10]_0\(0),
      O => int_HeightOut0(0)
    );
\int_HeightOut[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_heightout_reg[10]_0\(10),
      O => int_HeightOut0(10)
    );
\int_HeightOut[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => HeightOut(11),
      O => int_HeightOut0(11)
    );
\int_HeightOut[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => HeightOut(12),
      O => int_HeightOut0(12)
    );
\int_HeightOut[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => HeightOut(13),
      O => int_HeightOut0(13)
    );
\int_HeightOut[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => HeightOut(14),
      O => int_HeightOut0(14)
    );
\int_HeightOut[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_HeightIn[15]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_HeightOut[15]_i_1_n_5\
    );
\int_HeightOut[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => HeightOut(15),
      O => int_HeightOut0(15)
    );
\int_HeightOut[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightout_reg[10]_0\(1),
      O => int_HeightOut0(1)
    );
\int_HeightOut[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightout_reg[10]_0\(2),
      O => int_HeightOut0(2)
    );
\int_HeightOut[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightout_reg[10]_0\(3),
      O => int_HeightOut0(3)
    );
\int_HeightOut[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightout_reg[10]_0\(4),
      O => int_HeightOut0(4)
    );
\int_HeightOut[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightout_reg[10]_0\(5),
      O => int_HeightOut0(5)
    );
\int_HeightOut[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightout_reg[10]_0\(6),
      O => int_HeightOut0(6)
    );
\int_HeightOut[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_heightout_reg[10]_0\(7),
      O => int_HeightOut0(7)
    );
\int_HeightOut[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_heightout_reg[10]_0\(8),
      O => int_HeightOut0(8)
    );
\int_HeightOut[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_heightout_reg[10]_0\(9),
      O => int_HeightOut0(9)
    );
\int_HeightOut_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(0),
      Q => \^int_heightout_reg[10]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(10),
      Q => \^int_heightout_reg[10]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(11),
      Q => HeightOut(11),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(12),
      Q => HeightOut(12),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(13),
      Q => HeightOut(13),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(14),
      Q => HeightOut(14),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(15),
      Q => HeightOut(15),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(1),
      Q => \^int_heightout_reg[10]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(2),
      Q => \^int_heightout_reg[10]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(3),
      Q => \^int_heightout_reg[10]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(4),
      Q => \^int_heightout_reg[10]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(5),
      Q => \^int_heightout_reg[10]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(6),
      Q => \^int_heightout_reg[10]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(7),
      Q => \^int_heightout_reg[10]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(8),
      Q => \^int_heightout_reg[10]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_HeightOut_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_5\,
      D => int_HeightOut0(9),
      Q => \^int_heightout_reg[10]_0\(9),
      R => \^ap_rst_n_inv\
    );
\int_LineRate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(0),
      O => \int_LineRate[0]_i_1_n_5\
    );
\int_LineRate[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(10),
      O => \int_LineRate[10]_i_1_n_5\
    );
\int_LineRate[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(11),
      O => \int_LineRate[11]_i_1_n_5\
    );
\int_LineRate[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(12),
      O => \int_LineRate[12]_i_1_n_5\
    );
\int_LineRate[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(13),
      O => \int_LineRate[13]_i_1_n_5\
    );
\int_LineRate[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(14),
      O => \int_LineRate[14]_i_1_n_5\
    );
\int_LineRate[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(15),
      O => \int_LineRate[15]_i_1_n_5\
    );
\int_LineRate[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^q\(16),
      O => \int_LineRate[16]_i_1_n_5\
    );
\int_LineRate[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^q\(17),
      O => \int_LineRate[17]_i_1_n_5\
    );
\int_LineRate[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^q\(18),
      O => \int_LineRate[18]_i_1_n_5\
    );
\int_LineRate[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^q\(19),
      O => \int_LineRate[19]_i_1_n_5\
    );
\int_LineRate[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(1),
      O => \int_LineRate[1]_i_1_n_5\
    );
\int_LineRate[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^q\(20),
      O => \int_LineRate[20]_i_1_n_5\
    );
\int_LineRate[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^q\(21),
      O => \int_LineRate[21]_i_1_n_5\
    );
\int_LineRate[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^q\(22),
      O => \int_LineRate[22]_i_1_n_5\
    );
\int_LineRate[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^q\(23),
      O => \int_LineRate[23]_i_1_n_5\
    );
\int_LineRate[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^q\(24),
      O => \int_LineRate[24]_i_1_n_5\
    );
\int_LineRate[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^q\(25),
      O => \int_LineRate[25]_i_1_n_5\
    );
\int_LineRate[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^q\(26),
      O => \int_LineRate[26]_i_1_n_5\
    );
\int_LineRate[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^q\(27),
      O => \int_LineRate[27]_i_1_n_5\
    );
\int_LineRate[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^q\(28),
      O => \int_LineRate[28]_i_1_n_5\
    );
\int_LineRate[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^q\(29),
      O => \int_LineRate[29]_i_1_n_5\
    );
\int_LineRate[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(2),
      O => \int_LineRate[2]_i_1_n_5\
    );
\int_LineRate[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^q\(30),
      O => \int_LineRate[30]_i_1_n_5\
    );
\int_LineRate[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_HeightIn[15]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_LineRate[31]_i_1_n_5\
    );
\int_LineRate[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^q\(31),
      O => \int_LineRate[31]_i_2_n_5\
    );
\int_LineRate[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(3),
      O => \int_LineRate[3]_i_1_n_5\
    );
\int_LineRate[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(4),
      O => \int_LineRate[4]_i_1_n_5\
    );
\int_LineRate[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(5),
      O => \int_LineRate[5]_i_1_n_5\
    );
\int_LineRate[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(6),
      O => \int_LineRate[6]_i_1_n_5\
    );
\int_LineRate[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(7),
      O => \int_LineRate[7]_i_1_n_5\
    );
\int_LineRate[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(8),
      O => \int_LineRate[8]_i_1_n_5\
    );
\int_LineRate[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(9),
      O => \int_LineRate[9]_i_1_n_5\
    );
\int_LineRate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[0]_i_1_n_5\,
      Q => \^q\(0),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[10]_i_1_n_5\,
      Q => \^q\(10),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[11]_i_1_n_5\,
      Q => \^q\(11),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[12]_i_1_n_5\,
      Q => \^q\(12),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[13]_i_1_n_5\,
      Q => \^q\(13),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[14]_i_1_n_5\,
      Q => \^q\(14),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[15]_i_1_n_5\,
      Q => \^q\(15),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[16]_i_1_n_5\,
      Q => \^q\(16),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[17]_i_1_n_5\,
      Q => \^q\(17),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[18]_i_1_n_5\,
      Q => \^q\(18),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[19]_i_1_n_5\,
      Q => \^q\(19),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[1]_i_1_n_5\,
      Q => \^q\(1),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[20]_i_1_n_5\,
      Q => \^q\(20),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[21]_i_1_n_5\,
      Q => \^q\(21),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[22]_i_1_n_5\,
      Q => \^q\(22),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[23]_i_1_n_5\,
      Q => \^q\(23),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[24]_i_1_n_5\,
      Q => \^q\(24),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[25]_i_1_n_5\,
      Q => \^q\(25),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[26]_i_1_n_5\,
      Q => \^q\(26),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[27]_i_1_n_5\,
      Q => \^q\(27),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[28]_i_1_n_5\,
      Q => \^q\(28),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[29]_i_1_n_5\,
      Q => \^q\(29),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[2]_i_1_n_5\,
      Q => \^q\(2),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[30]_i_1_n_5\,
      Q => \^q\(30),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[31]_i_2_n_5\,
      Q => \^q\(31),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[3]_i_1_n_5\,
      Q => \^q\(3),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[4]_i_1_n_5\,
      Q => \^q\(4),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[5]_i_1_n_5\,
      Q => \^q\(5),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[6]_i_1_n_5\,
      Q => \^q\(6),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[7]_i_1_n_5\,
      Q => \^q\(7),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[8]_i_1_n_5\,
      Q => \^q\(8),
      R => \^ap_rst_n_inv\
    );
\int_LineRate_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_5\,
      D => \int_LineRate[9]_i_1_n_5\,
      Q => \^q\(9),
      R => \^ap_rst_n_inv\
    );
\int_Width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[10]_0\(0),
      O => int_Width0(0)
    );
\int_Width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_width_reg[10]_0\(10),
      O => int_Width0(10)
    );
\int_Width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => Width(11),
      O => int_Width0(11)
    );
\int_Width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => Width(12),
      O => int_Width0(12)
    );
\int_Width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => Width(13),
      O => int_Width0(13)
    );
\int_Width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => Width(14),
      O => int_Width0(14)
    );
\int_Width[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \int_HeightIn[15]_i_3_n_5\,
      O => \int_Width[15]_i_1_n_5\
    );
\int_Width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => Width(15),
      O => int_Width0(15)
    );
\int_Width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[10]_0\(1),
      O => int_Width0(1)
    );
\int_Width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[10]_0\(2),
      O => int_Width0(2)
    );
\int_Width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[10]_0\(3),
      O => int_Width0(3)
    );
\int_Width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[10]_0\(4),
      O => int_Width0(4)
    );
\int_Width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[10]_0\(5),
      O => int_Width0(5)
    );
\int_Width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[10]_0\(6),
      O => int_Width0(6)
    );
\int_Width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[10]_0\(7),
      O => int_Width0(7)
    );
\int_Width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_width_reg[10]_0\(8),
      O => int_Width0(8)
    );
\int_Width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_width_reg[10]_0\(9),
      O => int_Width0(9)
    );
\int_Width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(0),
      Q => \^int_width_reg[10]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(10),
      Q => \^int_width_reg[10]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(11),
      Q => Width(11),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(12),
      Q => Width(12),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(13),
      Q => Width(13),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(14),
      Q => Width(14),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(15),
      Q => Width(15),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(1),
      Q => \^int_width_reg[10]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(2),
      Q => \^int_width_reg[10]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(3),
      Q => \^int_width_reg[10]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(4),
      Q => \^int_width_reg[10]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(5),
      Q => \^int_width_reg[10]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(6),
      Q => \^int_width_reg[10]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(7),
      Q => \^int_width_reg[10]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(8),
      Q => \^int_width_reg[10]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_Width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_5\,
      D => int_Width0(9),
      Q => \^int_width_reg[10]_0\(9),
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => int_ap_idle_reg_0,
      I1 => \^ap_start\,
      I2 => int_ap_idle_reg_1(0),
      I3 => int_ap_idle_reg_2(0),
      O => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_5_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEF00FF0000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \int_isr[0]_i_2_n_5\,
      I3 => p_5_in(7),
      I4 => ap_sync_ready,
      I5 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_5,
      Q => \int_ap_ready__0\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_5_in(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \int_HeightIn[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => \waddr_reg_n_5_[4]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => int_ap_start1,
      I2 => p_5_in(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => \int_HeightIn[15]_i_3_n_5\,
      O => int_ap_start1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => p_5_in(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_gie_i_2_n_5,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => int_gie_i_3_n_5,
      I4 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => int_gie_i_4_n_5,
      I1 => \waddr_reg_n_5_[1]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[0]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => int_vfltCoeff_write_i_2_n_5,
      O => int_gie_i_2_n_5
    );
int_gie_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_5_[4]\,
      O => int_gie_i_3_n_5
    );
int_gie_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waddr_reg_n_5_[8]\,
      I1 => \waddr_reg_n_5_[9]\,
      I2 => \waddr_reg_n_5_[10]\,
      I3 => \waddr_reg_n_5_[11]\,
      O => int_gie_i_4_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_ier,
      I2 => \int_ier_reg_n_5_[0]\,
      O => \int_ier[0]_i_1_n_5\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_ier,
      I2 => \int_ier_reg_n_5_[1]\,
      O => \int_ier[1]_i_1_n_5\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \int_HeightIn[15]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => \waddr_reg_n_5_[5]\,
      O => int_ier
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[1]\,
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
int_interrupt_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => data3(1),
      I2 => data3(0),
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7F7F00FF0000"
    )
        port map (
      I0 => \int_isr[0]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \int_isr_reg[0]_0\,
      I4 => \int_ier_reg_n_5_[0]\,
      I5 => data3(0),
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[31]_i_4_n_5\,
      O => \int_isr[0]_i_2_n_5\
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \int_isr[0]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => ap_sync_ready,
      I4 => \int_ier_reg_n_5_[1]\,
      I5 => data3(1),
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => data3(0),
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => data3(1),
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFF00"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \int_isr[0]_i_2_n_5\,
      I3 => task_ap_done,
      I4 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_5
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440F"
    )
        port map (
      I0 => p_5_in(2),
      I1 => ap_idle,
      I2 => \int_isr_reg[0]_0\,
      I3 => auto_restart_status_reg_n_5,
      O => task_ap_done
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_5,
      Q => \int_task_ap_done__0\,
      R => \^ap_rst_n_inv\
    );
int_vfltCoeff: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_CTRL_s_axi_ram
     port map (
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(31 downto 0) => p_0_in(31 downto 0),
      DOBDO(31 downto 0) => int_vfltCoeff_q0(31 downto 0),
      Q(7) => \waddr_reg_n_5_[9]\,
      Q(6) => \waddr_reg_n_5_[8]\,
      Q(5) => \waddr_reg_n_5_[7]\,
      Q(4) => \waddr_reg_n_5_[6]\,
      Q(3) => \waddr_reg_n_5_[5]\,
      Q(2) => \waddr_reg_n_5_[4]\,
      Q(1) => \waddr_reg_n_5_[3]\,
      Q(0) => \waddr_reg_n_5_[2]\,
      ap_clk => ap_clk,
      mem_reg_0 => int_vfltCoeff_write_reg_n_5,
      \rdata_reg[0]\ => \rdata[0]_i_3_n_5\,
      \rdata_reg[0]_0\ => \rdata_reg[0]_i_4_n_5\,
      \rdata_reg[0]_1\ => \rdata[1]_i_3_n_5\,
      \rdata_reg[10]\ => \rdata[10]_i_2_n_5\,
      \rdata_reg[11]\ => \rdata[11]_i_2_n_5\,
      \rdata_reg[12]\ => \rdata[12]_i_2_n_5\,
      \rdata_reg[13]\ => \rdata[13]_i_2_n_5\,
      \rdata_reg[14]\ => \rdata[14]_i_2_n_5\,
      \rdata_reg[15]\ => \rdata[15]_i_3_n_5\,
      \rdata_reg[16]\ => \rdata[31]_i_3_n_5\,
      \rdata_reg[1]\ => \rdata[1]_i_2_n_5\,
      \rdata_reg[2]\ => \rdata[2]_i_2_n_5\,
      \rdata_reg[2]_0\ => \rdata[9]_i_3_n_5\,
      \rdata_reg[31]\(15 downto 0) => \^q\(31 downto 16),
      \rdata_reg[3]\ => \rdata[3]_i_2_n_5\,
      \rdata_reg[4]\ => \rdata[4]_i_2_n_5\,
      \rdata_reg[5]\ => \rdata[5]_i_2_n_5\,
      \rdata_reg[6]\ => \rdata[6]_i_2_n_5\,
      \rdata_reg[7]\ => \rdata[7]_i_2_n_5\,
      \rdata_reg[8]\ => \rdata[15]_i_2_n_5\,
      \rdata_reg[8]_0\ => \rdata[8]_i_2_n_5\,
      \rdata_reg[9]\ => \rdata[9]_i_2_n_5\,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(9 downto 2),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_ARVALID_0 => int_vfltCoeff_n_69,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      vscale_core_polyphase_U0_vfltCoeff_ce0 => vscale_core_polyphase_U0_vfltCoeff_ce0,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_vfltCoeff_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => s_axi_CTRL_ARVALID,
      I3 => s_axi_CTRL_ARADDR(11),
      I4 => s_axi_CTRL_ARADDR(10),
      O => int_vfltCoeff_read0
    );
int_vfltCoeff_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_vfltCoeff_read0,
      Q => int_vfltCoeff_read,
      R => \^ap_rst_n_inv\
    );
\int_vfltCoeff_shift0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_vfltCoeff_shift0_reg[0]_1\,
      Q => \^int_vfltcoeff_shift0_reg[0]_0\,
      R => \^ap_rst_n_inv\
    );
int_vfltCoeff_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => int_vfltCoeff_write_i_2_n_5,
      I1 => s_axi_CTRL_AWADDR(10),
      I2 => s_axi_CTRL_AWADDR(11),
      I3 => aw_hs,
      I4 => int_vfltCoeff_write_reg_n_5,
      O => int_vfltCoeff_write_i_1_n_5
    );
int_vfltCoeff_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020200020"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => s_axi_CTRL_ARVALID,
      I4 => rstate(0),
      I5 => rstate(1),
      O => int_vfltCoeff_write_i_2_n_5
    );
int_vfltCoeff_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_vfltCoeff_write_i_1_n_5,
      Q => int_vfltCoeff_write_reg_n_5,
      R => \^ap_rst_n_inv\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ap_sync_reg_Block_entry4_proc_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => start_for_AXIvideo2MultiPixStream_U0_full_n,
      I3 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I4 => start_once_reg,
      O => ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => int_gie_reg_n_5,
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => data3(0),
      O => \rdata[0]_i_3_n_5\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(0),
      I1 => \^int_heightin_reg[10]_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_heightout_reg[10]_0\(0),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \^ap_start\,
      O => \rdata[0]_i_5_n_5\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(0),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => \^q\(0),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \int_ier_reg_n_5_[0]\,
      O => \rdata[0]_i_6_n_5\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(10),
      I1 => \^q\(10),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \^int_heightin_reg[10]_0\(10),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \^int_heightout_reg[10]_0\(10),
      O => \rdata[10]_i_2_n_5\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Width(11),
      I1 => \^q\(11),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => HeightIn(11),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => HeightOut(11),
      O => \rdata[11]_i_2_n_5\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Width(12),
      I1 => \^q\(12),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => HeightIn(12),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => HeightOut(12),
      O => \rdata[12]_i_2_n_5\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Width(13),
      I1 => \^q\(13),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => HeightIn(13),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => HeightOut(13),
      O => \rdata[13]_i_2_n_5\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Width(14),
      I1 => \^q\(14),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => HeightIn(14),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => HeightOut(14),
      O => \rdata[14]_i_2_n_5\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[9]_i_3_n_5\,
      O => \rdata[15]_i_2_n_5\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Width(15),
      I1 => \^q\(15),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => HeightIn(15),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => HeightOut(15),
      O => \rdata[15]_i_3_n_5\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FD"
    )
        port map (
      I0 => \rdata[1]_i_4_n_5\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \rdata[1]_i_5_n_5\,
      I4 => \rdata[1]_i_6_n_5\,
      O => \rdata[1]_i_2_n_5\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \rdata[1]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARVALID,
      I4 => rstate(0),
      I5 => rstate(1),
      O => \rdata[1]_i_3_n_5\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(1),
      I1 => \^int_heightin_reg[10]_0\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_heightout_reg[10]_0\(1),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \int_task_ap_done__0\,
      O => \rdata[1]_i_4_n_5\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020C000002000000"
    )
        port map (
      I0 => data3(1),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^q\(1),
      O => \rdata[1]_i_5_n_5\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444000000040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \int_ier_reg_n_5_[1]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \^int_width_reg[10]_0\(1),
      O => \rdata[1]_i_6_n_5\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(11),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(10),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => s_axi_CTRL_ARADDR(8),
      O => \rdata[1]_i_7_n_5\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7F7FFFFC7F70000"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(2),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^q\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[2]_i_3_n_5\,
      O => \rdata[2]_i_2_n_5\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(2),
      I1 => \^int_heightin_reg[10]_0\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_heightout_reg[10]_0\(2),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => p_5_in(2),
      O => \rdata[2]_i_3_n_5\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => int_vfltCoeff_read,
      I1 => rstate(1),
      I2 => rstate(0),
      I3 => s_axi_CTRL_ARVALID,
      O => \rdata[31]_i_1_n_5\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => \rdata[31]_i_4_n_5\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      O => \rdata[31]_i_3_n_5\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => int_vfltCoeff_n_69,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[31]_i_5_n_5\,
      I3 => s_axi_CTRL_ARADDR(10),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[31]_i_4_n_5\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(11),
      I3 => s_axi_CTRL_ARADDR(1),
      O => \rdata[31]_i_5_n_5\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7F7FFFFC7F70000"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(3),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^q\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[3]_i_3_n_5\,
      O => \rdata[3]_i_2_n_5\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(3),
      I1 => \^int_heightin_reg[10]_0\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_heightout_reg[10]_0\(3),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \int_ap_ready__0\,
      O => \rdata[3]_i_3_n_5\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7F7FFFFC7F70000"
    )
        port map (
      I0 => \^q\(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_width_reg[10]_0\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[4]_i_3_n_5\,
      O => \rdata[4]_i_2_n_5\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"503F5F3F"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(4),
      I1 => \^int_heightin_reg[10]_0\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_heightout_reg[10]_0\(4),
      O => \rdata[4]_i_3_n_5\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7F7FFFFC7F70000"
    )
        port map (
      I0 => \^q\(5),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_width_reg[10]_0\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[5]_i_3_n_5\,
      O => \rdata[5]_i_2_n_5\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"503F5F3F"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(5),
      I1 => \^int_heightin_reg[10]_0\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_heightout_reg[10]_0\(5),
      O => \rdata[5]_i_3_n_5\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7F7FFFFC7F70000"
    )
        port map (
      I0 => \^q\(6),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_width_reg[10]_0\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[6]_i_3_n_5\,
      O => \rdata[6]_i_2_n_5\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"503F5F3F"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(6),
      I1 => \^int_heightin_reg[10]_0\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_heightout_reg[10]_0\(6),
      O => \rdata[6]_i_3_n_5\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7F7FFFFC7F70000"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(7),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^q\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[7]_i_3_n_5\,
      O => \rdata[7]_i_2_n_5\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(7),
      I1 => \^int_heightin_reg[10]_0\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_heightout_reg[10]_0\(7),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => p_5_in(7),
      O => \rdata[7]_i_3_n_5\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(8),
      I1 => \^q\(8),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \^int_heightin_reg[10]_0\(8),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \^int_heightout_reg[10]_0\(8),
      O => \rdata[8]_i_2_n_5\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7F7FFFFC7F70000"
    )
        port map (
      I0 => \^q\(9),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_width_reg[10]_0\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[9]_i_4_n_5\,
      O => \rdata[9]_i_2_n_5\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rdata[1]_i_3_n_5\,
      I1 => s_axi_CTRL_ARADDR(2),
      O => \rdata[9]_i_3_n_5\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => \^int_heightout_reg[10]_0\(9),
      I1 => \^interrupt\,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^int_heightin_reg[10]_0\(9),
      O => \rdata[9]_i_4_n_5\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(0),
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_5_n_5\,
      I1 => \rdata[0]_i_6_n_5\,
      O => \rdata_reg[0]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(10),
      Q => s_axi_CTRL_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(11),
      Q => s_axi_CTRL_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(12),
      Q => s_axi_CTRL_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(13),
      Q => s_axi_CTRL_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(14),
      Q => s_axi_CTRL_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(15),
      Q => s_axi_CTRL_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(16),
      Q => s_axi_CTRL_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(17),
      Q => s_axi_CTRL_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(18),
      Q => s_axi_CTRL_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(19),
      Q => s_axi_CTRL_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(1),
      Q => s_axi_CTRL_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(20),
      Q => s_axi_CTRL_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(21),
      Q => s_axi_CTRL_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(22),
      Q => s_axi_CTRL_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(23),
      Q => s_axi_CTRL_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(24),
      Q => s_axi_CTRL_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(25),
      Q => s_axi_CTRL_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(26),
      Q => s_axi_CTRL_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(27),
      Q => s_axi_CTRL_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(28),
      Q => s_axi_CTRL_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(29),
      Q => s_axi_CTRL_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(2),
      Q => s_axi_CTRL_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(30),
      Q => s_axi_CTRL_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(31),
      Q => s_axi_CTRL_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(3),
      Q => s_axi_CTRL_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(4),
      Q => s_axi_CTRL_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(5),
      Q => s_axi_CTRL_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(6),
      Q => s_axi_CTRL_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(7),
      Q => s_axi_CTRL_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(8),
      Q => s_axi_CTRL_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(9),
      Q => s_axi_CTRL_RDATA(9),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F3AA"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => s_axi_CTRL_RREADY,
      I2 => int_vfltCoeff_read,
      I3 => rstate(0),
      I4 => rstate(1),
      O => \rstate[0]_i_1_n_5\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_5\,
      Q => rstate(0),
      R => \^ap_rst_n_inv\
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => \^ap_rst_n_inv\
    );
s_axi_CTRL_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      O => s_axi_CTRL_ARREADY
    );
s_axi_CTRL_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_CTRL_AWREADY
    );
s_axi_CTRL_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CTRL_BVALID
    );
s_axi_CTRL_RVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => int_vfltCoeff_read,
      O => s_axi_CTRL_RVALID
    );
s_axi_CTRL_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => s_axi_CTRL_ARVALID,
      I3 => wstate(0),
      I4 => wstate(1),
      O => s_axi_CTRL_WREADY
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4F0F0F0"
    )
        port map (
      I0 => ap_sync_reg_Block_entry4_proc_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => start_once_reg,
      I3 => start_for_AXIvideo2MultiPixStream_U0_full_n,
      I4 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I5 => shiftReg_ce,
      O => ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg_0
    );
\vfltCoeff_load_reg_375[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(16),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(0),
      O => D(0)
    );
\vfltCoeff_load_reg_375[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(26),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(10),
      O => D(10)
    );
\vfltCoeff_load_reg_375[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(27),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(11),
      O => D(11)
    );
\vfltCoeff_load_reg_375[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(28),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(12),
      O => D(12)
    );
\vfltCoeff_load_reg_375[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(29),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(13),
      O => D(13)
    );
\vfltCoeff_load_reg_375[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(30),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(14),
      O => D(14)
    );
\vfltCoeff_load_reg_375[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(31),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(15),
      O => D(15)
    );
\vfltCoeff_load_reg_375[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(17),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(1),
      O => D(1)
    );
\vfltCoeff_load_reg_375[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(18),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(2),
      O => D(2)
    );
\vfltCoeff_load_reg_375[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(19),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(3),
      O => D(3)
    );
\vfltCoeff_load_reg_375[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(20),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(4),
      O => D(4)
    );
\vfltCoeff_load_reg_375[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(21),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(5),
      O => D(5)
    );
\vfltCoeff_load_reg_375[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(22),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(6),
      O => D(6)
    );
\vfltCoeff_load_reg_375[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(23),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(7),
      O => D(7)
    );
\vfltCoeff_load_reg_375[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(24),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(8),
      O => D(8)
    );
\vfltCoeff_load_reg_375[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_vfltCoeff_q0(25),
      I1 => \^int_vfltcoeff_shift0_reg[0]_0\,
      I2 => int_vfltCoeff_q0(9),
      O => D(9)
    );
\waddr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_5_[0]\,
      R => '0'
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(10),
      Q => \waddr_reg_n_5_[10]\,
      R => '0'
    );
\waddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(11),
      Q => \waddr_reg_n_5_[11]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_5_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_5_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_5_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(7),
      Q => \waddr_reg_n_5_[7]\,
      R => '0'
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(8),
      Q => \waddr_reg_n_5_[8]\,
      R => '0'
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(9),
      Q => \waddr_reg_n_5_[9]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CA00FA"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => int_vfltCoeff_n_69,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      O => \wstate[0]_i_1_n_5\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440F00"
    )
        port map (
      I0 => int_vfltCoeff_n_69,
      I1 => s_axi_CTRL_WVALID,
      I2 => s_axi_CTRL_BREADY,
      I3 => wstate(1),
      I4 => wstate(0),
      O => \wstate[1]_i_1_n_5\
    );
\wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_5\,
      Q => wstate(0),
      S => \^ap_rst_n_inv\
    );
\wstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_5\,
      Q => wstate(1),
      S => \^ap_rst_n_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 is
  port (
    \icmp_ln895_reg_382_reg[0]_0\ : out STD_LOGIC;
    tmp_last_V_reg_386_pp0_iter1_reg : out STD_LOGIC;
    \tmp_user_V_reg_161_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmp20244_reg_227_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_rgb_V_reg_391_reg[7]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_state_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_1\ : out STD_LOGIC;
    \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_2\ : out STD_LOGIC;
    \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_3\ : out STD_LOGIC;
    \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_4\ : out STD_LOGIC;
    B_V_data_1_state_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_5\ : out STD_LOGIC;
    \cmp20244_reg_227_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    OutYUV_empty_n : in STD_LOGIC;
    tmp_last_V_fu_231_p2_carry_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln895_reg_382_reg[0]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \B_V_data_1_payload_A_reg[23]\ : in STD_LOGIC;
    sof_fu_82 : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_2\ : in STD_LOGIC;
    B_V_data_1_sel_wr_2 : in STD_LOGIC;
    B_V_data_1_sel_wr_3 : in STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ColorMode_read : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 is
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_159 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5 : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal icmp_ln895_fu_219_p2 : STD_LOGIC;
  signal icmp_ln895_fu_219_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln895_fu_219_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln895_fu_219_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \^icmp_ln895_reg_382_reg[0]_0\ : STD_LOGIC;
  signal j_2_fu_225_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_98 : STD_LOGIC;
  signal \j_fu_98_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_98_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_98_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_98_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_98_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_98_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_98_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_98_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_98_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_98_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_98_reg_n_5_[9]\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal pix_444_V_reg_402 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_rgb_V_reg_391 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_last_V_fu_231_p2 : STD_LOGIC;
  signal tmp_last_V_fu_231_p2_carry_n_6 : STD_LOGIC;
  signal tmp_last_V_fu_231_p2_carry_n_7 : STD_LOGIC;
  signal tmp_last_V_fu_231_p2_carry_n_8 : STD_LOGIC;
  signal tmp_last_V_reg_386 : STD_LOGIC;
  signal \^tmp_user_v_reg_161_reg[0]_0\ : STD_LOGIC;
  signal NLW_icmp_ln895_fu_219_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_last_V_fu_231_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[10]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[11]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[12]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[14]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[15]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[16]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[17]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[18]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[19]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[20]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[21]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[22]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[23]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[8]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[9]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3\ : label is "soft_lutpair107";
begin
  \icmp_ln895_reg_382_reg[0]_0\ <= \^icmp_ln895_reg_382_reg[0]_0\;
  \tmp_user_V_reg_161_reg[0]_0\ <= \^tmp_user_v_reg_161_reg[0]_0\;
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_402(2),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => data1(10),
      O => \pix_rgb_V_reg_391_reg[7]_0\(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_402(3),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => data1(11),
      O => \pix_rgb_V_reg_391_reg[7]_0\(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_402(4),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => data1(12),
      O => \pix_rgb_V_reg_391_reg[7]_0\(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_402(5),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => data1(13),
      O => \pix_rgb_V_reg_391_reg[7]_0\(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_402(6),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => data1(14),
      O => \pix_rgb_V_reg_391_reg[7]_0\(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_402(7),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => data1(15),
      O => \pix_rgb_V_reg_391_reg[7]_0\(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_rgb_V_reg_391(0),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_402(0),
      O => \pix_rgb_V_reg_391_reg[7]_0\(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_rgb_V_reg_391(1),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_402(1),
      O => \pix_rgb_V_reg_391_reg[7]_0\(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_rgb_V_reg_391(2),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_402(2),
      O => \pix_rgb_V_reg_391_reg[7]_0\(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_rgb_V_reg_391(3),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_402(3),
      O => \pix_rgb_V_reg_391_reg[7]_0\(19)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_rgb_V_reg_391(4),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_402(4),
      O => \pix_rgb_V_reg_391_reg[7]_0\(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_rgb_V_reg_391(5),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_402(5),
      O => \pix_rgb_V_reg_391_reg[7]_0\(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_rgb_V_reg_391(6),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_402(6),
      O => \pix_rgb_V_reg_391_reg[7]_0\(22)
    );
\B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_rgb_V_reg_391(7),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_402(7),
      O => \pix_rgb_V_reg_391_reg[7]_0\(23)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_402(0),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => data1(8),
      O => \pix_rgb_V_reg_391_reg[7]_0\(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_402(1),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => data1(9),
      O => \pix_rgb_V_reg_391_reg[7]_0\(9)
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => \icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => flow_control_loop_pipe_sequential_init_U_n_6,
      I3 => B_V_data_1_sel_wr,
      O => \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_0\
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0400"
    )
        port map (
      I0 => \icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => flow_control_loop_pipe_sequential_init_U_n_6,
      I3 => \B_V_data_1_state_reg[1]_0\,
      I4 => B_V_data_1_sel_wr_2,
      O => \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_1\
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0400"
    )
        port map (
      I0 => \icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => flow_control_loop_pipe_sequential_init_U_n_6,
      I3 => \B_V_data_1_state_reg[1]_2\,
      I4 => B_V_data_1_sel_wr_3,
      O => \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_3\
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF04FF00FF00"
    )
        port map (
      I0 => \icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => flow_control_loop_pipe_sequential_init_U_n_6,
      I3 => \B_V_data_1_state_reg[1]\,
      I4 => m_axis_video_TREADY,
      I5 => \B_V_data_1_state_reg[1]_0\,
      O => \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_2\
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF04FF00FF00"
    )
        port map (
      I0 => \icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => flow_control_loop_pipe_sequential_init_U_n_6,
      I3 => \B_V_data_1_state_reg[1]_1\,
      I4 => m_axis_video_TREADY,
      I5 => \B_V_data_1_state_reg[1]_2\,
      O => \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_4\
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF04FF04FF04"
    )
        port map (
      I0 => \icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => flow_control_loop_pipe_sequential_init_U_n_6,
      I3 => \B_V_data_1_state_reg[0]\,
      I4 => m_axis_video_TREADY_int_regslice,
      I5 => m_axis_video_TREADY,
      O => \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_5\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFF00FFFF"
    )
        port map (
      I0 => \icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => flow_control_loop_pipe_sequential_init_U_n_6,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg[1]\,
      I5 => \B_V_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(0)
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFF00FFFF"
    )
        port map (
      I0 => \icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => flow_control_loop_pipe_sequential_init_U_n_6,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg[1]_1\,
      I5 => \B_V_data_1_state_reg[1]_2\,
      O => B_V_data_1_state_0(0)
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFF00FF"
    )
        port map (
      I0 => \icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => flow_control_loop_pipe_sequential_init_U_n_6,
      I3 => \B_V_data_1_state_reg[0]\,
      I4 => m_axis_video_TREADY,
      I5 => m_axis_video_TREADY_int_regslice,
      O => B_V_data_1_state_1(0)
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      I1 => flow_control_loop_pipe_sequential_init_U_n_6,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => flow_control_loop_pipe_sequential_init_U_n_6,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_5
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_5,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => flow_control_loop_pipe_sequential_init_U_n_6,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => flow_control_loop_pipe_sequential_init_U_n_6,
      O => ap_condition_159
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\(0),
      Q => \pix_rgb_V_reg_391_reg[7]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\(1),
      Q => \pix_rgb_V_reg_391_reg[7]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\(2),
      Q => \pix_rgb_V_reg_391_reg[7]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\(3),
      Q => \pix_rgb_V_reg_391_reg[7]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\(4),
      Q => \pix_rgb_V_reg_391_reg[7]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\(5),
      Q => \pix_rgb_V_reg_391_reg[7]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\(6),
      Q => \pix_rgb_V_reg_391_reg[7]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\(7),
      Q => \pix_rgb_V_reg_391_reg[7]_0\(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_46
     port map (
      \B_V_data_1_state_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      CO(0) => icmp_ln895_fu_219_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_98,
      MultiPixStream2AXIvideo_U0_ColorMode_read => MultiPixStream2AXIvideo_U0_ColorMode_read,
      OutYUV_empty_n => OutYUV_empty_n,
      Q(3 downto 0) => Q(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_14,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_7,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]_1\,
      \ap_CS_fsm_reg[4]_0\(0) => CO(0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \^icmp_ln895_reg_382_reg[0]_0\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cmp20244_reg_227_reg[0]\(0) => \cmp20244_reg_227_reg[0]\(0),
      \cmp20244_reg_227_reg[0]_0\ => \cmp20244_reg_227_reg[0]_0\,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_33,
      \icmp_ln895_reg_382_reg[0]\(10 downto 0) => \icmp_ln895_reg_382_reg[0]_1\(10 downto 0),
      \j_fu_98_reg[10]\(10 downto 9) => j_2_fu_225_p2(10 downto 9),
      \j_fu_98_reg[10]\(8) => flow_control_loop_pipe_sequential_init_U_n_21,
      \j_fu_98_reg[10]\(7) => flow_control_loop_pipe_sequential_init_U_n_22,
      \j_fu_98_reg[10]\(6) => flow_control_loop_pipe_sequential_init_U_n_23,
      \j_fu_98_reg[10]\(5) => flow_control_loop_pipe_sequential_init_U_n_24,
      \j_fu_98_reg[10]\(4) => flow_control_loop_pipe_sequential_init_U_n_25,
      \j_fu_98_reg[10]\(3) => flow_control_loop_pipe_sequential_init_U_n_26,
      \j_fu_98_reg[10]\(2) => j_2_fu_225_p2(2),
      \j_fu_98_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      \j_fu_98_reg[10]\(0) => j_2_fu_225_p2(0),
      \j_fu_98_reg[10]_0\(10) => \j_fu_98_reg_n_5_[10]\,
      \j_fu_98_reg[10]_0\(9) => \j_fu_98_reg_n_5_[9]\,
      \j_fu_98_reg[10]_0\(8) => \j_fu_98_reg_n_5_[8]\,
      \j_fu_98_reg[10]_0\(7) => \j_fu_98_reg_n_5_[7]\,
      \j_fu_98_reg[10]_0\(6) => \j_fu_98_reg_n_5_[6]\,
      \j_fu_98_reg[10]_0\(5) => \j_fu_98_reg_n_5_[5]\,
      \j_fu_98_reg[10]_0\(4) => \j_fu_98_reg_n_5_[4]\,
      \j_fu_98_reg[10]_0\(3) => \j_fu_98_reg_n_5_[3]\,
      \j_fu_98_reg[10]_0\(2) => \j_fu_98_reg_n_5_[2]\,
      \j_fu_98_reg[10]_0\(1) => \j_fu_98_reg_n_5_[1]\,
      \j_fu_98_reg[10]_0\(0) => \j_fu_98_reg_n_5_[0]\,
      \j_fu_98_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      \j_fu_98_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      \j_fu_98_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      \j_fu_98_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      sof_fu_82 => sof_fu_82,
      \sof_fu_82_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_31,
      tmp_last_V_fu_231_p2_carry(11 downto 0) => tmp_last_V_fu_231_p2_carry_0(11 downto 0),
      tmp_last_V_reg_386 => tmp_last_V_reg_386,
      \tmp_last_V_reg_386_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_32,
      \tmp_last_V_reg_386_reg[0]_0\(0) => tmp_last_V_fu_231_p2,
      \tmp_user_V_reg_161_reg[0]\ => \icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0]\,
      \tmp_user_V_reg_161_reg[0]_0\ => \^tmp_user_v_reg_161_reg[0]_0\
    );
icmp_ln895_fu_219_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln895_fu_219_p2,
      CO(2) => icmp_ln895_fu_219_p2_carry_n_6,
      CO(1) => icmp_ln895_fu_219_p2_carry_n_7,
      CO(0) => icmp_ln895_fu_219_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln895_fu_219_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_18
    );
\icmp_ln895_reg_382[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_6,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln895_reg_382_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln895_reg_382_reg[0]_0\,
      Q => \icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln895_reg_382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln895_fu_219_p2,
      Q => \^icmp_ln895_reg_382_reg[0]_0\,
      R => '0'
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FF0000"
    )
        port map (
      I0 => p_3_in,
      I1 => Q(3),
      I2 => \ap_CS_fsm_reg[4]_1\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => shiftReg_ce,
      I5 => OutYUV_empty_n,
      O => \ap_CS_fsm_reg[4]_0\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => p_3_in,
      I1 => Q(3),
      I2 => \ap_CS_fsm_reg[4]_1\,
      I3 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm_reg[4]\
    );
\j_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_98,
      D => j_2_fu_225_p2(0),
      Q => \j_fu_98_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_98_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_98,
      D => j_2_fu_225_p2(10),
      Q => \j_fu_98_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_98,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \j_fu_98_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_98,
      D => j_2_fu_225_p2(2),
      Q => \j_fu_98_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_98,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \j_fu_98_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_98,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \j_fu_98_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_98,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \j_fu_98_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_98,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \j_fu_98_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_98,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \j_fu_98_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_98_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_98,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \j_fu_98_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_98_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_98,
      D => j_2_fu_225_p2(9),
      Q => \j_fu_98_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_CS_fsm_reg[4]_1\,
      I2 => Q(3),
      I3 => p_3_in,
      I4 => shiftReg_ce,
      O => E(0)
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_CS_fsm_reg[4]_1\,
      I2 => Q(3),
      I3 => p_3_in,
      I4 => shiftReg_ce,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\pix_444_V_1_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(8),
      Q => data1(8),
      R => '0'
    );
\pix_444_V_1_reg_396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(9),
      Q => data1(9),
      R => '0'
    );
\pix_444_V_1_reg_396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(10),
      Q => data1(10),
      R => '0'
    );
\pix_444_V_1_reg_396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(11),
      Q => data1(11),
      R => '0'
    );
\pix_444_V_1_reg_396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(12),
      Q => data1(12),
      R => '0'
    );
\pix_444_V_1_reg_396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(13),
      Q => data1(13),
      R => '0'
    );
\pix_444_V_1_reg_396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(14),
      Q => data1(14),
      R => '0'
    );
\pix_444_V_1_reg_396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(15),
      Q => data1(15),
      R => '0'
    );
\pix_444_V_reg_402[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icmp_ln895_reg_382_reg[0]_0\,
      I1 => flow_control_loop_pipe_sequential_init_U_n_6,
      O => p_3_in
    );
\pix_444_V_reg_402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(16),
      Q => pix_444_V_reg_402(0),
      R => '0'
    );
\pix_444_V_reg_402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(17),
      Q => pix_444_V_reg_402(1),
      R => '0'
    );
\pix_444_V_reg_402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(18),
      Q => pix_444_V_reg_402(2),
      R => '0'
    );
\pix_444_V_reg_402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(19),
      Q => pix_444_V_reg_402(3),
      R => '0'
    );
\pix_444_V_reg_402_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(20),
      Q => pix_444_V_reg_402(4),
      R => '0'
    );
\pix_444_V_reg_402_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(21),
      Q => pix_444_V_reg_402(5),
      R => '0'
    );
\pix_444_V_reg_402_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(22),
      Q => pix_444_V_reg_402(6),
      R => '0'
    );
\pix_444_V_reg_402_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(23),
      Q => pix_444_V_reg_402(7),
      R => '0'
    );
\pix_rgb_V_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(0),
      Q => pix_rgb_V_reg_391(0),
      R => '0'
    );
\pix_rgb_V_reg_391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(1),
      Q => pix_rgb_V_reg_391(1),
      R => '0'
    );
\pix_rgb_V_reg_391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(2),
      Q => pix_rgb_V_reg_391(2),
      R => '0'
    );
\pix_rgb_V_reg_391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(3),
      Q => pix_rgb_V_reg_391(3),
      R => '0'
    );
\pix_rgb_V_reg_391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(4),
      Q => pix_rgb_V_reg_391(4),
      R => '0'
    );
\pix_rgb_V_reg_391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(5),
      Q => pix_rgb_V_reg_391(5),
      R => '0'
    );
\pix_rgb_V_reg_391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(6),
      Q => pix_rgb_V_reg_391(6),
      R => '0'
    );
\pix_rgb_V_reg_391_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(7),
      Q => pix_rgb_V_reg_391(7),
      R => '0'
    );
tmp_last_V_fu_231_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_last_V_fu_231_p2,
      CO(2) => tmp_last_V_fu_231_p2_carry_n_6,
      CO(1) => tmp_last_V_fu_231_p2_carry_n_7,
      CO(0) => tmp_last_V_fu_231_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_tmp_last_V_fu_231_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_14
    );
\tmp_last_V_reg_386_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_last_V_reg_386,
      Q => tmp_last_V_reg_386_pp0_iter1_reg,
      R => '0'
    );
\tmp_last_V_reg_386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => tmp_last_V_reg_386,
      R => '0'
    );
\tmp_user_V_reg_161_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \^tmp_user_v_reg_161_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S is
  port (
    HwReg_HeightIn_c12_channel_empty_n : out STD_LOGIC;
    HwReg_HeightIn_c12_channel_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S is
  signal \^hwreg_heightin_c12_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_heightin_c12_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__3\ : label is "soft_lutpair87";
begin
  HwReg_HeightIn_c12_channel_empty_n <= \^hwreg_heightin_c12_channel_empty_n\;
  HwReg_HeightIn_c12_channel_full_n <= \^hwreg_heightin_c12_channel_full_n\;
U_bd_3a92_vsc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_52
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      I3 => shiftReg_ce,
      I4 => \^hwreg_heightin_c12_channel_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__9_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_5\,
      Q => \^hwreg_heightin_c12_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \^hwreg_heightin_c12_channel_full_n\,
      I3 => ap_rst_n,
      I4 => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__9_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_5\,
      Q => \^hwreg_heightin_c12_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_1 is
  port (
    HwReg_HeightIn_c_empty_n : out STD_LOGIC;
    HwReg_HeightIn_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_1 : entity is "bd_3a92_vsc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_1 is
  signal \^hwreg_heightin_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_heightin_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair88";
begin
  HwReg_HeightIn_c_empty_n <= \^hwreg_heightin_c_empty_n\;
  HwReg_HeightIn_c_full_n <= \^hwreg_heightin_c_full_n\;
U_bd_3a92_vsc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_51
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D(10 downto 0) => D(10 downto 0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I3 => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      I4 => \^hwreg_heightin_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__2_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_5\,
      Q => \^hwreg_heightin_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \^hwreg_heightin_c_full_n\,
      I3 => ap_rst_n,
      I4 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I5 => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      O => \internal_full_n_i_1__1_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_5\,
      Q => \^hwreg_heightin_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      I1 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_2 is
  port (
    HwReg_HeightOut_c15_channel_empty_n : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write : in STD_LOGIC;
    ColorMode_vcr_channel_full_n : in STD_LOGIC;
    HwReg_HeightIn_c12_channel_full_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_sync_reg_Block_entry4_proc_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_2 : entity is "bd_3a92_vsc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_2 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^hwreg_heightout_c15_channel_empty_n\ : STD_LOGIC;
  signal HwReg_HeightOut_c15_channel_full_n : STD_LOGIC;
  signal internal_empty_n_i_1_n_5 : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^shiftreg_ce\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair89";
begin
  E(0) <= \^e\(0);
  HwReg_HeightOut_c15_channel_empty_n <= \^hwreg_heightout_c15_channel_empty_n\;
  shiftReg_ce <= \^shiftreg_ce\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => HwReg_HeightOut_c15_channel_full_n,
      I1 => ColorMode_vcr_channel_full_n,
      I2 => HwReg_HeightIn_c12_channel_full_n,
      I3 => \SRL_SIG_reg[1][0]\,
      O => \^shiftreg_ce\
    );
U_bd_3a92_vsc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_50
     port map (
      E(0) => \^shiftreg_ce\,
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1][10]\(10 downto 0),
      ap_clk => ap_clk
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[0]\,
      O => D(0)
    );
ap_sync_reg_Block_entry4_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_sync_reg_Block_entry4_proc_U0_ap_ready,
      I1 => \^shiftreg_ce\,
      I2 => ap_rst_n,
      I3 => ap_start,
      I4 => ap_sync_ready,
      O => ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I3 => \^shiftreg_ce\,
      I4 => \^hwreg_heightout_c15_channel_empty_n\,
      I5 => ap_rst_n,
      O => internal_empty_n_i_1_n_5
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_5,
      Q => \^hwreg_heightout_c15_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => HwReg_HeightOut_c15_channel_full_n,
      I3 => ap_rst_n,
      I4 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I5 => \^shiftreg_ce\,
      O => \internal_full_n_i_1__0_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_5\,
      Q => HwReg_HeightOut_c15_channel_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      O => \^e\(0)
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => p_1_out(1)
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      O => internal_full_n_reg_0(0)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_1_out(0),
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_3 is
  port (
    HwReg_HeightOut_c_empty_n : out STD_LOGIC;
    HwReg_HeightOut_c_full_n : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ColorMode_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_Width_c_empty_n : in STD_LOGIC;
    ColorMode_vcr_channel_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_3 : entity is "bd_3a92_vsc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_3 is
  signal \^hwreg_heightout_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_heightout_c_full_n\ : STD_LOGIC;
  signal \^multipixstream2axivideo_u0_colormode_read\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair90";
begin
  HwReg_HeightOut_c_empty_n <= \^hwreg_heightout_c_empty_n\;
  HwReg_HeightOut_c_full_n <= \^hwreg_heightout_c_full_n\;
  MultiPixStream2AXIvideo_U0_ColorMode_read <= \^multipixstream2axivideo_u0_colormode_read\;
U_bd_3a92_vsc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_49
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      ap_clk => ap_clk,
      vscale_core_polyphase_U0_HwReg_HeightOut_c_write => vscale_core_polyphase_U0_HwReg_HeightOut_c_write
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^hwreg_heightout_c_empty_n\,
      I1 => Q(0),
      I2 => HwReg_Width_c_empty_n,
      I3 => ColorMode_vcr_channel_empty_n,
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      O => \^multipixstream2axivideo_u0_colormode_read\
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^multipixstream2axivideo_u0_colormode_read\,
      I3 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I4 => \^hwreg_heightout_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__3_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_5\,
      Q => \^hwreg_heightout_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \^hwreg_heightout_c_full_n\,
      I3 => ap_rst_n,
      I4 => \^multipixstream2axivideo_u0_colormode_read\,
      I5 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      O => \internal_full_n_i_1__4_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_5\,
      Q => \^hwreg_heightout_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_colormode_read\,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg[0]_1\(0),
      O => \mOutPtr_reg[0]_0\
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I1 => \^multipixstream2axivideo_u0_colormode_read\,
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_4 is
  port (
    HwReg_Width_c13_empty_n : out STD_LOGIC;
    HwReg_Width_c13_full_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_start : in STD_LOGIC;
    HwReg_Width_c14_channel_empty_n : in STD_LOGIC;
    HwReg_HeightIn_c_full_n : in STD_LOGIC;
    HwReg_HeightIn_c12_channel_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_4 : entity is "bd_3a92_vsc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_4 is
  signal \^hwreg_width_c13_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c13_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__8\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair92";
begin
  HwReg_Width_c13_empty_n <= \^hwreg_width_c13_empty_n\;
  HwReg_Width_c13_full_n <= \^hwreg_width_c13_full_n\;
U_bd_3a92_vsc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_48
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D(10 downto 0) => D(10 downto 0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      ap_clk => ap_clk
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^hwreg_width_c13_full_n\,
      I1 => AXIvideo2MultiPixStream_U0_ap_start,
      I2 => HwReg_Width_c14_channel_empty_n,
      I3 => HwReg_HeightIn_c_full_n,
      I4 => HwReg_HeightIn_c12_channel_empty_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I3 => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      I4 => \^hwreg_width_c13_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__1_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_5\,
      Q => \^hwreg_width_c13_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \^hwreg_width_c13_full_n\,
      I3 => ap_rst_n,
      I4 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I5 => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      O => \internal_full_n_i_1__2_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_5\,
      Q => \^hwreg_width_c13_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      I1 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_5 is
  port (
    HwReg_Width_c14_channel_empty_n : out STD_LOGIC;
    HwReg_Width_c14_channel_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_5 : entity is "bd_3a92_vsc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_5 is
  signal \^hwreg_width_c14_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c14_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair93";
begin
  HwReg_Width_c14_channel_empty_n <= \^hwreg_width_c14_channel_empty_n\;
  HwReg_Width_c14_channel_full_n <= \^hwreg_width_c14_channel_full_n\;
U_bd_3a92_vsc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_47
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1][10]\(10 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      I3 => shiftReg_ce,
      I4 => \^hwreg_width_c14_channel_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__8_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_5\,
      Q => \^hwreg_width_c14_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \^hwreg_width_c14_channel_full_n\,
      I3 => ap_rst_n,
      I4 => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__10_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_5\,
      Q => \^hwreg_width_c14_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_6 is
  port (
    HwReg_Width_c_empty_n : out STD_LOGIC;
    HwReg_Width_c_full_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ColorMode_read : in STD_LOGIC;
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write : in STD_LOGIC;
    HwReg_HeightIn_c_empty_n : in STD_LOGIC;
    HwReg_HeightOut_c_full_n : in STD_LOGIC;
    HwReg_LineRate_channel_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_6 : entity is "bd_3a92_vsc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_6 is
  signal \^hwreg_width_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair94";
begin
  HwReg_Width_c_empty_n <= \^hwreg_width_c_empty_n\;
  HwReg_Width_c_full_n <= \^hwreg_width_c_full_n\;
U_bd_3a92_vsc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      ap_clk => ap_clk,
      vscale_core_polyphase_U0_HwReg_HeightOut_c_write => vscale_core_polyphase_U0_HwReg_HeightOut_c_write
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^hwreg_width_c_full_n\,
      I1 => HwReg_HeightIn_c_empty_n,
      I2 => HwReg_HeightOut_c_full_n,
      I3 => HwReg_LineRate_channel_empty_n,
      I4 => \ap_CS_fsm_reg[0]\,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I3 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I4 => \^hwreg_width_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__4_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_5\,
      Q => \^hwreg_width_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \^hwreg_width_c_full_n\,
      I3 => ap_rst_n,
      I4 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I5 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      O => \internal_full_n_i_1__3_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_5\,
      Q => \^hwreg_width_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I1 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S is
  port (
    OutYUV_empty_n : out STD_LOGIC;
    OutYUV_full_n : out STD_LOGIC;
    \icmp_ln895_reg_382_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S is
  signal \^outyuv_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_3__1_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_3__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair142";
begin
  OutYUV_full_n <= \^outyuv_full_n\;
U_bd_3a92_vsc_0_fifo_w24_d16_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg_43
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\ => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\ => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\,
      \icmp_ln895_reg_382_reg[0]\(7 downto 0) => \icmp_ln895_reg_382_reg[0]\(7 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888808888"
    )
        port map (
      I0 => internal_empty_n_reg_0,
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(4),
      I3 => mOutPtr_reg(3),
      I4 => internal_empty_n_reg_1,
      I5 => \internal_empty_n_i_3__1_n_5\,
      O => \internal_empty_n_i_1__11_n_5\
    );
\internal_empty_n_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      O => \internal_empty_n_i_3__1_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_5\,
      Q => OutYUV_empty_n,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^outyuv_full_n\,
      I2 => \internal_full_n_i_2__1_n_5\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__12_n_5\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(1),
      O => \internal_full_n_i_2__1_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_5\,
      Q => \^outyuv_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => internal_empty_n_reg_1,
      I2 => mOutPtr_reg(1),
      O => p_1_out(1)
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => internal_empty_n_reg_1,
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AA9AA"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => internal_empty_n_reg_1,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_1__0_n_5\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFEFF00800100"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => internal_empty_n_reg_1,
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(4),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(1),
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__0_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_7 is
  port (
    SrcYUV_empty_n : out STD_LOGIC;
    SrcYUV_full_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[2]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_7 : entity is "bd_3a92_vsc_0_fifo_w24_d16_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^srcyuv_empty_n\ : STD_LOGIC;
  signal \^srcyuv_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_4 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1\ : label is "soft_lutpair147";
begin
  Q(0) <= \^q\(0);
  SrcYUV_empty_n <= \^srcyuv_empty_n\;
  SrcYUV_full_n <= \^srcyuv_full_n\;
U_bd_3a92_vsc_0_fifo_w24_d16_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg
     port map (
      Q(4 downto 1) => mOutPtr_reg(4 downto 1),
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000E0E0E0E0"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => \^srcyuv_empty_n\,
      I2 => ap_rst_n,
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      I5 => internal_empty_n_reg_0,
      O => \internal_empty_n_i_1__10_n_5\
    );
internal_empty_n_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      O => \mOutPtr_reg[2]_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_5\,
      Q => \^srcyuv_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^srcyuv_full_n\,
      I2 => \internal_full_n_i_2__0_n_5\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__11_n_5\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      I4 => \^q\(0),
      O => \internal_full_n_i_2__0_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_5\,
      Q => \^srcyuv_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \mOutPtr_reg[3]_0\,
      I2 => mOutPtr_reg(1),
      O => p_1_out(1)
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
        port map (
      I0 => \mOutPtr_reg[3]_0\,
      I1 => \^q\(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => \^q\(0),
      I2 => \mOutPtr_reg[3]_0\,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_1_n_5\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFEFF00800100"
    )
        port map (
      I0 => \^q\(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => \mOutPtr_reg[3]_0\,
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(4),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(1),
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w32_d2_S is
  port (
    HwReg_LineRate_channel_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_ColorMode_channel_full_n : in STD_LOGIC;
    HwReg_Width_c14_channel_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w32_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w32_d2_S is
  signal \^hwreg_linerate_channel_empty_n\ : STD_LOGIC;
  signal HwReg_LineRate_channel_full_n : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_5\ : STD_LOGIC;
  signal internal_full_n_i_1_n_5 : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair91";
begin
  HwReg_LineRate_channel_empty_n <= \^hwreg_linerate_channel_empty_n\;
U_bd_3a92_vsc_0_fifo_w32_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w32_d2_S_shiftReg
     port map (
      D(31 downto 0) => D(31 downto 0),
      HwReg_ColorMode_channel_full_n => HwReg_ColorMode_channel_full_n,
      HwReg_LineRate_channel_full_n => HwReg_LineRate_channel_full_n,
      HwReg_Width_c14_channel_full_n => HwReg_Width_c14_channel_full_n,
      Q(0) => Q(0),
      \Rate_reg_615_reg[0]\(1) => \mOutPtr_reg_n_5_[1]\,
      \Rate_reg_615_reg[0]\(0) => \mOutPtr_reg_n_5_[0]\,
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => internal_full_n_reg_0,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I3 => shiftReg_ce,
      I4 => \^hwreg_linerate_channel_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__0_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_5\,
      Q => \^hwreg_linerate_channel_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => HwReg_LineRate_channel_full_n,
      I3 => ap_rst_n,
      I4 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I5 => shiftReg_ce,
      O => internal_full_n_i_1_n_5
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_5,
      Q => HwReg_LineRate_channel_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => p_1_out(0)
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(1),
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ColorMode_vcr_channel_empty_n : out STD_LOGIC;
    ColorMode_vcr_channel_full_n : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Block_entry4_proc_U0_ColorMode_vcr_din : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    MultiPixStream2AXIvideo_U0_ColorMode_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S is
  signal \^colormode_vcr_channel_empty_n\ : STD_LOGIC;
  signal \^colormode_vcr_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal mOutPtr_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ColorMode_vcr_channel_empty_n <= \^colormode_vcr_channel_empty_n\;
  ColorMode_vcr_channel_full_n <= \^colormode_vcr_channel_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_bd_3a92_vsc_0_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg_53
     port map (
      Block_entry4_proc_U0_ColorMode_vcr_din(0) => Block_entry4_proc_U0_ColorMode_vcr_din(0),
      \ColorMode_read_reg_207_reg[7]\ => \^moutptr_reg[0]_0\(0),
      D(7 downto 0) => D(7 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[0][7]_0\(6 downto 0) => \SRL_SIG_reg[0][7]\(6 downto 0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      mOutPtr_0(0) => mOutPtr_0(1),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => mOutPtr_0(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I3 => shiftReg_ce,
      I4 => \^colormode_vcr_channel_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__7_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_5\,
      Q => \^colormode_vcr_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^colormode_vcr_channel_full_n\,
      I2 => mOutPtr_0(1),
      I3 => \^moutptr_reg[0]_0\(0),
      I4 => shiftReg_ce,
      I5 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      O => \internal_full_n_i_1__8_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_5\,
      Q => \^colormode_vcr_channel_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => shiftReg_ce,
      I2 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I3 => mOutPtr_0(1),
      O => \mOutPtr[1]_i_1__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_5\,
      Q => mOutPtr_0(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_0 is
  port (
    HwReg_ColorMode_channel_empty_n : out STD_LOGIC;
    HwReg_ColorMode_channel_full_n : out STD_LOGIC;
    mOutPtr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln797_1_reg_430_reg[0]\ : in STD_LOGIC;
    \icmp_ln797_reg_425_reg[0]\ : in STD_LOGIC;
    \icmp_ln797_reg_425_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_0 : entity is "bd_3a92_vsc_0_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_0 is
  signal \^hwreg_colormode_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_colormode_channel_full_n\ : STD_LOGIC;
  signal \icmp_ln797_reg_425[0]_i_2_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_5\ : STD_LOGIC;
  signal \^moutptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair86";
begin
  HwReg_ColorMode_channel_empty_n <= \^hwreg_colormode_channel_empty_n\;
  HwReg_ColorMode_channel_full_n <= \^hwreg_colormode_channel_full_n\;
  mOutPtr(1 downto 0) <= \^moutptr\(1 downto 0);
U_bd_3a92_vsc_0_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg
     port map (
      Q(0) => Q(0),
      \SRL_SIG_reg[0][0]_0\(0) => \SRL_SIG_reg[0][0]\(0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_0\,
      ap_clk => ap_clk,
      \icmp_ln797_1_reg_430_reg[0]\ => \icmp_ln797_1_reg_430_reg[0]\,
      \icmp_ln797_1_reg_430_reg[0]_0\ => \icmp_ln797_reg_425[0]_i_2_n_5\,
      \icmp_ln797_reg_425_reg[0]\ => \icmp_ln797_reg_425_reg[0]\,
      \icmp_ln797_reg_425_reg[0]_0\ => \icmp_ln797_reg_425_reg[0]_0\,
      shiftReg_ce => shiftReg_ce
    );
\icmp_ln797_reg_425[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^moutptr\(0),
      I1 => \^moutptr\(1),
      O => \icmp_ln797_reg_425[0]_i_2_n_5\
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \^moutptr\(1),
      I1 => \^moutptr\(0),
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^hwreg_colormode_channel_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__6_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_5\,
      Q => \^hwreg_colormode_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^hwreg_colormode_channel_full_n\,
      I2 => \^moutptr\(1),
      I3 => \^moutptr\(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__7_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_5\,
      Q => \^hwreg_colormode_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^hwreg_colormode_channel_empty_n\,
      I2 => shiftReg_ce,
      I3 => \^moutptr\(0),
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \^moutptr\(0),
      I1 => shiftReg_ce,
      I2 => \^hwreg_colormode_channel_empty_n\,
      I3 => Q(0),
      I4 => \^moutptr\(1),
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \^moutptr\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \^moutptr\(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    FiltCoeff_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_715 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_41
     port map (
      FiltCoeff_ce0 => FiltCoeff_ce0,
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      brmerge_reg_715 => brmerge_reg_715,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    FiltCoeff_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_715 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_18 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_18 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_40
     port map (
      FiltCoeff_ce0 => FiltCoeff_ce0,
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      brmerge_reg_715 => brmerge_reg_715,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_19 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    FiltCoeff_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \PixArrayVal_val_V_32_reg_370_reg[7]\ : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_715 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_19 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_19 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0
     port map (
      E(0) => E(0),
      FiltCoeff_ce0 => FiltCoeff_ce0,
      P(23 downto 0) => P(23 downto 0),
      \PixArrayVal_val_V_32_reg_370_reg[7]\ => \PixArrayVal_val_V_32_reg_370_reg[7]\,
      Q(1 downto 0) => Q(1 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      brmerge_reg_715 => brmerge_reg_715,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_1(7 downto 0) => p_reg_reg_0(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    FiltCoeff_1_ce0 : in STD_LOGIC;
    sum_18_reg_15820 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_39
     port map (
      E(0) => E(0),
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24 downto 0) => P(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(23 downto 0) => p_reg_reg_0(23 downto 0),
      sum_18_reg_15820 => sum_18_reg_15820
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_20 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    FiltCoeff_1_ce0 : in STD_LOGIC;
    sum_18_reg_15820 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_20 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_20 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_38
     port map (
      E(0) => E(0),
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24 downto 0) => P(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(23 downto 0) => p_reg_reg_0(23 downto 0),
      sum_18_reg_15820 => sum_18_reg_15820
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    FiltCoeff_1_ce0 : out STD_LOGIC;
    sum_18_reg_15820 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC;
    OutputWriteEn_1_reg_720 : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    icmp_ln252_reg_1317_pp0_iter5_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_21 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_21 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1
     port map (
      E(0) => E(0),
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      OutputWriteEn_1_reg_720 => OutputWriteEn_1_reg_720,
      P(24 downto 0) => P(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      icmp_ln252_reg_1317_pp0_iter5_reg => icmp_ln252_reg_1317_pp0_iter5_reg,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(23 downto 0) => p_reg_reg_0(23 downto 0),
      p_reg_reg_2(1 downto 0) => p_reg_reg_1(1 downto 0),
      p_reg_reg_3 => p_reg_reg_2,
      sum_18_reg_15820 => sum_18_reg_15820
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    sum_19_reg_16390 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_37
     port map (
      P(25 downto 0) => P(25 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(24 downto 0) => p_reg_reg_1(24 downto 0),
      sum_19_reg_16390 => sum_19_reg_16390
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    sum_19_reg_16390 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_22 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_22 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_36
     port map (
      P(25 downto 0) => P(25 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(24 downto 0) => p_reg_reg_1(24 downto 0),
      sum_19_reg_16390 => sum_19_reg_16390
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_23 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    sum_19_reg_16390 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    OutputWriteEn_1_reg_720 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    icmp_ln252_reg_1317_pp0_iter7_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_23 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_23 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2
     port map (
      OutputWriteEn_1_reg_720 => OutputWriteEn_1_reg_720,
      P(25 downto 0) => P(25 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      icmp_ln252_reg_1317_pp0_iter7_reg => icmp_ln252_reg_1317_pp0_iter7_reg,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(24 downto 0) => p_reg_reg_0(24 downto 0),
      p_reg_reg_2(1 downto 0) => p_reg_reg_1(1 downto 0),
      p_reg_reg_3 => p_reg_reg_2,
      sum_19_reg_16390 => sum_19_reg_16390
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    sum_20_reg_16960 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_35
     port map (
      A(7 downto 0) => A(7 downto 0),
      P(25 downto 0) => P(25 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(25 downto 0) => p_reg_reg_1(25 downto 0),
      sum_20_reg_16960 => sum_20_reg_16960
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_24 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    sum_20_reg_16960 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_24 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_24 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_34
     port map (
      A(7 downto 0) => A(7 downto 0),
      P(25 downto 0) => P(25 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(25 downto 0) => p_reg_reg_1(25 downto 0),
      sum_20_reg_16960 => sum_20_reg_16960
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_25 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    sum_20_reg_16960 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    OutputWriteEn_1_reg_720 : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    icmp_ln252_reg_1317_pp0_iter9_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_25 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_25 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3
     port map (
      A(7 downto 0) => A(7 downto 0),
      OutputWriteEn_1_reg_720 => OutputWriteEn_1_reg_720,
      P(25 downto 0) => P(25 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      icmp_ln252_reg_1317_pp0_iter9_reg => icmp_ln252_reg_1317_pp0_iter9_reg,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(25 downto 0) => p_reg_reg_0(25 downto 0),
      p_reg_reg_2 => p_reg_reg_1,
      sum_20_reg_16960 => sum_20_reg_16960
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    sum_21_reg_17380 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_33
     port map (
      A(7 downto 0) => A(7 downto 0),
      P(26 downto 0) => P(26 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(25 downto 0) => p_reg_reg_1(25 downto 0),
      sum_21_reg_17380 => sum_21_reg_17380
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_26 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    sum_21_reg_17380 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_26 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_26 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_32
     port map (
      A(7 downto 0) => A(7 downto 0),
      P(26 downto 0) => P(26 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(25 downto 0) => p_reg_reg_1(25 downto 0),
      sum_21_reg_17380 => sum_21_reg_17380
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_27 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    sum_21_reg_17380 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    OutputWriteEn_1_reg_720 : in STD_LOGIC;
    ap_enable_reg_pp0_iter12 : in STD_LOGIC;
    icmp_ln252_reg_1317_pp0_iter11_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_27 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_27 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4
     port map (
      A(7 downto 0) => A(7 downto 0),
      OutputWriteEn_1_reg_720 => OutputWriteEn_1_reg_720,
      P(26 downto 0) => P(26 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter12 => ap_enable_reg_pp0_iter12,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      icmp_ln252_reg_1317_pp0_iter11_reg => icmp_ln252_reg_1317_pp0_iter11_reg,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(25 downto 0) => p_reg_reg_0(25 downto 0),
      p_reg_reg_2 => p_reg_reg_1,
      sum_21_reg_17380 => sum_21_reg_17380
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_reg_reg : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    sum_22_reg_17900 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \icmp_ln352_reg_1816_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_31
     port map (
      A(7 downto 0) => A(7 downto 0),
      P(14 downto 0) => P(14 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \icmp_ln352_reg_1816_reg[0]\ => \icmp_ln352_reg_1816_reg[0]\,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1 => p_reg_reg_0,
      p_reg_reg_2(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_3(26 downto 0) => p_reg_reg_2(26 downto 0),
      sum_22_reg_17900 => sum_22_reg_17900
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_reg_reg : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    sum_22_reg_17900 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \icmp_ln352_1_reg_1832_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_28 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_28 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_30
     port map (
      A(7 downto 0) => A(7 downto 0),
      P(14 downto 0) => P(14 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \icmp_ln352_1_reg_1832_reg[0]\ => \icmp_ln352_1_reg_1832_reg[0]\,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1 => p_reg_reg_0,
      p_reg_reg_2(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_3(26 downto 0) => p_reg_reg_2(26 downto 0),
      sum_22_reg_17900 => sum_22_reg_17900
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_29 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_enable_reg_pp0_iter12_reg : out STD_LOGIC;
    sum_22_reg_17900 : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg : out STD_LOGIC;
    p_reg_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_enable_reg_pp0_iter12 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter14 : in STD_LOGIC;
    OutputWriteEn_1_reg_720 : in STD_LOGIC;
    ap_enable_reg_pp0_iter17 : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    icmp_ln252_reg_1317 : in STD_LOGIC;
    brmerge_reg_715 : in STD_LOGIC;
    cmp119_reg_730 : in STD_LOGIC;
    \icmp_ln352_2_reg_1848_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_29 : entity is "bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_29 is
begin
bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5
     port map (
      A(7 downto 0) => A(7 downto 0),
      OutYUV_full_n => OutYUV_full_n,
      OutputWriteEn_1_reg_720 => OutputWriteEn_1_reg_720,
      P(14 downto 0) => P(14 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SrcYUV_empty_n => SrcYUV_empty_n,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter12 => ap_enable_reg_pp0_iter12,
      ap_enable_reg_pp0_iter12_reg => ap_enable_reg_pp0_iter12_reg,
      ap_enable_reg_pp0_iter14 => ap_enable_reg_pp0_iter14,
      ap_enable_reg_pp0_iter17 => ap_enable_reg_pp0_iter17,
      ap_enable_reg_pp0_iter17_reg => ap_block_pp0_stage0_subdone,
      ap_enable_reg_pp0_iter17_reg_0 => ap_enable_reg_pp0_iter17_reg,
      brmerge_reg_715 => brmerge_reg_715,
      cmp119_reg_730 => cmp119_reg_730,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      icmp_ln252_reg_1317 => icmp_ln252_reg_1317,
      \icmp_ln352_2_reg_1848_reg[0]\ => \icmp_ln352_2_reg_1848_reg[0]\,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(26 downto 0) => p_reg_reg_1(26 downto 0),
      sum_22_reg_17900 => sum_22_reg_17900
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap is
  port (
    vscale_core_polyphase_U0_vfltCoeff_ce0 : out STD_LOGIC;
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : out STD_LOGIC;
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    p_0_in_1 : out STD_LOGIC;
    p_0_in_2 : out STD_LOGIC;
    p_0_in_3 : out STD_LOGIC;
    p_0_in_4 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \add_ln209_reg_365_reg[0]_0\ : out STD_LOGIC;
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \vfltCoeff_load_reg_375_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    FiltCoeff_5_ce0 : in STD_LOGIC;
    FiltCoeff_4_ce0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0 : in STD_LOGIC;
    FiltCoeff_3_ce0 : in STD_LOGIC;
    FiltCoeff_2_ce0 : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \int_vfltCoeff_shift0_reg[0]\ : in STD_LOGIC;
    \vfltCoeff_load_reg_375_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap is
  signal add_ln204_1_fu_209_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln207_fu_253_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln207_reg_360 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln209_fu_291_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \add_ln209_fu_291_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln209_fu_291_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln209_fu_291_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln209_fu_291_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln209_fu_291_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \add_ln209_fu_291_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \add_ln209_fu_291_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \add_ln209_fu_291_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln209_fu_291_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln209_fu_291_p2_carry__0_n_8\ : STD_LOGIC;
  signal add_ln209_fu_291_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln209_fu_291_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln209_fu_291_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln209_fu_291_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln209_fu_291_p2_carry_i_5_n_5 : STD_LOGIC;
  signal add_ln209_fu_291_p2_carry_i_6_n_5 : STD_LOGIC;
  signal add_ln209_fu_291_p2_carry_i_7_n_5 : STD_LOGIC;
  signal add_ln209_fu_291_p2_carry_n_5 : STD_LOGIC;
  signal add_ln209_fu_291_p2_carry_n_6 : STD_LOGIC;
  signal add_ln209_fu_291_p2_carry_n_7 : STD_LOGIC;
  signal add_ln209_fu_291_p2_carry_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal \^grp_vscale_core_polyphase_pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_filtcoeff_5_ce0\ : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready : STD_LOGIC;
  signal i_fu_86 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal indvar_flatten_fu_900 : STD_LOGIC;
  signal indvar_flatten_fu_901 : STD_LOGIC;
  signal \indvar_flatten_fu_90[8]_i_7_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[8]\ : STD_LOGIC;
  signal j_fu_82 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_reg_0_63_0_0_i_8_n_5 : STD_LOGIC;
  signal select_ln204_1_reg_348 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \select_ln204_1_reg_348_pp0_iter2_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \select_ln204_1_reg_348_pp0_iter2_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \select_ln204_1_reg_348_pp0_iter2_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \select_ln204_1_reg_348_pp0_iter2_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \select_ln204_1_reg_348_pp0_iter2_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \select_ln204_1_reg_348_pp0_iter2_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal select_ln204_fu_233_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln204_reg_343 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln204_reg_343_pp0_iter2_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \select_ln204_reg_343_pp0_iter2_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \select_ln204_reg_343_pp0_iter2_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal select_ln204_reg_343_pp0_iter3_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_fu_264_p3 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal vscale_core_polyphase_U0_vfltCoeff_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^vscale_core_polyphase_u0_vfltcoeff_ce0\ : STD_LOGIC;
  signal \NLW_add_ln209_fu_291_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln209_fu_291_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln209_fu_291_p2_carry__0\ : label is 35;
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \select_ln204_1_reg_348_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln204_1_reg_348_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \select_ln204_1_reg_348_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln204_1_reg_348_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \select_ln204_1_reg_348_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln204_1_reg_348_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \select_ln204_1_reg_348_pp0_iter2_reg_reg[3]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln204_1_reg_348_pp0_iter2_reg_reg[3]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \select_ln204_1_reg_348_pp0_iter2_reg_reg[4]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln204_1_reg_348_pp0_iter2_reg_reg[4]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \select_ln204_1_reg_348_pp0_iter2_reg_reg[5]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln204_1_reg_348_pp0_iter2_reg_reg[5]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \select_ln204_reg_343_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_reg_343_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln204_reg_343_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_reg_343_pp0_iter2_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \select_ln204_reg_343_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_reg_343_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln204_reg_343_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_reg_343_pp0_iter2_reg_reg[2]_srl2 ";
begin
  grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 <= \^grp_vscale_core_polyphase_pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_filtcoeff_5_ce0\;
  vscale_core_polyphase_U0_vfltCoeff_ce0 <= \^vscale_core_polyphase_u0_vfltcoeff_ce0\;
\add_ln207_reg_360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => add_ln207_fu_253_p2(0),
      Q => add_ln207_reg_360(0),
      R => '0'
    );
\add_ln207_reg_360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => add_ln207_fu_253_p2(1),
      Q => add_ln207_reg_360(1),
      R => '0'
    );
\add_ln207_reg_360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => add_ln207_fu_253_p2(2),
      Q => add_ln207_reg_360(2),
      R => '0'
    );
add_ln209_fu_291_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln209_fu_291_p2_carry_n_5,
      CO(2) => add_ln209_fu_291_p2_carry_n_6,
      CO(1) => add_ln209_fu_291_p2_carry_n_7,
      CO(0) => add_ln209_fu_291_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => add_ln209_fu_291_p2_carry_i_1_n_5,
      DI(2) => add_ln209_fu_291_p2_carry_i_2_n_5,
      DI(1) => add_ln209_fu_291_p2_carry_i_3_n_5,
      DI(0) => '0',
      O(3 downto 0) => add_ln209_fu_291_p2(4 downto 1),
      S(3) => add_ln209_fu_291_p2_carry_i_4_n_5,
      S(2) => add_ln209_fu_291_p2_carry_i_5_n_5,
      S(1) => add_ln209_fu_291_p2_carry_i_6_n_5,
      S(0) => add_ln209_fu_291_p2_carry_i_7_n_5
    );
\add_ln209_fu_291_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln209_fu_291_p2_carry_n_5,
      CO(3) => \NLW_add_ln209_fu_291_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \add_ln209_fu_291_p2_carry__0_n_6\,
      CO(1) => \add_ln209_fu_291_p2_carry__0_n_7\,
      CO(0) => \add_ln209_fu_291_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln209_fu_291_p2_carry__0_i_1_n_5\,
      DI(1) => \add_ln209_fu_291_p2_carry__0_i_2_n_5\,
      DI(0) => \add_ln209_fu_291_p2_carry__0_i_3_n_5\,
      O(3 downto 0) => add_ln209_fu_291_p2(8 downto 5),
      S(3) => \add_ln209_fu_291_p2_carry__0_i_4_n_5\,
      S(2) => \add_ln209_fu_291_p2_carry__0_i_5_n_5\,
      S(1) => \add_ln209_fu_291_p2_carry__0_i_6_n_5\,
      S(0) => \add_ln209_fu_291_p2_carry__0_i_7_n_5\
    );
\add_ln209_fu_291_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_fu_264_p3(6),
      I1 => select_ln204_1_reg_348(5),
      O => \add_ln209_fu_291_p2_carry__0_i_1_n_5\
    );
\add_ln209_fu_291_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_fu_264_p3(5),
      I1 => tmp_fu_264_p3(7),
      O => \add_ln209_fu_291_p2_carry__0_i_2_n_5\
    );
\add_ln209_fu_291_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_fu_264_p3(4),
      I1 => tmp_fu_264_p3(6),
      O => \add_ln209_fu_291_p2_carry__0_i_3_n_5\
    );
\add_ln209_fu_291_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => select_ln204_1_reg_348(5),
      I1 => select_ln204_1_reg_348(6),
      I2 => tmp_fu_264_p3(7),
      O => \add_ln209_fu_291_p2_carry__0_i_4_n_5\
    );
\add_ln209_fu_291_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => select_ln204_1_reg_348(5),
      I1 => tmp_fu_264_p3(6),
      I2 => tmp_fu_264_p3(7),
      I3 => select_ln204_1_reg_348(6),
      O => \add_ln209_fu_291_p2_carry__0_i_5_n_5\
    );
\add_ln209_fu_291_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_fu_264_p3(7),
      I1 => tmp_fu_264_p3(5),
      I2 => select_ln204_1_reg_348(5),
      I3 => tmp_fu_264_p3(6),
      O => \add_ln209_fu_291_p2_carry__0_i_6_n_5\
    );
\add_ln209_fu_291_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_fu_264_p3(6),
      I1 => tmp_fu_264_p3(4),
      I2 => tmp_fu_264_p3(7),
      I3 => tmp_fu_264_p3(5),
      O => \add_ln209_fu_291_p2_carry__0_i_7_n_5\
    );
add_ln209_fu_291_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_fu_264_p3(3),
      I1 => tmp_fu_264_p3(5),
      O => add_ln209_fu_291_p2_carry_i_1_n_5
    );
add_ln209_fu_291_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => select_ln204_reg_343(2),
      I1 => tmp_fu_264_p3(4),
      O => add_ln209_fu_291_p2_carry_i_2_n_5
    );
add_ln209_fu_291_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => select_ln204_reg_343(1),
      I1 => tmp_fu_264_p3(3),
      O => add_ln209_fu_291_p2_carry_i_3_n_5
    );
add_ln209_fu_291_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_fu_264_p3(5),
      I1 => tmp_fu_264_p3(3),
      I2 => tmp_fu_264_p3(6),
      I3 => tmp_fu_264_p3(4),
      O => add_ln209_fu_291_p2_carry_i_4_n_5
    );
add_ln209_fu_291_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_fu_264_p3(4),
      I1 => select_ln204_reg_343(2),
      I2 => tmp_fu_264_p3(5),
      I3 => tmp_fu_264_p3(3),
      O => add_ln209_fu_291_p2_carry_i_5_n_5
    );
add_ln209_fu_291_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => tmp_fu_264_p3(3),
      I1 => select_ln204_reg_343(1),
      I2 => select_ln204_reg_343(2),
      I3 => tmp_fu_264_p3(4),
      O => add_ln209_fu_291_p2_carry_i_6_n_5
    );
add_ln209_fu_291_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln204_reg_343(1),
      I1 => tmp_fu_264_p3(3),
      O => add_ln209_fu_291_p2_carry_i_7_n_5
    );
\add_ln209_reg_365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln204_reg_343(0),
      Q => vscale_core_polyphase_U0_vfltCoeff_address0(0),
      R => '0'
    );
\add_ln209_reg_365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln209_fu_291_p2(1),
      Q => ADDRBWRADDR(0),
      R => '0'
    );
\add_ln209_reg_365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln209_fu_291_p2(2),
      Q => ADDRBWRADDR(1),
      R => '0'
    );
\add_ln209_reg_365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln209_fu_291_p2(3),
      Q => ADDRBWRADDR(2),
      R => '0'
    );
\add_ln209_reg_365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln209_fu_291_p2(4),
      Q => ADDRBWRADDR(3),
      R => '0'
    );
\add_ln209_reg_365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln209_fu_291_p2(5),
      Q => ADDRBWRADDR(4),
      R => '0'
    );
\add_ln209_reg_365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln209_fu_291_p2(6),
      Q => ADDRBWRADDR(5),
      R => '0'
    );
\add_ln209_reg_365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln209_fu_291_p2(7),
      Q => ADDRBWRADDR(6),
      R => '0'
    );
\add_ln209_reg_365_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln209_fu_291_p2(8),
      Q => ADDRBWRADDR(7),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => indvar_flatten_fu_900,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => \^vscale_core_polyphase_u0_vfltcoeff_ce0\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^vscale_core_polyphase_u0_vfltcoeff_ce0\,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => \^grp_vscale_core_polyphase_pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_filtcoeff_5_ce0\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_42
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => indvar_flatten_fu_901,
      Q(0) => Q(0),
      SR(0) => SR(0),
      add_ln204_1_fu_209_p2(8 downto 0) => add_ln204_1_fu_209_p2(8 downto 0),
      \add_ln207_reg_360_reg[1]\(2 downto 0) => add_ln207_reg_360(2 downto 0),
      \add_ln207_reg_360_reg[1]_0\(2 downto 0) => j_fu_82(2 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => \indvar_flatten_fu_90[8]_i_7_n_5\,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_i_load(6 downto 0) => ap_sig_allocacmp_i_load(6 downto 0),
      ap_sig_allocacmp_j_load(1 downto 0) => ap_sig_allocacmp_j_load(2 downto 1),
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_27,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg_0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg,
      \i_fu_86_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_28,
      \i_fu_86_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_29,
      \i_fu_86_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_30,
      \i_fu_86_reg[3]_0\ => flow_control_loop_pipe_sequential_init_U_n_39,
      \i_fu_86_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_40,
      \i_fu_86_reg[6]_0\(6 downto 0) => i_fu_86(6 downto 0),
      indvar_flatten_fu_900 => indvar_flatten_fu_900,
      \indvar_flatten_fu_90_reg[4]\ => \indvar_flatten_fu_90_reg_n_5_[3]\,
      \indvar_flatten_fu_90_reg[4]_0\ => \indvar_flatten_fu_90_reg_n_5_[2]\,
      \indvar_flatten_fu_90_reg[4]_1\ => \indvar_flatten_fu_90_reg_n_5_[0]\,
      \indvar_flatten_fu_90_reg[4]_2\ => \indvar_flatten_fu_90_reg_n_5_[1]\,
      \indvar_flatten_fu_90_reg[4]_3\ => \indvar_flatten_fu_90_reg_n_5_[4]\,
      \indvar_flatten_fu_90_reg[8]\ => \indvar_flatten_fu_90_reg_n_5_[7]\,
      \indvar_flatten_fu_90_reg[8]_0\ => \indvar_flatten_fu_90_reg_n_5_[5]\,
      \indvar_flatten_fu_90_reg[8]_1\ => \indvar_flatten_fu_90_reg_n_5_[6]\,
      \indvar_flatten_fu_90_reg[8]_2\ => \indvar_flatten_fu_90_reg_n_5_[8]\,
      \j_fu_82_reg[2]\(2 downto 0) => add_ln207_fu_253_p2(2 downto 0),
      select_ln204_1_reg_348(1 downto 0) => select_ln204_1_reg_348(6 downto 5),
      select_ln204_fu_233_p3(2 downto 0) => select_ln204_fu_233_p3(2 downto 0),
      tmp_fu_264_p3(4 downto 0) => tmp_fu_264_p3(7 downto 3),
      \trunc_ln204_reg_355_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_31
    );
\i_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(0),
      Q => i_fu_86(0),
      R => '0'
    );
\i_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(1),
      Q => i_fu_86(1),
      R => '0'
    );
\i_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(2),
      Q => i_fu_86(2),
      R => '0'
    );
\i_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(3),
      Q => i_fu_86(3),
      R => '0'
    );
\i_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(4),
      Q => i_fu_86(4),
      R => '0'
    );
\i_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(5),
      Q => i_fu_86(5),
      R => '0'
    );
\i_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(6),
      Q => i_fu_86(6),
      R => '0'
    );
\indvar_flatten_fu_90[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \indvar_flatten_fu_90_reg_n_5_[2]\,
      I1 => \indvar_flatten_fu_90_reg_n_5_[4]\,
      I2 => \indvar_flatten_fu_90_reg_n_5_[0]\,
      I3 => \indvar_flatten_fu_90_reg_n_5_[1]\,
      O => \indvar_flatten_fu_90[8]_i_7_n_5\
    );
\indvar_flatten_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln204_1_fu_209_p2(0),
      Q => \indvar_flatten_fu_90_reg_n_5_[0]\,
      R => '0'
    );
\indvar_flatten_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln204_1_fu_209_p2(1),
      Q => \indvar_flatten_fu_90_reg_n_5_[1]\,
      R => '0'
    );
\indvar_flatten_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln204_1_fu_209_p2(2),
      Q => \indvar_flatten_fu_90_reg_n_5_[2]\,
      R => '0'
    );
\indvar_flatten_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln204_1_fu_209_p2(3),
      Q => \indvar_flatten_fu_90_reg_n_5_[3]\,
      R => '0'
    );
\indvar_flatten_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln204_1_fu_209_p2(4),
      Q => \indvar_flatten_fu_90_reg_n_5_[4]\,
      R => '0'
    );
\indvar_flatten_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln204_1_fu_209_p2(5),
      Q => \indvar_flatten_fu_90_reg_n_5_[5]\,
      R => '0'
    );
\indvar_flatten_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln204_1_fu_209_p2(6),
      Q => \indvar_flatten_fu_90_reg_n_5_[6]\,
      R => '0'
    );
\indvar_flatten_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln204_1_fu_209_p2(7),
      Q => \indvar_flatten_fu_90_reg_n_5_[7]\,
      R => '0'
    );
\indvar_flatten_fu_90_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln204_1_fu_209_p2(8),
      Q => \indvar_flatten_fu_90_reg_n_5_[8]\,
      R => '0'
    );
\int_vfltCoeff_shift0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vscale_core_polyphase_U0_vfltCoeff_address0(0),
      I1 => \^vscale_core_polyphase_u0_vfltcoeff_ce0\,
      I2 => \int_vfltCoeff_shift0_reg[0]\,
      O => \add_ln209_reg_365_reg[0]_0\
    );
\j_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln204_fu_233_p3(0),
      Q => j_fu_82(0),
      R => '0'
    );
\j_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_j_load(1),
      Q => j_fu_82(1),
      R => '0'
    );
\j_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_j_load(2),
      Q => j_fu_82(2),
      R => '0'
    );
ram_reg_0_63_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => FiltCoeff_5_ce0,
      I1 => select_ln204_reg_343_pp0_iter3_reg(2),
      I2 => \^grp_vscale_core_polyphase_pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_filtcoeff_5_ce0\,
      I3 => Q(0),
      I4 => select_ln204_reg_343_pp0_iter3_reg(0),
      I5 => select_ln204_reg_343_pp0_iter3_reg(1),
      O => p_0_in
    );
\ram_reg_0_63_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => FiltCoeff_4_ce0,
      I1 => select_ln204_reg_343_pp0_iter3_reg(2),
      I2 => \^grp_vscale_core_polyphase_pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_filtcoeff_5_ce0\,
      I3 => Q(0),
      I4 => select_ln204_reg_343_pp0_iter3_reg(1),
      I5 => select_ln204_reg_343_pp0_iter3_reg(0),
      O => p_0_in_0
    );
\ram_reg_0_63_0_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
        port map (
      I0 => Q(1),
      I1 => WEA(0),
      I2 => ram_reg_0_63_0_0_i_8_n_5,
      I3 => select_ln204_reg_343_pp0_iter3_reg(1),
      I4 => select_ln204_reg_343_pp0_iter3_reg(0),
      I5 => select_ln204_reg_343_pp0_iter3_reg(2),
      O => p_0_in_1
    );
\ram_reg_0_63_0_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D00000"
    )
        port map (
      I0 => Q(1),
      I1 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0,
      I2 => ram_reg_0_63_0_0_i_8_n_5,
      I3 => select_ln204_reg_343_pp0_iter3_reg(2),
      I4 => select_ln204_reg_343_pp0_iter3_reg(0),
      I5 => select_ln204_reg_343_pp0_iter3_reg(1),
      O => p_0_in_2
    );
\ram_reg_0_63_0_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => FiltCoeff_3_ce0,
      I1 => select_ln204_reg_343_pp0_iter3_reg(1),
      I2 => \^grp_vscale_core_polyphase_pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_filtcoeff_5_ce0\,
      I3 => Q(0),
      I4 => select_ln204_reg_343_pp0_iter3_reg(2),
      I5 => select_ln204_reg_343_pp0_iter3_reg(0),
      O => p_0_in_3
    );
\ram_reg_0_63_0_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => FiltCoeff_2_ce0,
      I1 => select_ln204_reg_343_pp0_iter3_reg(0),
      I2 => select_ln204_reg_343_pp0_iter3_reg(1),
      I3 => select_ln204_reg_343_pp0_iter3_reg(2),
      I4 => Q(0),
      I5 => \^grp_vscale_core_polyphase_pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_filtcoeff_5_ce0\,
      O => p_0_in_4
    );
ram_reg_0_63_0_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_vscale_core_polyphase_pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_filtcoeff_5_ce0\,
      O => ram_reg_0_63_0_0_i_8_n_5
    );
\select_ln204_1_reg_348_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_fu_264_p3(3),
      Q => \select_ln204_1_reg_348_pp0_iter2_reg_reg[0]_srl2_n_5\
    );
\select_ln204_1_reg_348_pp0_iter2_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_fu_264_p3(4),
      Q => \select_ln204_1_reg_348_pp0_iter2_reg_reg[1]_srl2_n_5\
    );
\select_ln204_1_reg_348_pp0_iter2_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_fu_264_p3(5),
      Q => \select_ln204_1_reg_348_pp0_iter2_reg_reg[2]_srl2_n_5\
    );
\select_ln204_1_reg_348_pp0_iter2_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_fu_264_p3(6),
      Q => \select_ln204_1_reg_348_pp0_iter2_reg_reg[3]_srl2_n_5\
    );
\select_ln204_1_reg_348_pp0_iter2_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_fu_264_p3(7),
      Q => \select_ln204_1_reg_348_pp0_iter2_reg_reg[4]_srl2_n_5\
    );
\select_ln204_1_reg_348_pp0_iter2_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln204_1_reg_348(5),
      Q => \select_ln204_1_reg_348_pp0_iter2_reg_reg[5]_srl2_n_5\
    );
\select_ln204_1_reg_348_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln204_1_reg_348_pp0_iter2_reg_reg[0]_srl2_n_5\,
      Q => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(0),
      R => '0'
    );
\select_ln204_1_reg_348_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln204_1_reg_348_pp0_iter2_reg_reg[1]_srl2_n_5\,
      Q => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(1),
      R => '0'
    );
\select_ln204_1_reg_348_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln204_1_reg_348_pp0_iter2_reg_reg[2]_srl2_n_5\,
      Q => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(2),
      R => '0'
    );
\select_ln204_1_reg_348_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln204_1_reg_348_pp0_iter2_reg_reg[3]_srl2_n_5\,
      Q => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(3),
      R => '0'
    );
\select_ln204_1_reg_348_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln204_1_reg_348_pp0_iter2_reg_reg[4]_srl2_n_5\,
      Q => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(4),
      R => '0'
    );
\select_ln204_1_reg_348_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln204_1_reg_348_pp0_iter2_reg_reg[5]_srl2_n_5\,
      Q => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(5),
      R => '0'
    );
\select_ln204_1_reg_348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => select_ln204_1_reg_348(5),
      R => '0'
    );
\select_ln204_1_reg_348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => select_ln204_1_reg_348(6),
      R => '0'
    );
\select_ln204_reg_343_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vscale_core_polyphase_U0_vfltCoeff_address0(0),
      Q => select_ln204_reg_343_pp0_iter2_reg(0),
      R => '0'
    );
\select_ln204_reg_343_pp0_iter2_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln204_reg_343(1),
      Q => \select_ln204_reg_343_pp0_iter2_reg_reg[1]_srl2_n_5\
    );
\select_ln204_reg_343_pp0_iter2_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln204_reg_343(2),
      Q => \select_ln204_reg_343_pp0_iter2_reg_reg[2]_srl2_n_5\
    );
\select_ln204_reg_343_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln204_reg_343_pp0_iter2_reg(0),
      Q => select_ln204_reg_343_pp0_iter3_reg(0),
      R => '0'
    );
\select_ln204_reg_343_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln204_reg_343_pp0_iter2_reg_reg[1]_srl2_n_5\,
      Q => select_ln204_reg_343_pp0_iter3_reg(1),
      R => '0'
    );
\select_ln204_reg_343_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln204_reg_343_pp0_iter2_reg_reg[2]_srl2_n_5\,
      Q => select_ln204_reg_343_pp0_iter3_reg(2),
      R => '0'
    );
\select_ln204_reg_343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => select_ln204_fu_233_p3(0),
      Q => select_ln204_reg_343(0),
      R => '0'
    );
\select_ln204_reg_343_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => select_ln204_fu_233_p3(1),
      Q => select_ln204_reg_343(1),
      R => '0'
    );
\select_ln204_reg_343_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => select_ln204_fu_233_p3(2),
      Q => select_ln204_reg_343(2),
      R => '0'
    );
\trunc_ln204_reg_355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => tmp_fu_264_p3(3),
      R => '0'
    );
\trunc_ln204_reg_355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => tmp_fu_264_p3(4),
      R => '0'
    );
\trunc_ln204_reg_355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => tmp_fu_264_p3(5),
      R => '0'
    );
\trunc_ln204_reg_355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => tmp_fu_264_p3(6),
      R => '0'
    );
\trunc_ln204_reg_355_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => tmp_fu_264_p3(7),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(0),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(0),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(10),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(10),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(11),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(11),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(12),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(12),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(13),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(13),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(14),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(14),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(15),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(15),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(1),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(1),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(2),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(2),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(3),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(3),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(4),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(4),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(5),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(5),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(6),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(6),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(7),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(7),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(8),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(8),
      R => '0'
    );
\vfltCoeff_load_reg_375_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vfltCoeff_load_reg_375_reg[15]_1\(9),
      Q => \vfltCoeff_load_reg_375_reg[15]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    \icmp_ln767_reg_435_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln797_reg_425_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln797_1_reg_430_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    internal_empty_n4_out : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \icmp_ln797_reg_425_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln797_1_reg_430_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write : in STD_LOGIC;
    HwReg_ColorMode_channel_empty_n : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    SrcYUV_full_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    internal_empty_n_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    HwReg_HeightIn_c12_channel_empty_n : in STD_LOGIC;
    HwReg_HeightIn_c_full_n : in STD_LOGIC;
    HwReg_Width_c14_channel_empty_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_start : in STD_LOGIC;
    HwReg_Width_c13_full_n : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Height_read_reg_403_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream is
  signal \^axivideo2multipixstream_u0_hwreg_width_c13_write\ : STD_LOGIC;
  signal Height_read_reg_403 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal WidthIn_read_reg_398 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ap_CS_fsm[4]_i_1_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal axi_data_2_lcssa_reg_164 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_2_lcssa_reg_164[23]_i_1_n_5\ : STD_LOGIC;
  signal axi_data_V_14_fu_96 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_last_2_lcssa_reg_174 : STD_LOGIC;
  signal axi_last_V_2_reg_154 : STD_LOGIC;
  signal axi_last_V_4_loc_fu_104 : STD_LOGIC;
  signal \cmp8748_reg_421_reg_n_5_[0]\ : STD_LOGIC;
  signal cols_reg_413 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal eol_0_lcssa_reg_185 : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_9 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_n_7 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_14 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_15 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_16 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_17 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_18 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_19 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_20 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_21 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_22 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_23 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_24 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_25 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_26 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_27 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_28 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_29 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_30 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_31 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_32 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_33 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_34 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_35 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_36 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_37 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_38 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_5 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_6 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_63 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_64 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_287_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_287_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_287_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_287_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_287_n_14 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_287_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_287_n_16 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_287_n_5 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_287_n_6 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_287_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_287_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_287_n_9 : STD_LOGIC;
  signal i_4_fu_321_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_4_reg_439 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_4_reg_439[10]_i_2_n_5\ : STD_LOGIC;
  signal i_fu_92 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal icmp_ln767_fu_316_p2 : STD_LOGIC;
  signal icmp_ln767_fu_316_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln767_fu_316_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln767_fu_316_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln767_fu_316_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln767_fu_316_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln767_fu_316_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln767_fu_316_p2_carry_n_8 : STD_LOGIC;
  signal \^icmp_ln767_reg_435_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln797_1_reg_430_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln797_reg_425_reg[0]_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal regslice_both_s_axis_video_V_data_V_U_n_10 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_24 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_25 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_26 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_27 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_28 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_29 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_30 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_9 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_7 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_user_V_U_n_7 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_user_V_U_n_8 : STD_LOGIC;
  signal rows_reg_408 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal s_axis_video_TVALID_int_regslice : STD_LOGIC;
  signal sof_fu_100 : STD_LOGIC;
  signal \sof_fu_100[0]_i_1_n_5\ : STD_LOGIC;
  signal NLW_icmp_ln767_fu_316_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_2\ : label is "soft_lutpair21";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \i_4_reg_439[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \i_4_reg_439[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \i_4_reg_439[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i_4_reg_439[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i_4_reg_439[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i_4_reg_439[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i_4_reg_439[8]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i_4_reg_439[9]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sof_fu_100[0]_i_1\ : label is "soft_lutpair19";
begin
  AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write <= \^axivideo2multipixstream_u0_hwreg_width_c13_write\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  \icmp_ln767_reg_435_reg[0]_0\ <= \^icmp_ln767_reg_435_reg[0]_0\;
  \icmp_ln797_1_reg_430_reg[0]_0\ <= \^icmp_ln797_1_reg_430_reg[0]_0\;
  \icmp_ln797_reg_425_reg[0]_0\ <= \^icmp_ln797_reg_425_reg[0]_0\;
\Height_read_reg_403_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Height_read_reg_403_reg[10]_0\(0),
      Q => Height_read_reg_403(0),
      R => '0'
    );
\Height_read_reg_403_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Height_read_reg_403_reg[10]_0\(10),
      Q => Height_read_reg_403(10),
      R => '0'
    );
\Height_read_reg_403_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Height_read_reg_403_reg[10]_0\(1),
      Q => Height_read_reg_403(1),
      R => '0'
    );
\Height_read_reg_403_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Height_read_reg_403_reg[10]_0\(2),
      Q => Height_read_reg_403(2),
      R => '0'
    );
\Height_read_reg_403_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Height_read_reg_403_reg[10]_0\(3),
      Q => Height_read_reg_403(3),
      R => '0'
    );
\Height_read_reg_403_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Height_read_reg_403_reg[10]_0\(4),
      Q => Height_read_reg_403(4),
      R => '0'
    );
\Height_read_reg_403_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Height_read_reg_403_reg[10]_0\(5),
      Q => Height_read_reg_403(5),
      R => '0'
    );
\Height_read_reg_403_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Height_read_reg_403_reg[10]_0\(6),
      Q => Height_read_reg_403(6),
      R => '0'
    );
\Height_read_reg_403_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Height_read_reg_403_reg[10]_0\(7),
      Q => Height_read_reg_403(7),
      R => '0'
    );
\Height_read_reg_403_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Height_read_reg_403_reg[10]_0\(8),
      Q => Height_read_reg_403(8),
      R => '0'
    );
\Height_read_reg_403_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Height_read_reg_403_reg[10]_0\(9),
      Q => Height_read_reg_403(9),
      R => '0'
    );
\WidthIn_read_reg_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => WidthIn_read_reg_398(0),
      R => '0'
    );
\WidthIn_read_reg_398_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => WidthIn_read_reg_398(10),
      R => '0'
    );
\WidthIn_read_reg_398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => WidthIn_read_reg_398(1),
      R => '0'
    );
\WidthIn_read_reg_398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => WidthIn_read_reg_398(2),
      R => '0'
    );
\WidthIn_read_reg_398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => WidthIn_read_reg_398(3),
      R => '0'
    );
\WidthIn_read_reg_398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => WidthIn_read_reg_398(4),
      R => '0'
    );
\WidthIn_read_reg_398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => WidthIn_read_reg_398(5),
      R => '0'
    );
\WidthIn_read_reg_398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => WidthIn_read_reg_398(6),
      R => '0'
    );
\WidthIn_read_reg_398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => WidthIn_read_reg_398(7),
      R => '0'
    );
\WidthIn_read_reg_398_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => WidthIn_read_reg_398(8),
      R => '0'
    );
\WidthIn_read_reg_398_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => WidthIn_read_reg_398(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => \^icmp_ln767_reg_435_reg[0]_0\,
      I3 => \^q\(2),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_HeightIn_c12_channel_empty_n,
      I2 => HwReg_HeightIn_c_full_n,
      I3 => HwReg_Width_c14_channel_empty_n,
      I4 => AXIvideo2MultiPixStream_U0_ap_start,
      I5 => HwReg_Width_c13_full_n,
      O => \^axivideo2multipixstream_u0_hwreg_width_c13_write\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => HwReg_ColorMode_channel_empty_n,
      I2 => \^q\(1),
      O => \ap_CS_fsm[4]_i_1_n_5\
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \cmp8748_reg_421_reg_n_5_[0]\,
      I1 => \^q\(2),
      I2 => \^icmp_ln767_reg_435_reg[0]_0\,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \cmp8748_reg_421_reg_n_5_[0]\,
      I1 => \^q\(2),
      I2 => \^icmp_ln767_reg_435_reg[0]_0\,
      O => ap_NS_fsm13_out
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^axivideo2multipixstream_u0_hwreg_width_c13_write\,
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[4]_i_1_n_5\,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\axi_data_2_lcssa_reg_164[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \^icmp_ln767_reg_435_reg[0]_0\,
      I1 => \^q\(2),
      I2 => \cmp8748_reg_421_reg_n_5_[0]\,
      I3 => ap_CS_fsm_state8,
      O => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\
    );
\axi_data_2_lcssa_reg_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_38,
      Q => axi_data_2_lcssa_reg_164(0),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_28,
      Q => axi_data_2_lcssa_reg_164(10),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_27,
      Q => axi_data_2_lcssa_reg_164(11),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_26,
      Q => axi_data_2_lcssa_reg_164(12),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_25,
      Q => axi_data_2_lcssa_reg_164(13),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_24,
      Q => axi_data_2_lcssa_reg_164(14),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_23,
      Q => axi_data_2_lcssa_reg_164(15),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_22,
      Q => axi_data_2_lcssa_reg_164(16),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_21,
      Q => axi_data_2_lcssa_reg_164(17),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_20,
      Q => axi_data_2_lcssa_reg_164(18),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_19,
      Q => axi_data_2_lcssa_reg_164(19),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_37,
      Q => axi_data_2_lcssa_reg_164(1),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_18,
      Q => axi_data_2_lcssa_reg_164(20),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_17,
      Q => axi_data_2_lcssa_reg_164(21),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_16,
      Q => axi_data_2_lcssa_reg_164(22),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_15,
      Q => axi_data_2_lcssa_reg_164(23),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_36,
      Q => axi_data_2_lcssa_reg_164(2),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_35,
      Q => axi_data_2_lcssa_reg_164(3),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_34,
      Q => axi_data_2_lcssa_reg_164(4),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_33,
      Q => axi_data_2_lcssa_reg_164(5),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_32,
      Q => axi_data_2_lcssa_reg_164(6),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_31,
      Q => axi_data_2_lcssa_reg_164(7),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_30,
      Q => axi_data_2_lcssa_reg_164(8),
      R => '0'
    );
\axi_data_2_lcssa_reg_164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_29,
      Q => axi_data_2_lcssa_reg_164(9),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(0),
      Q => axi_data_V_14_fu_96(0),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(10),
      Q => axi_data_V_14_fu_96(10),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(11),
      Q => axi_data_V_14_fu_96(11),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(12),
      Q => axi_data_V_14_fu_96(12),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(13),
      Q => axi_data_V_14_fu_96(13),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(14),
      Q => axi_data_V_14_fu_96(14),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(15),
      Q => axi_data_V_14_fu_96(15),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(16),
      Q => axi_data_V_14_fu_96(16),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(17),
      Q => axi_data_V_14_fu_96(17),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(18),
      Q => axi_data_V_14_fu_96(18),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(19),
      Q => axi_data_V_14_fu_96(19),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(1),
      Q => axi_data_V_14_fu_96(1),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(20),
      Q => axi_data_V_14_fu_96(20),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(21),
      Q => axi_data_V_14_fu_96(21),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(22),
      Q => axi_data_V_14_fu_96(22),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(23),
      Q => axi_data_V_14_fu_96(23),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(2),
      Q => axi_data_V_14_fu_96(2),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(3),
      Q => axi_data_V_14_fu_96(3),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(4),
      Q => axi_data_V_14_fu_96(4),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(5),
      Q => axi_data_V_14_fu_96(5),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(6),
      Q => axi_data_V_14_fu_96(6),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(7),
      Q => axi_data_V_14_fu_96(7),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(8),
      Q => axi_data_V_14_fu_96(8),
      R => '0'
    );
\axi_data_V_14_fu_96_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      D => p_1_in(9),
      Q => axi_data_V_14_fu_96(9),
      R => '0'
    );
\axi_last_2_lcssa_reg_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_2_lcssa_reg_164[23]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_14,
      Q => axi_last_2_lcssa_reg_174,
      R => '0'
    );
\axi_last_V_2_reg_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_n_7,
      Q => axi_last_V_2_reg_154,
      R => '0'
    );
\axi_last_V_4_loc_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_10,
      Q => axi_last_V_4_loc_fu_104,
      R => '0'
    );
\cmp8748_reg_421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_s_fu_287_n_5,
      Q => \cmp8748_reg_421_reg_n_5_[0]\,
      R => '0'
    );
\cols_reg_413_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_reg_unsigned_short_s_fu_287_n_16,
      Q => cols_reg_413(0),
      R => '0'
    );
\cols_reg_413_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_reg_unsigned_short_s_fu_287_n_6,
      Q => cols_reg_413(10),
      R => '0'
    );
\cols_reg_413_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_reg_unsigned_short_s_fu_287_n_15,
      Q => cols_reg_413(1),
      R => '0'
    );
\cols_reg_413_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_reg_unsigned_short_s_fu_287_n_14,
      Q => cols_reg_413(2),
      R => '0'
    );
\cols_reg_413_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_reg_unsigned_short_s_fu_287_n_13,
      Q => cols_reg_413(3),
      R => '0'
    );
\cols_reg_413_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_reg_unsigned_short_s_fu_287_n_12,
      Q => cols_reg_413(4),
      R => '0'
    );
\cols_reg_413_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_reg_unsigned_short_s_fu_287_n_11,
      Q => cols_reg_413(5),
      R => '0'
    );
\cols_reg_413_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_reg_unsigned_short_s_fu_287_n_10,
      Q => cols_reg_413(6),
      R => '0'
    );
\cols_reg_413_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_reg_unsigned_short_s_fu_287_n_9,
      Q => cols_reg_413(7),
      R => '0'
    );
\cols_reg_413_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_reg_unsigned_short_s_fu_287_n_8,
      Q => cols_reg_413(8),
      R => '0'
    );
\cols_reg_413_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_reg_unsigned_short_s_fu_287_n_7,
      Q => cols_reg_413(9),
      R => '0'
    );
\eol_0_lcssa_reg_185_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_64,
      Q => eol_0_lcssa_reg_185,
      R => '0'
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
     port map (
      D(1 downto 0) => ap_NS_fsm(10 downto 9),
      E(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[8]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_2_lcssa_reg_174 => axi_last_2_lcssa_reg_174,
      \axi_last_2_lcssa_reg_174_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_10,
      axi_last_V_4_loc_fu_104 => axi_last_V_4_loc_fu_104,
      eol_0_lcssa_reg_185 => eol_0_lcssa_reg_185,
      \eol_0_lcssa_reg_185_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_9,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_11,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
     port map (
      HwReg_ColorMode_channel_empty_n => HwReg_ColorMode_channel_empty_n,
      Q(1) => ap_CS_fsm_state11,
      Q(0) => \^q\(1),
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => regslice_both_s_axis_video_V_user_V_U_n_7,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_2_reg_154 => axi_last_V_2_reg_154,
      axi_last_V_4_loc_fu_104 => axi_last_V_4_loc_fu_104,
      \axi_last_V_4_loc_fu_104_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_n_7,
      \axi_last_V_fu_48_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_7,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_s_axis_video_V_user_V_U_n_8,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
     port map (
      \B_V_data_1_state_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_7,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      D(1 downto 0) => ap_NS_fsm(7 downto 6),
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => \^q\(2),
      Q(0) => ap_CS_fsm_state3,
      SrcYUV_full_n => SrcYUV_full_n,
      \ap_CS_fsm_reg[6]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_5,
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]_0\,
      ap_NS_fsm13_out => ap_NS_fsm13_out,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\ => \^icmp_ln797_reg_425_reg[0]_0\,
      \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\ => \^icmp_ln797_1_reg_430_reg[0]_0\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_2_lcssa_reg_164_reg[23]\(23 downto 0) => axi_data_V_14_fu_96(23 downto 0),
      \axi_data_V_14_fu_96_reg[23]\(23) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_15,
      \axi_data_V_14_fu_96_reg[23]\(22) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_16,
      \axi_data_V_14_fu_96_reg[23]\(21) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_17,
      \axi_data_V_14_fu_96_reg[23]\(20) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_18,
      \axi_data_V_14_fu_96_reg[23]\(19) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_19,
      \axi_data_V_14_fu_96_reg[23]\(18) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_20,
      \axi_data_V_14_fu_96_reg[23]\(17) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_21,
      \axi_data_V_14_fu_96_reg[23]\(16) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_22,
      \axi_data_V_14_fu_96_reg[23]\(15) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_23,
      \axi_data_V_14_fu_96_reg[23]\(14) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_24,
      \axi_data_V_14_fu_96_reg[23]\(13) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_25,
      \axi_data_V_14_fu_96_reg[23]\(12) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_26,
      \axi_data_V_14_fu_96_reg[23]\(11) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_27,
      \axi_data_V_14_fu_96_reg[23]\(10) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_28,
      \axi_data_V_14_fu_96_reg[23]\(9) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_29,
      \axi_data_V_14_fu_96_reg[23]\(8) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_30,
      \axi_data_V_14_fu_96_reg[23]\(7) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_31,
      \axi_data_V_14_fu_96_reg[23]\(6) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_32,
      \axi_data_V_14_fu_96_reg[23]\(5) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_33,
      \axi_data_V_14_fu_96_reg[23]\(4) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_34,
      \axi_data_V_14_fu_96_reg[23]\(3) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_35,
      \axi_data_V_14_fu_96_reg[23]\(2) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_36,
      \axi_data_V_14_fu_96_reg[23]\(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_37,
      \axi_data_V_14_fu_96_reg[23]\(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_38,
      \axi_data_V_fu_98_reg[23]_0\(23) => regslice_both_s_axis_video_V_data_V_U_n_7,
      \axi_data_V_fu_98_reg[23]_0\(22) => regslice_both_s_axis_video_V_data_V_U_n_8,
      \axi_data_V_fu_98_reg[23]_0\(21) => regslice_both_s_axis_video_V_data_V_U_n_9,
      \axi_data_V_fu_98_reg[23]_0\(20) => regslice_both_s_axis_video_V_data_V_U_n_10,
      \axi_data_V_fu_98_reg[23]_0\(19) => regslice_both_s_axis_video_V_data_V_U_n_11,
      \axi_data_V_fu_98_reg[23]_0\(18) => regslice_both_s_axis_video_V_data_V_U_n_12,
      \axi_data_V_fu_98_reg[23]_0\(17) => regslice_both_s_axis_video_V_data_V_U_n_13,
      \axi_data_V_fu_98_reg[23]_0\(16) => regslice_both_s_axis_video_V_data_V_U_n_14,
      \axi_data_V_fu_98_reg[23]_0\(15) => regslice_both_s_axis_video_V_data_V_U_n_15,
      \axi_data_V_fu_98_reg[23]_0\(14) => regslice_both_s_axis_video_V_data_V_U_n_16,
      \axi_data_V_fu_98_reg[23]_0\(13) => regslice_both_s_axis_video_V_data_V_U_n_17,
      \axi_data_V_fu_98_reg[23]_0\(12) => regslice_both_s_axis_video_V_data_V_U_n_18,
      \axi_data_V_fu_98_reg[23]_0\(11) => regslice_both_s_axis_video_V_data_V_U_n_19,
      \axi_data_V_fu_98_reg[23]_0\(10) => regslice_both_s_axis_video_V_data_V_U_n_20,
      \axi_data_V_fu_98_reg[23]_0\(9) => regslice_both_s_axis_video_V_data_V_U_n_21,
      \axi_data_V_fu_98_reg[23]_0\(8) => regslice_both_s_axis_video_V_data_V_U_n_22,
      \axi_data_V_fu_98_reg[23]_0\(7) => regslice_both_s_axis_video_V_data_V_U_n_23,
      \axi_data_V_fu_98_reg[23]_0\(6) => regslice_both_s_axis_video_V_data_V_U_n_24,
      \axi_data_V_fu_98_reg[23]_0\(5) => regslice_both_s_axis_video_V_data_V_U_n_25,
      \axi_data_V_fu_98_reg[23]_0\(4) => regslice_both_s_axis_video_V_data_V_U_n_26,
      \axi_data_V_fu_98_reg[23]_0\(3) => regslice_both_s_axis_video_V_data_V_U_n_27,
      \axi_data_V_fu_98_reg[23]_0\(2) => regslice_both_s_axis_video_V_data_V_U_n_28,
      \axi_data_V_fu_98_reg[23]_0\(1) => regslice_both_s_axis_video_V_data_V_U_n_29,
      \axi_data_V_fu_98_reg[23]_0\(0) => regslice_both_s_axis_video_V_data_V_U_n_30,
      axi_last_V_2_reg_154 => axi_last_V_2_reg_154,
      \axi_last_V_2_reg_154_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_14,
      \axi_last_V_fu_102_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_5,
      eol_0_lcssa_reg_185 => eol_0_lcssa_reg_185,
      \eol_0_lcssa_reg_185_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_64,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_6,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_63,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1 => \cmp8748_reg_421_reg_n_5_[0]\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2 => \^icmp_ln767_reg_435_reg[0]_0\,
      icmp_ln772_fu_221_p2_carry_0(10 downto 0) => cols_reg_413(10 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n_reg => internal_empty_n_reg_0,
      internal_empty_n_reg_0 => internal_empty_n_reg_1,
      internal_empty_n_reg_1(0) => internal_empty_n_reg_2(0),
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      shiftReg_ce => shiftReg_ce,
      sof_fu_100 => sof_fu_100
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_63,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_282: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_54
     port map (
      Q(10 downto 0) => d_read_reg_22(10 downto 0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[10]_0\(10 downto 0) => Height_read_reg_403(10 downto 0)
    );
grp_reg_unsigned_short_s_fu_287: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_55
     port map (
      Q(0) => \^q\(1),
      \ap_CS_fsm_reg[3]\ => grp_reg_unsigned_short_s_fu_287_n_5,
      ap_clk => ap_clk,
      \cmp8748_reg_421_reg[0]\ => \cmp8748_reg_421_reg_n_5_[0]\,
      \d_read_reg_22_reg[10]_0\(10) => grp_reg_unsigned_short_s_fu_287_n_6,
      \d_read_reg_22_reg[10]_0\(9) => grp_reg_unsigned_short_s_fu_287_n_7,
      \d_read_reg_22_reg[10]_0\(8) => grp_reg_unsigned_short_s_fu_287_n_8,
      \d_read_reg_22_reg[10]_0\(7) => grp_reg_unsigned_short_s_fu_287_n_9,
      \d_read_reg_22_reg[10]_0\(6) => grp_reg_unsigned_short_s_fu_287_n_10,
      \d_read_reg_22_reg[10]_0\(5) => grp_reg_unsigned_short_s_fu_287_n_11,
      \d_read_reg_22_reg[10]_0\(4) => grp_reg_unsigned_short_s_fu_287_n_12,
      \d_read_reg_22_reg[10]_0\(3) => grp_reg_unsigned_short_s_fu_287_n_13,
      \d_read_reg_22_reg[10]_0\(2) => grp_reg_unsigned_short_s_fu_287_n_14,
      \d_read_reg_22_reg[10]_0\(1) => grp_reg_unsigned_short_s_fu_287_n_15,
      \d_read_reg_22_reg[10]_0\(0) => grp_reg_unsigned_short_s_fu_287_n_16,
      \d_read_reg_22_reg[10]_1\(10 downto 0) => WidthIn_read_reg_398(10 downto 0)
    );
\i_4_reg_439[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_92(0),
      O => i_4_fu_321_p2(0)
    );
\i_4_reg_439[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_92(8),
      I1 => i_fu_92(6),
      I2 => \i_4_reg_439[10]_i_2_n_5\,
      I3 => i_fu_92(7),
      I4 => i_fu_92(9),
      I5 => i_fu_92(10),
      O => i_4_fu_321_p2(10)
    );
\i_4_reg_439[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_fu_92(5),
      I1 => i_fu_92(3),
      I2 => i_fu_92(1),
      I3 => i_fu_92(0),
      I4 => i_fu_92(2),
      I5 => i_fu_92(4),
      O => \i_4_reg_439[10]_i_2_n_5\
    );
\i_4_reg_439[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_92(0),
      I1 => i_fu_92(1),
      O => i_4_fu_321_p2(1)
    );
\i_4_reg_439[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_92(0),
      I1 => i_fu_92(1),
      I2 => i_fu_92(2),
      O => i_4_fu_321_p2(2)
    );
\i_4_reg_439[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_92(1),
      I1 => i_fu_92(0),
      I2 => i_fu_92(2),
      I3 => i_fu_92(3),
      O => i_4_fu_321_p2(3)
    );
\i_4_reg_439[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_92(2),
      I1 => i_fu_92(0),
      I2 => i_fu_92(1),
      I3 => i_fu_92(3),
      I4 => i_fu_92(4),
      O => i_4_fu_321_p2(4)
    );
\i_4_reg_439[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_92(3),
      I1 => i_fu_92(1),
      I2 => i_fu_92(0),
      I3 => i_fu_92(2),
      I4 => i_fu_92(4),
      I5 => i_fu_92(5),
      O => i_4_fu_321_p2(5)
    );
\i_4_reg_439[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_4_reg_439[10]_i_2_n_5\,
      I1 => i_fu_92(6),
      O => i_4_fu_321_p2(6)
    );
\i_4_reg_439[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_4_reg_439[10]_i_2_n_5\,
      I1 => i_fu_92(6),
      I2 => i_fu_92(7),
      O => i_4_fu_321_p2(7)
    );
\i_4_reg_439[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_92(6),
      I1 => \i_4_reg_439[10]_i_2_n_5\,
      I2 => i_fu_92(7),
      I3 => i_fu_92(8),
      O => i_4_fu_321_p2(8)
    );
\i_4_reg_439[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_92(7),
      I1 => \i_4_reg_439[10]_i_2_n_5\,
      I2 => i_fu_92(6),
      I3 => i_fu_92(8),
      I4 => i_fu_92(9),
      O => i_4_fu_321_p2(9)
    );
\i_4_reg_439_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_4_fu_321_p2(0),
      Q => i_4_reg_439(0),
      R => '0'
    );
\i_4_reg_439_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_4_fu_321_p2(10),
      Q => i_4_reg_439(10),
      R => '0'
    );
\i_4_reg_439_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_4_fu_321_p2(1),
      Q => i_4_reg_439(1),
      R => '0'
    );
\i_4_reg_439_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_4_fu_321_p2(2),
      Q => i_4_reg_439(2),
      R => '0'
    );
\i_4_reg_439_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_4_fu_321_p2(3),
      Q => i_4_reg_439(3),
      R => '0'
    );
\i_4_reg_439_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_4_fu_321_p2(4),
      Q => i_4_reg_439(4),
      R => '0'
    );
\i_4_reg_439_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_4_fu_321_p2(5),
      Q => i_4_reg_439(5),
      R => '0'
    );
\i_4_reg_439_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_4_fu_321_p2(6),
      Q => i_4_reg_439(6),
      R => '0'
    );
\i_4_reg_439_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_4_fu_321_p2(7),
      Q => i_4_reg_439(7),
      R => '0'
    );
\i_4_reg_439_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_4_fu_321_p2(8),
      Q => i_4_reg_439(8),
      R => '0'
    );
\i_4_reg_439_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_4_fu_321_p2(9),
      Q => i_4_reg_439(9),
      R => '0'
    );
\i_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_439(0),
      Q => i_fu_92(0),
      R => \^axivideo2multipixstream_u0_hwreg_width_c13_write\
    );
\i_fu_92_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_439(10),
      Q => i_fu_92(10),
      R => \^axivideo2multipixstream_u0_hwreg_width_c13_write\
    );
\i_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_439(1),
      Q => i_fu_92(1),
      R => \^axivideo2multipixstream_u0_hwreg_width_c13_write\
    );
\i_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_439(2),
      Q => i_fu_92(2),
      R => \^axivideo2multipixstream_u0_hwreg_width_c13_write\
    );
\i_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_439(3),
      Q => i_fu_92(3),
      R => \^axivideo2multipixstream_u0_hwreg_width_c13_write\
    );
\i_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_439(4),
      Q => i_fu_92(4),
      R => \^axivideo2multipixstream_u0_hwreg_width_c13_write\
    );
\i_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_439(5),
      Q => i_fu_92(5),
      R => \^axivideo2multipixstream_u0_hwreg_width_c13_write\
    );
\i_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_439(6),
      Q => i_fu_92(6),
      R => \^axivideo2multipixstream_u0_hwreg_width_c13_write\
    );
\i_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_439(7),
      Q => i_fu_92(7),
      R => \^axivideo2multipixstream_u0_hwreg_width_c13_write\
    );
\i_fu_92_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_439(8),
      Q => i_fu_92(8),
      R => \^axivideo2multipixstream_u0_hwreg_width_c13_write\
    );
\i_fu_92_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_439(9),
      Q => i_fu_92(9),
      R => \^axivideo2multipixstream_u0_hwreg_width_c13_write\
    );
icmp_ln767_fu_316_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln767_fu_316_p2,
      CO(2) => icmp_ln767_fu_316_p2_carry_n_6,
      CO(1) => icmp_ln767_fu_316_p2_carry_n_7,
      CO(0) => icmp_ln767_fu_316_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln767_fu_316_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln767_fu_316_p2_carry_i_1_n_5,
      S(2) => icmp_ln767_fu_316_p2_carry_i_2_n_5,
      S(1) => icmp_ln767_fu_316_p2_carry_i_3_n_5,
      S(0) => icmp_ln767_fu_316_p2_carry_i_4_n_5
    );
icmp_ln767_fu_316_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_92(9),
      I1 => rows_reg_408(9),
      I2 => i_fu_92(10),
      I3 => rows_reg_408(10),
      O => icmp_ln767_fu_316_p2_carry_i_1_n_5
    );
icmp_ln767_fu_316_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_92(6),
      I1 => rows_reg_408(6),
      I2 => rows_reg_408(8),
      I3 => i_fu_92(8),
      I4 => rows_reg_408(7),
      I5 => i_fu_92(7),
      O => icmp_ln767_fu_316_p2_carry_i_2_n_5
    );
icmp_ln767_fu_316_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_92(3),
      I1 => rows_reg_408(3),
      I2 => rows_reg_408(5),
      I3 => i_fu_92(5),
      I4 => rows_reg_408(4),
      I5 => i_fu_92(4),
      O => icmp_ln767_fu_316_p2_carry_i_3_n_5
    );
icmp_ln767_fu_316_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_92(0),
      I1 => rows_reg_408(0),
      I2 => rows_reg_408(2),
      I3 => i_fu_92(2),
      I4 => rows_reg_408(1),
      I5 => i_fu_92(1),
      O => icmp_ln767_fu_316_p2_carry_i_4_n_5
    );
\icmp_ln767_reg_435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => icmp_ln767_fu_316_p2,
      Q => \^icmp_ln767_reg_435_reg[0]_0\,
      R => '0'
    );
\icmp_ln797_1_reg_430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln797_1_reg_430_reg[0]_1\,
      Q => \^icmp_ln797_1_reg_430_reg[0]_0\,
      R => '0'
    );
\icmp_ln797_reg_425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln797_reg_425_reg[0]_1\,
      Q => \^icmp_ln797_reg_425_reg[0]_0\,
      R => '0'
    );
internal_full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => HwReg_ColorMode_channel_empty_n,
      O => \ap_CS_fsm_reg[3]_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_ap_start,
      I1 => \^icmp_ln767_reg_435_reg[0]_0\,
      I2 => \^q\(2),
      O => internal_empty_n_reg
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axivideo2multipixstream_u0_hwreg_width_c13_write\,
      I1 => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      O => E(0)
    );
regslice_both_s_axis_video_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both_56
     port map (
      B_V_data_1_sel_rd_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_7,
      \B_V_data_1_state_reg[0]_0\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_5,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      D(23 downto 0) => p_1_in(23 downto 0),
      Q(2) => ap_CS_fsm_state10,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_V_14_fu_96_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_9,
      \axi_data_V_14_fu_96_reg[23]\(23) => regslice_both_s_axis_video_V_data_V_U_n_7,
      \axi_data_V_14_fu_96_reg[23]\(22) => regslice_both_s_axis_video_V_data_V_U_n_8,
      \axi_data_V_14_fu_96_reg[23]\(21) => regslice_both_s_axis_video_V_data_V_U_n_9,
      \axi_data_V_14_fu_96_reg[23]\(20) => regslice_both_s_axis_video_V_data_V_U_n_10,
      \axi_data_V_14_fu_96_reg[23]\(19) => regslice_both_s_axis_video_V_data_V_U_n_11,
      \axi_data_V_14_fu_96_reg[23]\(18) => regslice_both_s_axis_video_V_data_V_U_n_12,
      \axi_data_V_14_fu_96_reg[23]\(17) => regslice_both_s_axis_video_V_data_V_U_n_13,
      \axi_data_V_14_fu_96_reg[23]\(16) => regslice_both_s_axis_video_V_data_V_U_n_14,
      \axi_data_V_14_fu_96_reg[23]\(15) => regslice_both_s_axis_video_V_data_V_U_n_15,
      \axi_data_V_14_fu_96_reg[23]\(14) => regslice_both_s_axis_video_V_data_V_U_n_16,
      \axi_data_V_14_fu_96_reg[23]\(13) => regslice_both_s_axis_video_V_data_V_U_n_17,
      \axi_data_V_14_fu_96_reg[23]\(12) => regslice_both_s_axis_video_V_data_V_U_n_18,
      \axi_data_V_14_fu_96_reg[23]\(11) => regslice_both_s_axis_video_V_data_V_U_n_19,
      \axi_data_V_14_fu_96_reg[23]\(10) => regslice_both_s_axis_video_V_data_V_U_n_20,
      \axi_data_V_14_fu_96_reg[23]\(9) => regslice_both_s_axis_video_V_data_V_U_n_21,
      \axi_data_V_14_fu_96_reg[23]\(8) => regslice_both_s_axis_video_V_data_V_U_n_22,
      \axi_data_V_14_fu_96_reg[23]\(7) => regslice_both_s_axis_video_V_data_V_U_n_23,
      \axi_data_V_14_fu_96_reg[23]\(6) => regslice_both_s_axis_video_V_data_V_U_n_24,
      \axi_data_V_14_fu_96_reg[23]\(5) => regslice_both_s_axis_video_V_data_V_U_n_25,
      \axi_data_V_14_fu_96_reg[23]\(4) => regslice_both_s_axis_video_V_data_V_U_n_26,
      \axi_data_V_14_fu_96_reg[23]\(3) => regslice_both_s_axis_video_V_data_V_U_n_27,
      \axi_data_V_14_fu_96_reg[23]\(2) => regslice_both_s_axis_video_V_data_V_U_n_28,
      \axi_data_V_14_fu_96_reg[23]\(1) => regslice_both_s_axis_video_V_data_V_U_n_29,
      \axi_data_V_14_fu_96_reg[23]\(0) => regslice_both_s_axis_video_V_data_V_U_n_30,
      \axi_data_V_14_fu_96_reg[23]_0\(23 downto 0) => axi_data_2_lcssa_reg_164(23 downto 0),
      \axi_data_V_fu_98_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_6,
      \axi_data_V_fu_98_reg[23]\(23 downto 0) => axi_data_V_14_fu_96(23 downto 0),
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
regslice_both_s_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_57\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_7,
      B_V_data_1_sel_rd_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_5,
      Q(0) => ap_CS_fsm_state10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_2_reg_154 => axi_last_V_2_reg_154,
      \axi_last_V_2_reg_154_reg[0]\ => regslice_both_s_axis_video_V_last_V_U_n_5,
      \axi_last_V_fu_102_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_6,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
regslice_both_s_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_58\
     port map (
      B_V_data_1_sel_rd_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_5,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_s_axis_video_V_user_V_U_n_7,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      HwReg_ColorMode_channel_empty_n => HwReg_ColorMode_channel_empty_n,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => \^q\(1),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\ => regslice_both_s_axis_video_V_user_V_U_n_8,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
\rows_reg_408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => d_read_reg_22(0),
      Q => rows_reg_408(0),
      R => '0'
    );
\rows_reg_408_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => d_read_reg_22(10),
      Q => rows_reg_408(10),
      R => '0'
    );
\rows_reg_408_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => d_read_reg_22(1),
      Q => rows_reg_408(1),
      R => '0'
    );
\rows_reg_408_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => d_read_reg_22(2),
      Q => rows_reg_408(2),
      R => '0'
    );
\rows_reg_408_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => d_read_reg_22(3),
      Q => rows_reg_408(3),
      R => '0'
    );
\rows_reg_408_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => d_read_reg_22(4),
      Q => rows_reg_408(4),
      R => '0'
    );
\rows_reg_408_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => d_read_reg_22(5),
      Q => rows_reg_408(5),
      R => '0'
    );
\rows_reg_408_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => d_read_reg_22(6),
      Q => rows_reg_408(6),
      R => '0'
    );
\rows_reg_408_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => d_read_reg_22(7),
      Q => rows_reg_408(7),
      R => '0'
    );
\rows_reg_408_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => d_read_reg_22(8),
      Q => rows_reg_408(8),
      R => '0'
    );
\rows_reg_408_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => d_read_reg_22(9),
      Q => rows_reg_408(9),
      R => '0'
    );
\sof_fu_100[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => sof_fu_100,
      I1 => \cmp8748_reg_421_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state8,
      I3 => \^axivideo2multipixstream_u0_hwreg_width_c13_write\,
      O => \sof_fu_100[0]_i_1_n_5\
    );
\sof_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_fu_100[0]_i_1_n_5\,
      Q => sof_fu_100,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_MultiPixStream2AXIvideo is
  port (
    \icmp_ln895_reg_382_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ColorMode_read_reg_207_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ColorMode_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    OutYUV_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ColorMode_read_reg_207_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \d_read_reg_22_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_MultiPixStream2AXIvideo is
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_2 : STD_LOGIC;
  signal B_V_data_1_sel_wr_3 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal B_V_data_1_state_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal B_V_data_1_state_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^b_v_data_1_state_reg[0]\ : STD_LOGIC;
  signal ColorMode_read_reg_207 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^colormode_read_reg_207_reg[0]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_mux_axi_data_V_12_phi_fu_198_p6 : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal ap_phi_mux_p_Val2_6_phi_fu_187_p6 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \cmp20244_reg_227_reg_n_5_[0]\ : STD_LOGIC;
  signal cols_reg_217 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_38 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_40 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_43 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_44 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_45 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_46 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_48 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_49 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_134_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_134_n_17 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_134_n_18 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_134_n_19 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_134_n_20 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_134_n_21 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_134_n_22 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_134_n_23 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_134_n_24 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_134_n_25 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_134_n_26 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_134_n_27 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_134_n_28 : STD_LOGIC;
  signal i_2_fu_174_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_2_reg_234 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_2_reg_234[10]_i_2_n_5\ : STD_LOGIC;
  signal i_fu_78 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal icmp_ln893_fu_169_p2 : STD_LOGIC;
  signal icmp_ln893_fu_169_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln893_fu_169_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln893_fu_169_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln893_fu_169_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln893_fu_169_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln893_fu_169_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln893_fu_169_p2_carry_n_8 : STD_LOGIC;
  signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal regslice_both_m_axis_video_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_user_V_U_n_5 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_user_V_U_n_6 : STD_LOGIC;
  signal rows_reg_212 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sof_fu_82 : STD_LOGIC;
  signal sub_fu_154_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sub_reg_222 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp_last_V_reg_386_pp0_iter1_reg : STD_LOGIC;
  signal NLW_icmp_ln893_fu_169_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_2_reg_234[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \i_2_reg_234[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \i_2_reg_234[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \i_2_reg_234[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \i_2_reg_234[6]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i_2_reg_234[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i_2_reg_234[8]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \i_2_reg_234[9]_i_1\ : label is "soft_lutpair136";
begin
  \B_V_data_1_state_reg[0]\ <= \^b_v_data_1_state_reg[0]\;
  \ColorMode_read_reg_207_reg[0]_0\ <= \^colormode_read_reg_207_reg[0]_0\;
  Q(0) <= \^q\(0);
\ColorMode_read_reg_207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_207_reg[7]_0\(0),
      Q => ColorMode_read_reg_207(0),
      R => '0'
    );
\ColorMode_read_reg_207_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_207_reg[7]_0\(1),
      Q => ColorMode_read_reg_207(1),
      R => '0'
    );
\ColorMode_read_reg_207_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_207_reg[7]_0\(2),
      Q => ColorMode_read_reg_207(2),
      R => '0'
    );
\ColorMode_read_reg_207_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_207_reg[7]_0\(3),
      Q => ColorMode_read_reg_207(3),
      R => '0'
    );
\ColorMode_read_reg_207_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_207_reg[7]_0\(4),
      Q => ColorMode_read_reg_207(4),
      R => '0'
    );
\ColorMode_read_reg_207_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_207_reg[7]_0\(5),
      Q => ColorMode_read_reg_207(5),
      R => '0'
    );
\ColorMode_read_reg_207_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_207_reg[7]_0\(6),
      Q => ColorMode_read_reg_207(6),
      R => '0'
    );
\ColorMode_read_reg_207_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_207_reg[7]_0\(7),
      Q => ColorMode_read_reg_207(7),
      R => '0'
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \cmp20244_reg_227_reg_n_5_[0]\,
      I1 => ap_CS_fsm_state3,
      I2 => icmp_ln893_fu_169_p2,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => MultiPixStream2AXIvideo_U0_ColorMode_read,
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\cmp20244_reg_227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_s_fu_134_n_28,
      Q => \cmp20244_reg_227_reg_n_5_[0]\,
      R => '0'
    );
\cols_reg_217_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_134_n_27,
      Q => cols_reg_217(0),
      R => '0'
    );
\cols_reg_217_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_134_n_17,
      Q => cols_reg_217(10),
      R => '0'
    );
\cols_reg_217_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_134_n_26,
      Q => cols_reg_217(1),
      R => '0'
    );
\cols_reg_217_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_134_n_25,
      Q => cols_reg_217(2),
      R => '0'
    );
\cols_reg_217_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_134_n_24,
      Q => cols_reg_217(3),
      R => '0'
    );
\cols_reg_217_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_134_n_23,
      Q => cols_reg_217(4),
      R => '0'
    );
\cols_reg_217_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_134_n_22,
      Q => cols_reg_217(5),
      R => '0'
    );
\cols_reg_217_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_134_n_21,
      Q => cols_reg_217(6),
      R => '0'
    );
\cols_reg_217_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_134_n_20,
      Q => cols_reg_217(7),
      R => '0'
    );
\cols_reg_217_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_134_n_19,
      Q => cols_reg_217(8),
      R => '0'
    );
\cols_reg_217_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_134_n_18,
      Q => cols_reg_217(9),
      R => '0'
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2
     port map (
      \B_V_data_1_payload_A_reg[23]\ => \^colormode_read_reg_207_reg[0]_0\,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_2 => B_V_data_1_sel_wr_2,
      B_V_data_1_sel_wr_3 => B_V_data_1_sel_wr_3,
      B_V_data_1_state(0) => B_V_data_1_state_1(1),
      B_V_data_1_state_0(0) => B_V_data_1_state_0(1),
      B_V_data_1_state_1(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[0]\ => \^b_v_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[1]\ => regslice_both_m_axis_video_V_last_V_U_n_6,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_m_axis_video_V_last_V_U_n_5,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_m_axis_video_V_user_V_U_n_6,
      \B_V_data_1_state_reg[1]_2\ => regslice_both_m_axis_video_V_user_V_U_n_5,
      CO(0) => icmp_ln893_fu_169_p2,
      D(1) => ap_NS_fsm(4),
      D(0) => ap_NS_fsm(2),
      E(0) => E(0),
      MultiPixStream2AXIvideo_U0_ColorMode_read => MultiPixStream2AXIvideo_U0_ColorMode_read,
      OutYUV_empty_n => OutYUV_empty_n,
      Q(3) => ap_CS_fsm_state5,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[3]\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_38,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]_0\,
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm_reg[4]_1\,
      \ap_CS_fsm_reg[4]_1\ => \cmp20244_reg_227_reg_n_5_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\(7 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cmp20244_reg_227_reg[0]\(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13,
      \cmp20244_reg_227_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_49,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_40,
      \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_1\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_43,
      \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_2\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_44,
      \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_3\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_45,
      \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_4\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_46,
      \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_5\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_48,
      \icmp_ln895_reg_382_reg[0]_0\ => \icmp_ln895_reg_382_reg[0]\,
      \icmp_ln895_reg_382_reg[0]_1\(10 downto 0) => cols_reg_217(10 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \out\(23 downto 0) => \out\(23 downto 0),
      \pix_rgb_V_reg_391_reg[7]_0\(23 downto 16) => ap_phi_mux_axi_data_V_12_phi_fu_198_p6(23 downto 16),
      \pix_rgb_V_reg_391_reg[7]_0\(15 downto 8) => ap_phi_mux_p_Val2_6_phi_fu_187_p6(15 downto 8),
      \pix_rgb_V_reg_391_reg[7]_0\(7 downto 0) => data1(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      sof_fu_82 => sof_fu_82,
      tmp_last_V_fu_231_p2_carry_0(11 downto 0) => sub_reg_222(11 downto 0),
      tmp_last_V_reg_386_pp0_iter1_reg => tmp_last_V_reg_386_pp0_iter1_reg,
      \tmp_user_V_reg_161_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_7
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_38,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_128: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s
     port map (
      Q(10 downto 0) => d_read_reg_22(10 downto 0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[10]_0\(10 downto 0) => \d_read_reg_22_reg[10]\(10 downto 0)
    );
grp_reg_unsigned_short_s_fu_134: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_reg_unsigned_short_s_44
     port map (
      D(11 downto 2) => sub_fu_154_p2(11 downto 2),
      D(1) => grp_reg_unsigned_short_s_fu_134_n_15,
      D(0) => sub_fu_154_p2(0),
      Q(10) => grp_reg_unsigned_short_s_fu_134_n_17,
      Q(9) => grp_reg_unsigned_short_s_fu_134_n_18,
      Q(8) => grp_reg_unsigned_short_s_fu_134_n_19,
      Q(7) => grp_reg_unsigned_short_s_fu_134_n_20,
      Q(6) => grp_reg_unsigned_short_s_fu_134_n_21,
      Q(5) => grp_reg_unsigned_short_s_fu_134_n_22,
      Q(4) => grp_reg_unsigned_short_s_fu_134_n_23,
      Q(3) => grp_reg_unsigned_short_s_fu_134_n_24,
      Q(2) => grp_reg_unsigned_short_s_fu_134_n_25,
      Q(1) => grp_reg_unsigned_short_s_fu_134_n_26,
      Q(0) => grp_reg_unsigned_short_s_fu_134_n_27,
      ap_clk => ap_clk,
      \cmp20244_reg_227_reg[0]\ => grp_reg_unsigned_short_s_fu_134_n_28,
      \cmp20244_reg_227_reg[0]_0\ => \cmp20244_reg_227_reg_n_5_[0]\,
      \cmp20244_reg_227_reg[0]_1\(0) => ap_CS_fsm_state2,
      \d_read_reg_22_reg[10]_0\(10 downto 0) => D(10 downto 0)
    );
\i_2_reg_234[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_78(0),
      O => i_2_fu_174_p2(0)
    );
\i_2_reg_234[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_fu_78(10),
      I1 => i_fu_78(6),
      I2 => \i_2_reg_234[10]_i_2_n_5\,
      I3 => i_fu_78(7),
      I4 => i_fu_78(8),
      I5 => i_fu_78(9),
      O => i_2_fu_174_p2(10)
    );
\i_2_reg_234[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_fu_78(3),
      I1 => i_fu_78(2),
      I2 => i_fu_78(0),
      I3 => i_fu_78(1),
      I4 => i_fu_78(4),
      I5 => i_fu_78(5),
      O => \i_2_reg_234[10]_i_2_n_5\
    );
\i_2_reg_234[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_78(0),
      I1 => i_fu_78(1),
      O => i_2_fu_174_p2(1)
    );
\i_2_reg_234[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_78(2),
      I1 => i_fu_78(1),
      I2 => i_fu_78(0),
      O => i_2_fu_174_p2(2)
    );
\i_2_reg_234[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_78(3),
      I1 => i_fu_78(2),
      I2 => i_fu_78(0),
      I3 => i_fu_78(1),
      O => i_2_fu_174_p2(3)
    );
\i_2_reg_234[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_fu_78(4),
      I1 => i_fu_78(1),
      I2 => i_fu_78(0),
      I3 => i_fu_78(2),
      I4 => i_fu_78(3),
      O => i_2_fu_174_p2(4)
    );
\i_2_reg_234[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_fu_78(5),
      I1 => i_fu_78(3),
      I2 => i_fu_78(2),
      I3 => i_fu_78(0),
      I4 => i_fu_78(1),
      I5 => i_fu_78(4),
      O => i_2_fu_174_p2(5)
    );
\i_2_reg_234[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_78(6),
      I1 => \i_2_reg_234[10]_i_2_n_5\,
      O => i_2_fu_174_p2(6)
    );
\i_2_reg_234[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_78(7),
      I1 => \i_2_reg_234[10]_i_2_n_5\,
      I2 => i_fu_78(6),
      O => i_2_fu_174_p2(7)
    );
\i_2_reg_234[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_78(8),
      I1 => i_fu_78(6),
      I2 => \i_2_reg_234[10]_i_2_n_5\,
      I3 => i_fu_78(7),
      O => i_2_fu_174_p2(8)
    );
\i_2_reg_234[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_fu_78(9),
      I1 => i_fu_78(8),
      I2 => i_fu_78(7),
      I3 => \i_2_reg_234[10]_i_2_n_5\,
      I4 => i_fu_78(6),
      O => i_2_fu_174_p2(9)
    );
\i_2_reg_234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_174_p2(0),
      Q => i_2_reg_234(0),
      R => '0'
    );
\i_2_reg_234_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_174_p2(10),
      Q => i_2_reg_234(10),
      R => '0'
    );
\i_2_reg_234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_174_p2(1),
      Q => i_2_reg_234(1),
      R => '0'
    );
\i_2_reg_234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_174_p2(2),
      Q => i_2_reg_234(2),
      R => '0'
    );
\i_2_reg_234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_174_p2(3),
      Q => i_2_reg_234(3),
      R => '0'
    );
\i_2_reg_234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_174_p2(4),
      Q => i_2_reg_234(4),
      R => '0'
    );
\i_2_reg_234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_174_p2(5),
      Q => i_2_reg_234(5),
      R => '0'
    );
\i_2_reg_234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_174_p2(6),
      Q => i_2_reg_234(6),
      R => '0'
    );
\i_2_reg_234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_174_p2(7),
      Q => i_2_reg_234(7),
      R => '0'
    );
\i_2_reg_234_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_174_p2(8),
      Q => i_2_reg_234(8),
      R => '0'
    );
\i_2_reg_234_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_174_p2(9),
      Q => i_2_reg_234(9),
      R => '0'
    );
\i_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13,
      D => i_2_reg_234(0),
      Q => i_fu_78(0),
      R => MultiPixStream2AXIvideo_U0_ColorMode_read
    );
\i_fu_78_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13,
      D => i_2_reg_234(10),
      Q => i_fu_78(10),
      R => MultiPixStream2AXIvideo_U0_ColorMode_read
    );
\i_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13,
      D => i_2_reg_234(1),
      Q => i_fu_78(1),
      R => MultiPixStream2AXIvideo_U0_ColorMode_read
    );
\i_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13,
      D => i_2_reg_234(2),
      Q => i_fu_78(2),
      R => MultiPixStream2AXIvideo_U0_ColorMode_read
    );
\i_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13,
      D => i_2_reg_234(3),
      Q => i_fu_78(3),
      R => MultiPixStream2AXIvideo_U0_ColorMode_read
    );
\i_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13,
      D => i_2_reg_234(4),
      Q => i_fu_78(4),
      R => MultiPixStream2AXIvideo_U0_ColorMode_read
    );
\i_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13,
      D => i_2_reg_234(5),
      Q => i_fu_78(5),
      R => MultiPixStream2AXIvideo_U0_ColorMode_read
    );
\i_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13,
      D => i_2_reg_234(6),
      Q => i_fu_78(6),
      R => MultiPixStream2AXIvideo_U0_ColorMode_read
    );
\i_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13,
      D => i_2_reg_234(7),
      Q => i_fu_78(7),
      R => MultiPixStream2AXIvideo_U0_ColorMode_read
    );
\i_fu_78_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13,
      D => i_2_reg_234(8),
      Q => i_fu_78(8),
      R => MultiPixStream2AXIvideo_U0_ColorMode_read
    );
\i_fu_78_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13,
      D => i_2_reg_234(9),
      Q => i_fu_78(9),
      R => MultiPixStream2AXIvideo_U0_ColorMode_read
    );
icmp_ln893_fu_169_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln893_fu_169_p2,
      CO(2) => icmp_ln893_fu_169_p2_carry_n_6,
      CO(1) => icmp_ln893_fu_169_p2_carry_n_7,
      CO(0) => icmp_ln893_fu_169_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln893_fu_169_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln893_fu_169_p2_carry_i_1_n_5,
      S(2) => icmp_ln893_fu_169_p2_carry_i_2_n_5,
      S(1) => icmp_ln893_fu_169_p2_carry_i_3_n_5,
      S(0) => icmp_ln893_fu_169_p2_carry_i_4_n_5
    );
icmp_ln893_fu_169_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_78(10),
      I1 => rows_reg_212(10),
      I2 => i_fu_78(9),
      I3 => rows_reg_212(9),
      O => icmp_ln893_fu_169_p2_carry_i_1_n_5
    );
icmp_ln893_fu_169_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rows_reg_212(8),
      I1 => i_fu_78(8),
      I2 => rows_reg_212(7),
      I3 => i_fu_78(7),
      I4 => rows_reg_212(6),
      I5 => i_fu_78(6),
      O => icmp_ln893_fu_169_p2_carry_i_2_n_5
    );
icmp_ln893_fu_169_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rows_reg_212(5),
      I1 => i_fu_78(5),
      I2 => rows_reg_212(3),
      I3 => i_fu_78(3),
      I4 => rows_reg_212(4),
      I5 => i_fu_78(4),
      O => icmp_ln893_fu_169_p2_carry_i_3_n_5
    );
icmp_ln893_fu_169_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rows_reg_212(2),
      I1 => i_fu_78(2),
      I2 => rows_reg_212(0),
      I3 => i_fu_78(0),
      I4 => rows_reg_212(1),
      I5 => i_fu_78(1),
      O => icmp_ln893_fu_169_p2_carry_i_4_n_5
    );
regslice_both_m_axis_video_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[23]_0\(7 downto 0) => ColorMode_read_reg_207(7 downto 0),
      \B_V_data_1_payload_A_reg[23]_1\(23 downto 16) => ap_phi_mux_axi_data_V_12_phi_fu_198_p6(23 downto 16),
      \B_V_data_1_payload_A_reg[23]_1\(15 downto 8) => ap_phi_mux_p_Val2_6_phi_fu_187_p6(15 downto 8),
      \B_V_data_1_payload_A_reg[23]_1\(7 downto 0) => data1(7 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_40,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[0]_0\ => \^b_v_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_1\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_48,
      CO(0) => icmp_ln893_fu_169_p2,
      \ColorMode_read_reg_207_reg[0]\ => \^colormode_read_reg_207_reg[0]_0\,
      D(1) => ap_NS_fsm(5),
      D(0) => ap_NS_fsm(0),
      MultiPixStream2AXIvideo_U0_ColorMode_read => MultiPixStream2AXIvideo_U0_ColorMode_read,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => \^q\(0),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_1\,
      \ap_CS_fsm_reg[5]_1\ => \ap_CS_fsm_reg[5]_2\,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice
    );
regslice_both_m_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1\
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_2,
      B_V_data_1_sel_wr_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_43,
      B_V_data_1_state(0) => B_V_data_1_state_1(1),
      \B_V_data_1_state_reg[0]_0\ => regslice_both_m_axis_video_V_last_V_U_n_6,
      \B_V_data_1_state_reg[0]_1\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_44,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_m_axis_video_V_last_V_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      tmp_last_V_reg_386_pp0_iter1_reg => tmp_last_V_reg_386_pp0_iter1_reg
    );
regslice_both_m_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_regslice_both__parameterized1_45\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_7,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_3,
      B_V_data_1_sel_wr_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_45,
      B_V_data_1_state(0) => B_V_data_1_state_0(1),
      \B_V_data_1_state_reg[0]_0\ => regslice_both_m_axis_video_V_user_V_U_n_6,
      \B_V_data_1_state_reg[0]_1\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_46,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_m_axis_video_V_user_V_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0)
    );
\rows_reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(0),
      Q => rows_reg_212(0),
      R => '0'
    );
\rows_reg_212_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(10),
      Q => rows_reg_212(10),
      R => '0'
    );
\rows_reg_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(1),
      Q => rows_reg_212(1),
      R => '0'
    );
\rows_reg_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(2),
      Q => rows_reg_212(2),
      R => '0'
    );
\rows_reg_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(3),
      Q => rows_reg_212(3),
      R => '0'
    );
\rows_reg_212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(4),
      Q => rows_reg_212(4),
      R => '0'
    );
\rows_reg_212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(5),
      Q => rows_reg_212(5),
      R => '0'
    );
\rows_reg_212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(6),
      Q => rows_reg_212(6),
      R => '0'
    );
\rows_reg_212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(7),
      Q => rows_reg_212(7),
      R => '0'
    );
\rows_reg_212_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(8),
      Q => rows_reg_212(8),
      R => '0'
    );
\rows_reg_212_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(9),
      Q => rows_reg_212(9),
      R => '0'
    );
\sof_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_49,
      Q => sof_fu_82,
      R => '0'
    );
\sub_reg_222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_154_p2(0),
      Q => sub_reg_222(0),
      R => '0'
    );
\sub_reg_222_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_154_p2(10),
      Q => sub_reg_222(10),
      R => '0'
    );
\sub_reg_222_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_154_p2(11),
      Q => sub_reg_222(11),
      R => '0'
    );
\sub_reg_222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_134_n_15,
      Q => sub_reg_222(1),
      R => '0'
    );
\sub_reg_222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_154_p2(2),
      Q => sub_reg_222(2),
      R => '0'
    );
\sub_reg_222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_154_p2(3),
      Q => sub_reg_222(3),
      R => '0'
    );
\sub_reg_222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_154_p2(4),
      Q => sub_reg_222(4),
      R => '0'
    );
\sub_reg_222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_154_p2(5),
      Q => sub_reg_222(5),
      R => '0'
    );
\sub_reg_222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_154_p2(6),
      Q => sub_reg_222(6),
      R => '0'
    );
\sub_reg_222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_154_p2(7),
      Q => sub_reg_222(7),
      R => '0'
    );
\sub_reg_222_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_154_p2(8),
      Q => sub_reg_222(8),
      R => '0'
    );
\sub_reg_222_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_154_p2(9),
      Q => sub_reg_222(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is
  port (
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0 : out STD_LOGIC;
    FiltCoeff_2_ce0 : out STD_LOGIC;
    FiltCoeff_3_ce0 : out STD_LOGIC;
    FiltCoeff_4_ce0 : out STD_LOGIC;
    FiltCoeff_5_ce0 : out STD_LOGIC;
    \GetNewLine_reg_218_reg[0]\ : out STD_LOGIC;
    ap_NS_fsm1 : out STD_LOGIC;
    \cmp119_reg_730_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    PixArrayVal_val_V_18_reg_13570 : out STD_LOGIC;
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_122_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    FiltCoeff_5_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : out STD_LOGIC;
    \icmp_ln252_reg_1317_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \LineBuf_val_V_1_addr_reg_1327_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \select_ln302_reg_1493_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \select_ln302_1_reg_1498_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \select_ln302_2_reg_1503_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \select_ln302_3_reg_1508_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_Result_2_reg_1381_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    GetNewLine_reg_218 : in STD_LOGIC;
    GetNewLine_2_reg_679 : in STD_LOGIC;
    \GetNewLine_reg_218_reg[0]_0\ : in STD_LOGIC;
    cmp119_reg_730 : in STD_LOGIC;
    brmerge_reg_715 : in STD_LOGIC;
    shiftReg_ce_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : in STD_LOGIC;
    OutputWriteEn_1_reg_720 : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    \icmp_ln252_reg_1317_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \select_ln302_reg_1493_reg[23]_1\ : in STD_LOGIC;
    \PixArray_val_V_15_reg_1472_reg[7]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \PixArrayVal_val_V_29_reg_1454_reg[7]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \PixArrayVal_val_V_26_reg_1436_reg[7]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \PixArrayVal_val_V_23_reg_1418_reg[7]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \idxprom11_i_cast_reg_1307_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal FiltCoeff_1_ce0 : STD_LOGIC;
  signal \^filtcoeff_2_ce0\ : STD_LOGIC;
  signal \^filtcoeff_3_ce0\ : STD_LOGIC;
  signal \^filtcoeff_4_ce0\ : STD_LOGIC;
  signal \^filtcoeff_5_ce0\ : STD_LOGIC;
  signal FiltCoeff_ce0 : STD_LOGIC;
  signal LineBufVal_V_7_fu_767_p4 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal PixArrayVal_val_V_16_fu_811_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_16_reg_15180 : STD_LOGIC;
  signal PixArrayVal_val_V_17_fu_805_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_21_reg_1406 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_22_reg_1412 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_23_reg_1418 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_24_reg_1424 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_25_reg_1430 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_26_reg_1436 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_27_reg_1442 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_28_reg_1448 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_29_reg_1454 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_30_reg_350 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_31_reg_360 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_32_reg_370 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_fu_817_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_13_reg_1460 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_14_reg_1466 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_15_reg_1472 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_30_reg_510 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_30_reg_510_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_31_reg_500 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_31_reg_500_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_33_reg_480 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal PixArray_val_V_33_reg_480_pp0_iter7_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_34_reg_470 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal PixArray_val_V_34_reg_470_pp0_iter7_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_36_reg_450 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[0]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[1]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[2]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[3]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[4]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[5]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[6]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[7]_srl4_n_5\ : STD_LOGIC;
  signal PixArray_val_V_36_reg_450_pp0_iter9_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_37_reg_440 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[0]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[1]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[2]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[3]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[4]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[5]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[6]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[7]_srl4_n_5\ : STD_LOGIC;
  signal PixArray_val_V_37_reg_440_pp0_iter9_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_39_reg_418 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[0]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[1]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[2]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[3]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[4]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[5]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[6]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[7]_srl6_n_5\ : STD_LOGIC;
  signal PixArray_val_V_39_reg_418_pp0_iter11_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_40_reg_407 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[0]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[1]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[2]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[3]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[4]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[5]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[6]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[7]_srl6_n_5\ : STD_LOGIC;
  signal PixArray_val_V_40_reg_407_pp0_iter11_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_43_reg_520 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_43_reg_520_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_44_reg_490 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal PixArray_val_V_44_reg_490_pp0_iter7_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_45_reg_460 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[0]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[1]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[2]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[3]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[4]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[5]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[6]_srl4_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[7]_srl4_n_5\ : STD_LOGIC;
  signal PixArray_val_V_45_reg_460_pp0_iter9_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_46_reg_429 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[0]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[1]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[2]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[3]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[4]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[5]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[6]_srl6_n_5\ : STD_LOGIC;
  signal \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[7]_srl6_n_5\ : STD_LOGIC;
  signal PixArray_val_V_46_reg_429_pp0_iter11_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter17 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[7]_i_1_n_5\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\ : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\ : STD_LOGIC;
  signal icmp_ln252_fu_572_p2 : STD_LOGIC;
  signal icmp_ln252_fu_572_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln252_fu_572_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln252_fu_572_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln252_reg_1317 : STD_LOGIC;
  signal icmp_ln252_reg_1317_pp0_iter10_reg : STD_LOGIC;
  signal icmp_ln252_reg_1317_pp0_iter11_reg : STD_LOGIC;
  signal \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln252_reg_1317_pp0_iter4_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal icmp_ln252_reg_1317_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln252_reg_1317_pp0_iter6_reg : STD_LOGIC;
  signal icmp_ln252_reg_1317_pp0_iter7_reg : STD_LOGIC;
  signal icmp_ln252_reg_1317_pp0_iter8_reg : STD_LOGIC;
  signal icmp_ln252_reg_1317_pp0_iter9_reg : STD_LOGIC;
  signal \icmp_ln352_1_fu_992_p2/i__n_5\ : STD_LOGIC;
  signal icmp_ln352_1_reg_1832 : STD_LOGIC;
  signal icmp_ln352_1_reg_18320 : STD_LOGIC;
  signal \icmp_ln352_2_fu_1014_p2/i__n_5\ : STD_LOGIC;
  signal icmp_ln352_2_reg_1848 : STD_LOGIC;
  signal \icmp_ln352_fu_970_p2/i__n_5\ : STD_LOGIC;
  signal icmp_ln352_reg_1816 : STD_LOGIC;
  signal \mOutPtr[4]_i_3__0_n_5\ : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U77_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U78_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U79_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U80_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U81_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_1_U82_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U83_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U84_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_1_U85_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U86_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U87_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_26_4_1_U88_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U89_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U90_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_1_U91_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U92_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U92_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U92_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U92_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U92_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U92_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U92_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U92_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U92_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U93_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U93_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U93_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U93_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U93_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U93_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U93_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U93_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U93_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U94_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U94_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U94_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U94_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U94_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U94_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U94_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U94_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U94_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_27_4_1_U94_n_24 : STD_LOGIC;
  signal p_Result_2_reg_13810 : STD_LOGIC;
  signal select_ln302_1_fu_784_p3 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal select_ln302_2_fu_791_p3 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal select_ln302_3_fu_798_p3 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal select_ln302_fu_777_p3 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \select_ln302_reg_1493[23]_i_3_n_5\ : STD_LOGIC;
  signal sum_11_reg_1821 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal sum_11_reg_18210 : STD_LOGIC;
  signal sum_17_reg_1837 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal sum_18_reg_15820 : STD_LOGIC;
  signal sum_19_reg_16390 : STD_LOGIC;
  signal sum_20_reg_16960 : STD_LOGIC;
  signal sum_21_reg_17380 : STD_LOGIC;
  signal sum_22_reg_17900 : STD_LOGIC;
  signal sum_reg_1805 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal tmp_1_fu_961_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_2_reg_1826 : STD_LOGIC;
  signal tmp_3_fu_983_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_4_reg_1842 : STD_LOGIC;
  signal tmp_5_fu_1005_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_reg_1810 : STD_LOGIC;
  signal x_2_fu_578_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal x_fu_122 : STD_LOGIC;
  signal \^x_fu_122_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \x_fu_122_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln252_fu_572_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[0]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[0]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[1]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[1]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[2]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[2]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[3]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[3]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[4]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[4]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[5]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[5]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[6]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[6]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[7]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[7]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[0]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[0]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[1]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[1]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[2]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[2]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[3]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[3]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[4]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[4]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[5]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[5]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[6]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[6]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[7]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[7]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[0]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[0]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[1]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[1]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[2]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[2]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[3]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[3]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[4]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[4]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[5]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[5]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[6]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[6]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[7]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[7]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[0]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[0]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[1]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[1]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[2]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[2]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[3]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[3]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[4]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[4]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[5]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[5]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[6]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[6]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[7]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[7]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[0]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[0]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[1]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[1]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[0]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[0]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[1]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[1]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[0]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[0]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[1]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[1]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[2]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[2]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[3]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[3]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[4]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[4]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[5]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[5]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[6]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[6]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[7]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg ";
  attribute srl_name of \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[7]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[0]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[0]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[1]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[1]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[2]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[2]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[3]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[3]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[4]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[4]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[5]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[5]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[6]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[6]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[7]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg ";
  attribute srl_name of \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[7]_srl4\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[0]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[0]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[1]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[1]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg ";
  attribute srl_name of \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[7]_srl6 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_1\ : label is "soft_lutpair221";
  attribute srl_name of ap_loop_exit_ready_pp0_iter15_reg_reg_srl15 : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/ap_loop_exit_ready_pp0_iter15_reg_reg_srl15 ";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[3]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[4]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[5]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[6]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[7]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[5]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[6]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[7]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[3]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[4]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[5]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[6]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[7]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[5]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[6]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[7]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[3]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[6]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[7]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[5]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[6]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[7]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[3]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[6]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[7]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[5]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[6]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[7]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[3]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[4]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[5]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[6]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[7]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[3]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[4]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[5]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[6]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[7]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[2]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[3]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[4]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[6]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[7]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[2]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[3]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[4]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[6]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[7]_i_1\ : label is "soft_lutpair208";
  attribute srl_bus_name of \icmp_ln252_reg_1317_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/icmp_ln252_reg_1317_pp0_iter4_reg_reg ";
  attribute srl_name of \icmp_ln252_reg_1317_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/icmp_ln252_reg_1317_pp0_iter4_reg_reg[0]_srl2 ";
begin
  E(0) <= \^e\(0);
  FiltCoeff_2_ce0 <= \^filtcoeff_2_ce0\;
  FiltCoeff_3_ce0 <= \^filtcoeff_3_ce0\;
  FiltCoeff_4_ce0 <= \^filtcoeff_4_ce0\;
  FiltCoeff_5_ce0 <= \^filtcoeff_5_ce0\;
  \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(10 downto 0) <= \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(10 downto 0);
  \LineBuf_val_V_1_addr_reg_1327_reg[10]_0\(10 downto 0) <= \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(10 downto 0);
  WEA(0) <= \^wea\(0);
  ap_enable_reg_pp0_iter3_reg_0(0) <= \^ap_enable_reg_pp0_iter3_reg_0\(0);
  grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0 <= \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\;
  grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 <= \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\;
  \x_fu_122_reg[10]_0\(10 downto 0) <= \^x_fu_122_reg[10]_0\(10 downto 0);
\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(0),
      Q => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(0),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(10),
      Q => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(10),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(1),
      Q => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(1),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(2),
      Q => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(2),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(3),
      Q => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(3),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(4),
      Q => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(4),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(5),
      Q => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(5),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(6),
      Q => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(6),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(7),
      Q => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(7),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(8),
      Q => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(8),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(9),
      Q => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(9),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(0),
      Q => \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0\(0),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(10),
      Q => \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0\(10),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(1),
      Q => \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0\(1),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(2),
      Q => \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0\(2),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(3),
      Q => \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0\(3),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(4),
      Q => \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0\(4),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(5),
      Q => \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0\(5),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(6),
      Q => \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0\(6),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(7),
      Q => \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0\(7),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(8),
      Q => \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0\(8),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^linebuf_val_v_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(9),
      Q => \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0\(9),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_31,
      D => \^x_fu_122_reg[10]_0\(0),
      Q => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(0),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_31,
      D => \^x_fu_122_reg[10]_0\(10),
      Q => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(10),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_31,
      D => \^x_fu_122_reg[10]_0\(1),
      Q => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(1),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_31,
      D => \^x_fu_122_reg[10]_0\(2),
      Q => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(2),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_31,
      D => \^x_fu_122_reg[10]_0\(3),
      Q => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(3),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_31,
      D => \^x_fu_122_reg[10]_0\(4),
      Q => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(4),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_31,
      D => \^x_fu_122_reg[10]_0\(5),
      Q => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(5),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_31,
      D => \^x_fu_122_reg[10]_0\(6),
      Q => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(6),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_31,
      D => \^x_fu_122_reg[10]_0\(7),
      Q => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(7),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_31,
      D => \^x_fu_122_reg[10]_0\(8),
      Q => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(8),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_1327_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_31,
      D => \^x_fu_122_reg[10]_0\(9),
      Q => \^linebuf_val_v_1_addr_reg_1327_reg[10]_0\(9),
      R => '0'
    );
\PixArrayVal_val_V_16_reg_1518[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(8),
      O => PixArrayVal_val_V_16_fu_811_p3(0)
    );
\PixArrayVal_val_V_16_reg_1518[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(9),
      O => PixArrayVal_val_V_16_fu_811_p3(1)
    );
\PixArrayVal_val_V_16_reg_1518[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(10),
      O => PixArrayVal_val_V_16_fu_811_p3(2)
    );
\PixArrayVal_val_V_16_reg_1518[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(11),
      O => PixArrayVal_val_V_16_fu_811_p3(3)
    );
\PixArrayVal_val_V_16_reg_1518[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(12),
      O => PixArrayVal_val_V_16_fu_811_p3(4)
    );
\PixArrayVal_val_V_16_reg_1518[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(13),
      O => PixArrayVal_val_V_16_fu_811_p3(5)
    );
\PixArrayVal_val_V_16_reg_1518[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(14),
      O => PixArrayVal_val_V_16_fu_811_p3(6)
    );
\PixArrayVal_val_V_16_reg_1518[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(15),
      O => PixArrayVal_val_V_16_fu_811_p3(7)
    );
\PixArrayVal_val_V_16_reg_1518_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_16_fu_811_p3(0),
      Q => d0(8),
      R => '0'
    );
\PixArrayVal_val_V_16_reg_1518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_16_fu_811_p3(1),
      Q => d0(9),
      R => '0'
    );
\PixArrayVal_val_V_16_reg_1518_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_16_fu_811_p3(2),
      Q => d0(10),
      R => '0'
    );
\PixArrayVal_val_V_16_reg_1518_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_16_fu_811_p3(3),
      Q => d0(11),
      R => '0'
    );
\PixArrayVal_val_V_16_reg_1518_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_16_fu_811_p3(4),
      Q => d0(12),
      R => '0'
    );
\PixArrayVal_val_V_16_reg_1518_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_16_fu_811_p3(5),
      Q => d0(13),
      R => '0'
    );
\PixArrayVal_val_V_16_reg_1518_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_16_fu_811_p3(6),
      Q => d0(14),
      R => '0'
    );
\PixArrayVal_val_V_16_reg_1518_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_16_fu_811_p3(7),
      Q => d0(15),
      R => '0'
    );
\PixArrayVal_val_V_17_reg_1513[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(16),
      O => PixArrayVal_val_V_17_fu_805_p3(0)
    );
\PixArrayVal_val_V_17_reg_1513[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(17),
      O => PixArrayVal_val_V_17_fu_805_p3(1)
    );
\PixArrayVal_val_V_17_reg_1513[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(18),
      O => PixArrayVal_val_V_17_fu_805_p3(2)
    );
\PixArrayVal_val_V_17_reg_1513[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(19),
      O => PixArrayVal_val_V_17_fu_805_p3(3)
    );
\PixArrayVal_val_V_17_reg_1513[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(20),
      O => PixArrayVal_val_V_17_fu_805_p3(4)
    );
\PixArrayVal_val_V_17_reg_1513[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(21),
      O => PixArrayVal_val_V_17_fu_805_p3(5)
    );
\PixArrayVal_val_V_17_reg_1513[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(22),
      O => PixArrayVal_val_V_17_fu_805_p3(6)
    );
\PixArrayVal_val_V_17_reg_1513[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(23),
      O => PixArrayVal_val_V_17_fu_805_p3(7)
    );
\PixArrayVal_val_V_17_reg_1513_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_17_fu_805_p3(0),
      Q => d0(16),
      R => '0'
    );
\PixArrayVal_val_V_17_reg_1513_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_17_fu_805_p3(1),
      Q => d0(17),
      R => '0'
    );
\PixArrayVal_val_V_17_reg_1513_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_17_fu_805_p3(2),
      Q => d0(18),
      R => '0'
    );
\PixArrayVal_val_V_17_reg_1513_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_17_fu_805_p3(3),
      Q => d0(19),
      R => '0'
    );
\PixArrayVal_val_V_17_reg_1513_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_17_fu_805_p3(4),
      Q => d0(20),
      R => '0'
    );
\PixArrayVal_val_V_17_reg_1513_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_17_fu_805_p3(5),
      Q => d0(21),
      R => '0'
    );
\PixArrayVal_val_V_17_reg_1513_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_17_fu_805_p3(6),
      Q => d0(22),
      R => '0'
    );
\PixArrayVal_val_V_17_reg_1513_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_17_fu_805_p3(7),
      Q => d0(23),
      R => '0'
    );
\PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(0),
      Q => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(0),
      R => '0'
    );
\PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(1),
      Q => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(1),
      R => '0'
    );
\PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(2),
      Q => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(2),
      R => '0'
    );
\PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(3),
      Q => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(3),
      R => '0'
    );
\PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(4),
      Q => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(4),
      R => '0'
    );
\PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(5),
      Q => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(5),
      R => '0'
    );
\PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(6),
      Q => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(6),
      R => '0'
    );
\PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(7),
      Q => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(7),
      R => '0'
    );
\PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(8),
      Q => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(0),
      R => '0'
    );
\PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(9),
      Q => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(1),
      R => '0'
    );
\PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(10),
      Q => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(2),
      R => '0'
    );
\PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(11),
      Q => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(3),
      R => '0'
    );
\PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(12),
      Q => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(4),
      R => '0'
    );
\PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(13),
      Q => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(5),
      R => '0'
    );
\PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(14),
      Q => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(6),
      R => '0'
    );
\PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(15),
      Q => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(7),
      R => '0'
    );
\PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(16),
      Q => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(0),
      R => '0'
    );
\PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(17),
      Q => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(1),
      R => '0'
    );
\PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(18),
      Q => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(2),
      R => '0'
    );
\PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(19),
      Q => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(3),
      R => '0'
    );
\PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(20),
      Q => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(4),
      R => '0'
    );
\PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(21),
      Q => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(5),
      R => '0'
    );
\PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(22),
      Q => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(6),
      R => '0'
    );
\PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => q1(23),
      Q => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(7),
      R => '0'
    );
\PixArrayVal_val_V_21_reg_1406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(0),
      Q => PixArrayVal_val_V_21_reg_1406(0),
      R => '0'
    );
\PixArrayVal_val_V_21_reg_1406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(1),
      Q => PixArrayVal_val_V_21_reg_1406(1),
      R => '0'
    );
\PixArrayVal_val_V_21_reg_1406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(2),
      Q => PixArrayVal_val_V_21_reg_1406(2),
      R => '0'
    );
\PixArrayVal_val_V_21_reg_1406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(3),
      Q => PixArrayVal_val_V_21_reg_1406(3),
      R => '0'
    );
\PixArrayVal_val_V_21_reg_1406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(4),
      Q => PixArrayVal_val_V_21_reg_1406(4),
      R => '0'
    );
\PixArrayVal_val_V_21_reg_1406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(5),
      Q => PixArrayVal_val_V_21_reg_1406(5),
      R => '0'
    );
\PixArrayVal_val_V_21_reg_1406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(6),
      Q => PixArrayVal_val_V_21_reg_1406(6),
      R => '0'
    );
\PixArrayVal_val_V_21_reg_1406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(7),
      Q => PixArrayVal_val_V_21_reg_1406(7),
      R => '0'
    );
\PixArrayVal_val_V_22_reg_1412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(8),
      Q => PixArrayVal_val_V_22_reg_1412(0),
      R => '0'
    );
\PixArrayVal_val_V_22_reg_1412_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(9),
      Q => PixArrayVal_val_V_22_reg_1412(1),
      R => '0'
    );
\PixArrayVal_val_V_22_reg_1412_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(10),
      Q => PixArrayVal_val_V_22_reg_1412(2),
      R => '0'
    );
\PixArrayVal_val_V_22_reg_1412_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(11),
      Q => PixArrayVal_val_V_22_reg_1412(3),
      R => '0'
    );
\PixArrayVal_val_V_22_reg_1412_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(12),
      Q => PixArrayVal_val_V_22_reg_1412(4),
      R => '0'
    );
\PixArrayVal_val_V_22_reg_1412_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(13),
      Q => PixArrayVal_val_V_22_reg_1412(5),
      R => '0'
    );
\PixArrayVal_val_V_22_reg_1412_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(14),
      Q => PixArrayVal_val_V_22_reg_1412(6),
      R => '0'
    );
\PixArrayVal_val_V_22_reg_1412_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(15),
      Q => PixArrayVal_val_V_22_reg_1412(7),
      R => '0'
    );
\PixArrayVal_val_V_23_reg_1418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(16),
      Q => PixArrayVal_val_V_23_reg_1418(0),
      R => '0'
    );
\PixArrayVal_val_V_23_reg_1418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(17),
      Q => PixArrayVal_val_V_23_reg_1418(1),
      R => '0'
    );
\PixArrayVal_val_V_23_reg_1418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(18),
      Q => PixArrayVal_val_V_23_reg_1418(2),
      R => '0'
    );
\PixArrayVal_val_V_23_reg_1418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(19),
      Q => PixArrayVal_val_V_23_reg_1418(3),
      R => '0'
    );
\PixArrayVal_val_V_23_reg_1418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(20),
      Q => PixArrayVal_val_V_23_reg_1418(4),
      R => '0'
    );
\PixArrayVal_val_V_23_reg_1418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(21),
      Q => PixArrayVal_val_V_23_reg_1418(5),
      R => '0'
    );
\PixArrayVal_val_V_23_reg_1418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(22),
      Q => PixArrayVal_val_V_23_reg_1418(6),
      R => '0'
    );
\PixArrayVal_val_V_23_reg_1418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(23),
      Q => PixArrayVal_val_V_23_reg_1418(7),
      R => '0'
    );
\PixArrayVal_val_V_24_reg_1424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(0),
      Q => PixArrayVal_val_V_24_reg_1424(0),
      R => '0'
    );
\PixArrayVal_val_V_24_reg_1424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(1),
      Q => PixArrayVal_val_V_24_reg_1424(1),
      R => '0'
    );
\PixArrayVal_val_V_24_reg_1424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(2),
      Q => PixArrayVal_val_V_24_reg_1424(2),
      R => '0'
    );
\PixArrayVal_val_V_24_reg_1424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(3),
      Q => PixArrayVal_val_V_24_reg_1424(3),
      R => '0'
    );
\PixArrayVal_val_V_24_reg_1424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(4),
      Q => PixArrayVal_val_V_24_reg_1424(4),
      R => '0'
    );
\PixArrayVal_val_V_24_reg_1424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(5),
      Q => PixArrayVal_val_V_24_reg_1424(5),
      R => '0'
    );
\PixArrayVal_val_V_24_reg_1424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(6),
      Q => PixArrayVal_val_V_24_reg_1424(6),
      R => '0'
    );
\PixArrayVal_val_V_24_reg_1424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(7),
      Q => PixArrayVal_val_V_24_reg_1424(7),
      R => '0'
    );
\PixArrayVal_val_V_25_reg_1430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(8),
      Q => PixArrayVal_val_V_25_reg_1430(0),
      R => '0'
    );
\PixArrayVal_val_V_25_reg_1430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(9),
      Q => PixArrayVal_val_V_25_reg_1430(1),
      R => '0'
    );
\PixArrayVal_val_V_25_reg_1430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(10),
      Q => PixArrayVal_val_V_25_reg_1430(2),
      R => '0'
    );
\PixArrayVal_val_V_25_reg_1430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(11),
      Q => PixArrayVal_val_V_25_reg_1430(3),
      R => '0'
    );
\PixArrayVal_val_V_25_reg_1430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(12),
      Q => PixArrayVal_val_V_25_reg_1430(4),
      R => '0'
    );
\PixArrayVal_val_V_25_reg_1430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(13),
      Q => PixArrayVal_val_V_25_reg_1430(5),
      R => '0'
    );
\PixArrayVal_val_V_25_reg_1430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(14),
      Q => PixArrayVal_val_V_25_reg_1430(6),
      R => '0'
    );
\PixArrayVal_val_V_25_reg_1430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(15),
      Q => PixArrayVal_val_V_25_reg_1430(7),
      R => '0'
    );
\PixArrayVal_val_V_26_reg_1436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(16),
      Q => PixArrayVal_val_V_26_reg_1436(0),
      R => '0'
    );
\PixArrayVal_val_V_26_reg_1436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(17),
      Q => PixArrayVal_val_V_26_reg_1436(1),
      R => '0'
    );
\PixArrayVal_val_V_26_reg_1436_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(18),
      Q => PixArrayVal_val_V_26_reg_1436(2),
      R => '0'
    );
\PixArrayVal_val_V_26_reg_1436_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(19),
      Q => PixArrayVal_val_V_26_reg_1436(3),
      R => '0'
    );
\PixArrayVal_val_V_26_reg_1436_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(20),
      Q => PixArrayVal_val_V_26_reg_1436(4),
      R => '0'
    );
\PixArrayVal_val_V_26_reg_1436_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(21),
      Q => PixArrayVal_val_V_26_reg_1436(5),
      R => '0'
    );
\PixArrayVal_val_V_26_reg_1436_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(22),
      Q => PixArrayVal_val_V_26_reg_1436(6),
      R => '0'
    );
\PixArrayVal_val_V_26_reg_1436_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(23),
      Q => PixArrayVal_val_V_26_reg_1436(7),
      R => '0'
    );
\PixArrayVal_val_V_27_reg_1442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(0),
      Q => PixArrayVal_val_V_27_reg_1442(0),
      R => '0'
    );
\PixArrayVal_val_V_27_reg_1442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(1),
      Q => PixArrayVal_val_V_27_reg_1442(1),
      R => '0'
    );
\PixArrayVal_val_V_27_reg_1442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(2),
      Q => PixArrayVal_val_V_27_reg_1442(2),
      R => '0'
    );
\PixArrayVal_val_V_27_reg_1442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(3),
      Q => PixArrayVal_val_V_27_reg_1442(3),
      R => '0'
    );
\PixArrayVal_val_V_27_reg_1442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(4),
      Q => PixArrayVal_val_V_27_reg_1442(4),
      R => '0'
    );
\PixArrayVal_val_V_27_reg_1442_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(5),
      Q => PixArrayVal_val_V_27_reg_1442(5),
      R => '0'
    );
\PixArrayVal_val_V_27_reg_1442_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(6),
      Q => PixArrayVal_val_V_27_reg_1442(6),
      R => '0'
    );
\PixArrayVal_val_V_27_reg_1442_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(7),
      Q => PixArrayVal_val_V_27_reg_1442(7),
      R => '0'
    );
\PixArrayVal_val_V_28_reg_1448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(8),
      Q => PixArrayVal_val_V_28_reg_1448(0),
      R => '0'
    );
\PixArrayVal_val_V_28_reg_1448_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(9),
      Q => PixArrayVal_val_V_28_reg_1448(1),
      R => '0'
    );
\PixArrayVal_val_V_28_reg_1448_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(10),
      Q => PixArrayVal_val_V_28_reg_1448(2),
      R => '0'
    );
\PixArrayVal_val_V_28_reg_1448_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(11),
      Q => PixArrayVal_val_V_28_reg_1448(3),
      R => '0'
    );
\PixArrayVal_val_V_28_reg_1448_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(12),
      Q => PixArrayVal_val_V_28_reg_1448(4),
      R => '0'
    );
\PixArrayVal_val_V_28_reg_1448_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(13),
      Q => PixArrayVal_val_V_28_reg_1448(5),
      R => '0'
    );
\PixArrayVal_val_V_28_reg_1448_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(14),
      Q => PixArrayVal_val_V_28_reg_1448(6),
      R => '0'
    );
\PixArrayVal_val_V_28_reg_1448_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(15),
      Q => PixArrayVal_val_V_28_reg_1448(7),
      R => '0'
    );
\PixArrayVal_val_V_29_reg_1454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(16),
      Q => PixArrayVal_val_V_29_reg_1454(0),
      R => '0'
    );
\PixArrayVal_val_V_29_reg_1454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(17),
      Q => PixArrayVal_val_V_29_reg_1454(1),
      R => '0'
    );
\PixArrayVal_val_V_29_reg_1454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(18),
      Q => PixArrayVal_val_V_29_reg_1454(2),
      R => '0'
    );
\PixArrayVal_val_V_29_reg_1454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(19),
      Q => PixArrayVal_val_V_29_reg_1454(3),
      R => '0'
    );
\PixArrayVal_val_V_29_reg_1454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(20),
      Q => PixArrayVal_val_V_29_reg_1454(4),
      R => '0'
    );
\PixArrayVal_val_V_29_reg_1454_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(21),
      Q => PixArrayVal_val_V_29_reg_1454(5),
      R => '0'
    );
\PixArrayVal_val_V_29_reg_1454_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(22),
      Q => PixArrayVal_val_V_29_reg_1454(6),
      R => '0'
    );
\PixArrayVal_val_V_29_reg_1454_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(23),
      Q => PixArrayVal_val_V_29_reg_1454(7),
      R => '0'
    );
\PixArrayVal_val_V_30_reg_350[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(16),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(0),
      O => LineBufVal_V_7_fu_767_p4(16)
    );
\PixArrayVal_val_V_30_reg_350[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(17),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(1),
      O => LineBufVal_V_7_fu_767_p4(17)
    );
\PixArrayVal_val_V_30_reg_350[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(18),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(2),
      O => LineBufVal_V_7_fu_767_p4(18)
    );
\PixArrayVal_val_V_30_reg_350[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(19),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(3),
      O => LineBufVal_V_7_fu_767_p4(19)
    );
\PixArrayVal_val_V_30_reg_350[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(20),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(4),
      O => LineBufVal_V_7_fu_767_p4(20)
    );
\PixArrayVal_val_V_30_reg_350[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(21),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(5),
      O => LineBufVal_V_7_fu_767_p4(21)
    );
\PixArrayVal_val_V_30_reg_350[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(22),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(6),
      O => LineBufVal_V_7_fu_767_p4(22)
    );
\PixArrayVal_val_V_30_reg_350[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(23),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(7),
      O => LineBufVal_V_7_fu_767_p4(23)
    );
\PixArrayVal_val_V_30_reg_350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(16),
      Q => PixArrayVal_val_V_30_reg_350(0),
      R => '0'
    );
\PixArrayVal_val_V_30_reg_350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(17),
      Q => PixArrayVal_val_V_30_reg_350(1),
      R => '0'
    );
\PixArrayVal_val_V_30_reg_350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(18),
      Q => PixArrayVal_val_V_30_reg_350(2),
      R => '0'
    );
\PixArrayVal_val_V_30_reg_350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(19),
      Q => PixArrayVal_val_V_30_reg_350(3),
      R => '0'
    );
\PixArrayVal_val_V_30_reg_350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(20),
      Q => PixArrayVal_val_V_30_reg_350(4),
      R => '0'
    );
\PixArrayVal_val_V_30_reg_350_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(21),
      Q => PixArrayVal_val_V_30_reg_350(5),
      R => '0'
    );
\PixArrayVal_val_V_30_reg_350_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(22),
      Q => PixArrayVal_val_V_30_reg_350(6),
      R => '0'
    );
\PixArrayVal_val_V_30_reg_350_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(23),
      Q => PixArrayVal_val_V_30_reg_350(7),
      R => '0'
    );
\PixArrayVal_val_V_31_reg_360[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(8),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(0),
      O => LineBufVal_V_7_fu_767_p4(8)
    );
\PixArrayVal_val_V_31_reg_360[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(9),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(1),
      O => LineBufVal_V_7_fu_767_p4(9)
    );
\PixArrayVal_val_V_31_reg_360[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(10),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(2),
      O => LineBufVal_V_7_fu_767_p4(10)
    );
\PixArrayVal_val_V_31_reg_360[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(11),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(3),
      O => LineBufVal_V_7_fu_767_p4(11)
    );
\PixArrayVal_val_V_31_reg_360[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(12),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(4),
      O => LineBufVal_V_7_fu_767_p4(12)
    );
\PixArrayVal_val_V_31_reg_360[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(13),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(5),
      O => LineBufVal_V_7_fu_767_p4(13)
    );
\PixArrayVal_val_V_31_reg_360[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(14),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(6),
      O => LineBufVal_V_7_fu_767_p4(14)
    );
\PixArrayVal_val_V_31_reg_360[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(15),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(7),
      O => LineBufVal_V_7_fu_767_p4(15)
    );
\PixArrayVal_val_V_31_reg_360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(8),
      Q => PixArrayVal_val_V_31_reg_360(0),
      R => '0'
    );
\PixArrayVal_val_V_31_reg_360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(9),
      Q => PixArrayVal_val_V_31_reg_360(1),
      R => '0'
    );
\PixArrayVal_val_V_31_reg_360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(10),
      Q => PixArrayVal_val_V_31_reg_360(2),
      R => '0'
    );
\PixArrayVal_val_V_31_reg_360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(11),
      Q => PixArrayVal_val_V_31_reg_360(3),
      R => '0'
    );
\PixArrayVal_val_V_31_reg_360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(12),
      Q => PixArrayVal_val_V_31_reg_360(4),
      R => '0'
    );
\PixArrayVal_val_V_31_reg_360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(13),
      Q => PixArrayVal_val_V_31_reg_360(5),
      R => '0'
    );
\PixArrayVal_val_V_31_reg_360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(14),
      Q => PixArrayVal_val_V_31_reg_360(6),
      R => '0'
    );
\PixArrayVal_val_V_31_reg_360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(15),
      Q => PixArrayVal_val_V_31_reg_360(7),
      R => '0'
    );
\PixArrayVal_val_V_32_reg_370[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(0),
      O => LineBufVal_V_7_fu_767_p4(0)
    );
\PixArrayVal_val_V_32_reg_370[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(1),
      O => LineBufVal_V_7_fu_767_p4(1)
    );
\PixArrayVal_val_V_32_reg_370[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(2),
      O => LineBufVal_V_7_fu_767_p4(2)
    );
\PixArrayVal_val_V_32_reg_370[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(3),
      O => LineBufVal_V_7_fu_767_p4(3)
    );
\PixArrayVal_val_V_32_reg_370[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(4),
      O => LineBufVal_V_7_fu_767_p4(4)
    );
\PixArrayVal_val_V_32_reg_370[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(5),
      O => LineBufVal_V_7_fu_767_p4(5)
    );
\PixArrayVal_val_V_32_reg_370[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(6),
      O => LineBufVal_V_7_fu_767_p4(6)
    );
\PixArrayVal_val_V_32_reg_370[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => q1(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(7),
      O => LineBufVal_V_7_fu_767_p4(7)
    );
\PixArrayVal_val_V_32_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(0),
      Q => PixArrayVal_val_V_32_reg_370(0),
      R => '0'
    );
\PixArrayVal_val_V_32_reg_370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(1),
      Q => PixArrayVal_val_V_32_reg_370(1),
      R => '0'
    );
\PixArrayVal_val_V_32_reg_370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(2),
      Q => PixArrayVal_val_V_32_reg_370(2),
      R => '0'
    );
\PixArrayVal_val_V_32_reg_370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(3),
      Q => PixArrayVal_val_V_32_reg_370(3),
      R => '0'
    );
\PixArrayVal_val_V_32_reg_370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(4),
      Q => PixArrayVal_val_V_32_reg_370(4),
      R => '0'
    );
\PixArrayVal_val_V_32_reg_370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(5),
      Q => PixArrayVal_val_V_32_reg_370(5),
      R => '0'
    );
\PixArrayVal_val_V_32_reg_370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(6),
      Q => PixArrayVal_val_V_32_reg_370(6),
      R => '0'
    );
\PixArrayVal_val_V_32_reg_370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => LineBufVal_V_7_fu_767_p4(7),
      Q => PixArrayVal_val_V_32_reg_370(7),
      R => '0'
    );
\PixArrayVal_val_V_reg_1523[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(0),
      O => PixArrayVal_val_V_fu_817_p3(0)
    );
\PixArrayVal_val_V_reg_1523[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(1),
      O => PixArrayVal_val_V_fu_817_p3(1)
    );
\PixArrayVal_val_V_reg_1523[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(2),
      O => PixArrayVal_val_V_fu_817_p3(2)
    );
\PixArrayVal_val_V_reg_1523[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(3),
      O => PixArrayVal_val_V_fu_817_p3(3)
    );
\PixArrayVal_val_V_reg_1523[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(4),
      O => PixArrayVal_val_V_fu_817_p3(4)
    );
\PixArrayVal_val_V_reg_1523[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(5),
      O => PixArrayVal_val_V_fu_817_p3(5)
    );
\PixArrayVal_val_V_reg_1523[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(6),
      O => PixArrayVal_val_V_fu_817_p3(6)
    );
\PixArrayVal_val_V_reg_1523[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFE000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => cmp119_reg_730,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => q1(7),
      O => PixArrayVal_val_V_fu_817_p3(7)
    );
\PixArrayVal_val_V_reg_1523_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_fu_817_p3(0),
      Q => d0(0),
      R => '0'
    );
\PixArrayVal_val_V_reg_1523_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_fu_817_p3(1),
      Q => d0(1),
      R => '0'
    );
\PixArrayVal_val_V_reg_1523_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_fu_817_p3(2),
      Q => d0(2),
      R => '0'
    );
\PixArrayVal_val_V_reg_1523_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_fu_817_p3(3),
      Q => d0(3),
      R => '0'
    );
\PixArrayVal_val_V_reg_1523_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_fu_817_p3(4),
      Q => d0(4),
      R => '0'
    );
\PixArrayVal_val_V_reg_1523_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_fu_817_p3(5),
      Q => d0(5),
      R => '0'
    );
\PixArrayVal_val_V_reg_1523_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_fu_817_p3(6),
      Q => d0(6),
      R => '0'
    );
\PixArrayVal_val_V_reg_1523_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => PixArrayVal_val_V_fu_817_p3(7),
      Q => d0(7),
      R => '0'
    );
\PixArray_val_V_13_reg_1460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(0),
      Q => PixArray_val_V_13_reg_1460(0),
      R => '0'
    );
\PixArray_val_V_13_reg_1460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(1),
      Q => PixArray_val_V_13_reg_1460(1),
      R => '0'
    );
\PixArray_val_V_13_reg_1460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(2),
      Q => PixArray_val_V_13_reg_1460(2),
      R => '0'
    );
\PixArray_val_V_13_reg_1460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(3),
      Q => PixArray_val_V_13_reg_1460(3),
      R => '0'
    );
\PixArray_val_V_13_reg_1460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(4),
      Q => PixArray_val_V_13_reg_1460(4),
      R => '0'
    );
\PixArray_val_V_13_reg_1460_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(5),
      Q => PixArray_val_V_13_reg_1460(5),
      R => '0'
    );
\PixArray_val_V_13_reg_1460_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(6),
      Q => PixArray_val_V_13_reg_1460(6),
      R => '0'
    );
\PixArray_val_V_13_reg_1460_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(7),
      Q => PixArray_val_V_13_reg_1460(7),
      R => '0'
    );
\PixArray_val_V_14_reg_1466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(8),
      Q => PixArray_val_V_14_reg_1466(0),
      R => '0'
    );
\PixArray_val_V_14_reg_1466_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(9),
      Q => PixArray_val_V_14_reg_1466(1),
      R => '0'
    );
\PixArray_val_V_14_reg_1466_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(10),
      Q => PixArray_val_V_14_reg_1466(2),
      R => '0'
    );
\PixArray_val_V_14_reg_1466_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(11),
      Q => PixArray_val_V_14_reg_1466(3),
      R => '0'
    );
\PixArray_val_V_14_reg_1466_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(12),
      Q => PixArray_val_V_14_reg_1466(4),
      R => '0'
    );
\PixArray_val_V_14_reg_1466_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(13),
      Q => PixArray_val_V_14_reg_1466(5),
      R => '0'
    );
\PixArray_val_V_14_reg_1466_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(14),
      Q => PixArray_val_V_14_reg_1466(6),
      R => '0'
    );
\PixArray_val_V_14_reg_1466_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(15),
      Q => PixArray_val_V_14_reg_1466(7),
      R => '0'
    );
\PixArray_val_V_15_reg_1472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(16),
      Q => PixArray_val_V_15_reg_1472(0),
      R => '0'
    );
\PixArray_val_V_15_reg_1472_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(17),
      Q => PixArray_val_V_15_reg_1472(1),
      R => '0'
    );
\PixArray_val_V_15_reg_1472_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(18),
      Q => PixArray_val_V_15_reg_1472(2),
      R => '0'
    );
\PixArray_val_V_15_reg_1472_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(19),
      Q => PixArray_val_V_15_reg_1472(3),
      R => '0'
    );
\PixArray_val_V_15_reg_1472_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(20),
      Q => PixArray_val_V_15_reg_1472(4),
      R => '0'
    );
\PixArray_val_V_15_reg_1472_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(21),
      Q => PixArray_val_V_15_reg_1472(5),
      R => '0'
    );
\PixArray_val_V_15_reg_1472_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(22),
      Q => PixArray_val_V_15_reg_1472(6),
      R => '0'
    );
\PixArray_val_V_15_reg_1472_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \PixArray_val_V_15_reg_1472_reg[7]_0\(23),
      Q => PixArray_val_V_15_reg_1472(7),
      R => '0'
    );
\PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_30_reg_510(0),
      Q => PixArray_val_V_30_reg_510_pp0_iter5_reg(0),
      R => '0'
    );
\PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_30_reg_510(1),
      Q => PixArray_val_V_30_reg_510_pp0_iter5_reg(1),
      R => '0'
    );
\PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_30_reg_510(2),
      Q => PixArray_val_V_30_reg_510_pp0_iter5_reg(2),
      R => '0'
    );
\PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_30_reg_510(3),
      Q => PixArray_val_V_30_reg_510_pp0_iter5_reg(3),
      R => '0'
    );
\PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_30_reg_510(4),
      Q => PixArray_val_V_30_reg_510_pp0_iter5_reg(4),
      R => '0'
    );
\PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_30_reg_510(5),
      Q => PixArray_val_V_30_reg_510_pp0_iter5_reg(5),
      R => '0'
    );
\PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_30_reg_510(6),
      Q => PixArray_val_V_30_reg_510_pp0_iter5_reg(6),
      R => '0'
    );
\PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_30_reg_510(7),
      Q => PixArray_val_V_30_reg_510_pp0_iter5_reg(7),
      R => '0'
    );
\PixArray_val_V_30_reg_510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(0),
      Q => PixArray_val_V_30_reg_510(0),
      R => '0'
    );
\PixArray_val_V_30_reg_510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(1),
      Q => PixArray_val_V_30_reg_510(1),
      R => '0'
    );
\PixArray_val_V_30_reg_510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(2),
      Q => PixArray_val_V_30_reg_510(2),
      R => '0'
    );
\PixArray_val_V_30_reg_510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(3),
      Q => PixArray_val_V_30_reg_510(3),
      R => '0'
    );
\PixArray_val_V_30_reg_510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(4),
      Q => PixArray_val_V_30_reg_510(4),
      R => '0'
    );
\PixArray_val_V_30_reg_510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(5),
      Q => PixArray_val_V_30_reg_510(5),
      R => '0'
    );
\PixArray_val_V_30_reg_510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(6),
      Q => PixArray_val_V_30_reg_510(6),
      R => '0'
    );
\PixArray_val_V_30_reg_510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(7),
      Q => PixArray_val_V_30_reg_510(7),
      R => '0'
    );
\PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_31_reg_500(0),
      Q => PixArray_val_V_31_reg_500_pp0_iter5_reg(0),
      R => '0'
    );
\PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_31_reg_500(1),
      Q => PixArray_val_V_31_reg_500_pp0_iter5_reg(1),
      R => '0'
    );
\PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_31_reg_500(2),
      Q => PixArray_val_V_31_reg_500_pp0_iter5_reg(2),
      R => '0'
    );
\PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_31_reg_500(3),
      Q => PixArray_val_V_31_reg_500_pp0_iter5_reg(3),
      R => '0'
    );
\PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_31_reg_500(4),
      Q => PixArray_val_V_31_reg_500_pp0_iter5_reg(4),
      R => '0'
    );
\PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_31_reg_500(5),
      Q => PixArray_val_V_31_reg_500_pp0_iter5_reg(5),
      R => '0'
    );
\PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_31_reg_500(6),
      Q => PixArray_val_V_31_reg_500_pp0_iter5_reg(6),
      R => '0'
    );
\PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_31_reg_500(7),
      Q => PixArray_val_V_31_reg_500_pp0_iter5_reg(7),
      R => '0'
    );
\PixArray_val_V_31_reg_500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(0),
      Q => PixArray_val_V_31_reg_500(0),
      R => '0'
    );
\PixArray_val_V_31_reg_500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(1),
      Q => PixArray_val_V_31_reg_500(1),
      R => '0'
    );
\PixArray_val_V_31_reg_500_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(2),
      Q => PixArray_val_V_31_reg_500(2),
      R => '0'
    );
\PixArray_val_V_31_reg_500_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(3),
      Q => PixArray_val_V_31_reg_500(3),
      R => '0'
    );
\PixArray_val_V_31_reg_500_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(4),
      Q => PixArray_val_V_31_reg_500(4),
      R => '0'
    );
\PixArray_val_V_31_reg_500_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(5),
      Q => PixArray_val_V_31_reg_500(5),
      R => '0'
    );
\PixArray_val_V_31_reg_500_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(6),
      Q => PixArray_val_V_31_reg_500(6),
      R => '0'
    );
\PixArray_val_V_31_reg_500_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(7),
      Q => PixArray_val_V_31_reg_500(7),
      R => '0'
    );
\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_33_reg_480(0),
      Q => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[0]_srl2_n_5\
    );
\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_33_reg_480(1),
      Q => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[1]_srl2_n_5\
    );
\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_33_reg_480(2),
      Q => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[2]_srl2_n_5\
    );
\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_33_reg_480(3),
      Q => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[3]_srl2_n_5\
    );
\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_33_reg_480(4),
      Q => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[4]_srl2_n_5\
    );
\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_33_reg_480(5),
      Q => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[5]_srl2_n_5\
    );
\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_33_reg_480(6),
      Q => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[6]_srl2_n_5\
    );
\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_33_reg_480(7),
      Q => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[7]_srl2_n_5\
    );
\PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[0]_srl2_n_5\,
      Q => PixArray_val_V_33_reg_480_pp0_iter7_reg(0),
      R => '0'
    );
\PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[1]_srl2_n_5\,
      Q => PixArray_val_V_33_reg_480_pp0_iter7_reg(1),
      R => '0'
    );
\PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[2]_srl2_n_5\,
      Q => PixArray_val_V_33_reg_480_pp0_iter7_reg(2),
      R => '0'
    );
\PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[3]_srl2_n_5\,
      Q => PixArray_val_V_33_reg_480_pp0_iter7_reg(3),
      R => '0'
    );
\PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[4]_srl2_n_5\,
      Q => PixArray_val_V_33_reg_480_pp0_iter7_reg(4),
      R => '0'
    );
\PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[5]_srl2_n_5\,
      Q => PixArray_val_V_33_reg_480_pp0_iter7_reg(5),
      R => '0'
    );
\PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[6]_srl2_n_5\,
      Q => PixArray_val_V_33_reg_480_pp0_iter7_reg(6),
      R => '0'
    );
\PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[7]_srl2_n_5\,
      Q => PixArray_val_V_33_reg_480_pp0_iter7_reg(7),
      R => '0'
    );
\PixArray_val_V_33_reg_480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(0),
      Q => PixArray_val_V_33_reg_480(0),
      R => '0'
    );
\PixArray_val_V_33_reg_480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(1),
      Q => PixArray_val_V_33_reg_480(1),
      R => '0'
    );
\PixArray_val_V_33_reg_480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(2),
      Q => PixArray_val_V_33_reg_480(2),
      R => '0'
    );
\PixArray_val_V_33_reg_480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(3),
      Q => PixArray_val_V_33_reg_480(3),
      R => '0'
    );
\PixArray_val_V_33_reg_480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(4),
      Q => PixArray_val_V_33_reg_480(4),
      R => '0'
    );
\PixArray_val_V_33_reg_480_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(5),
      Q => PixArray_val_V_33_reg_480(5),
      R => '0'
    );
\PixArray_val_V_33_reg_480_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(6),
      Q => PixArray_val_V_33_reg_480(6),
      R => '0'
    );
\PixArray_val_V_33_reg_480_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(7),
      Q => PixArray_val_V_33_reg_480(7),
      R => '0'
    );
\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_34_reg_470(0),
      Q => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[0]_srl2_n_5\
    );
\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_34_reg_470(1),
      Q => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[1]_srl2_n_5\
    );
\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_34_reg_470(2),
      Q => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[2]_srl2_n_5\
    );
\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_34_reg_470(3),
      Q => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[3]_srl2_n_5\
    );
\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_34_reg_470(4),
      Q => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[4]_srl2_n_5\
    );
\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_34_reg_470(5),
      Q => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[5]_srl2_n_5\
    );
\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_34_reg_470(6),
      Q => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[6]_srl2_n_5\
    );
\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_34_reg_470(7),
      Q => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[7]_srl2_n_5\
    );
\PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[0]_srl2_n_5\,
      Q => PixArray_val_V_34_reg_470_pp0_iter7_reg(0),
      R => '0'
    );
\PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[1]_srl2_n_5\,
      Q => PixArray_val_V_34_reg_470_pp0_iter7_reg(1),
      R => '0'
    );
\PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[2]_srl2_n_5\,
      Q => PixArray_val_V_34_reg_470_pp0_iter7_reg(2),
      R => '0'
    );
\PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[3]_srl2_n_5\,
      Q => PixArray_val_V_34_reg_470_pp0_iter7_reg(3),
      R => '0'
    );
\PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[4]_srl2_n_5\,
      Q => PixArray_val_V_34_reg_470_pp0_iter7_reg(4),
      R => '0'
    );
\PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[5]_srl2_n_5\,
      Q => PixArray_val_V_34_reg_470_pp0_iter7_reg(5),
      R => '0'
    );
\PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[6]_srl2_n_5\,
      Q => PixArray_val_V_34_reg_470_pp0_iter7_reg(6),
      R => '0'
    );
\PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[7]_srl2_n_5\,
      Q => PixArray_val_V_34_reg_470_pp0_iter7_reg(7),
      R => '0'
    );
\PixArray_val_V_34_reg_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(0),
      Q => PixArray_val_V_34_reg_470(0),
      R => '0'
    );
\PixArray_val_V_34_reg_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(1),
      Q => PixArray_val_V_34_reg_470(1),
      R => '0'
    );
\PixArray_val_V_34_reg_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(2),
      Q => PixArray_val_V_34_reg_470(2),
      R => '0'
    );
\PixArray_val_V_34_reg_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(3),
      Q => PixArray_val_V_34_reg_470(3),
      R => '0'
    );
\PixArray_val_V_34_reg_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(4),
      Q => PixArray_val_V_34_reg_470(4),
      R => '0'
    );
\PixArray_val_V_34_reg_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(5),
      Q => PixArray_val_V_34_reg_470(5),
      R => '0'
    );
\PixArray_val_V_34_reg_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(6),
      Q => PixArray_val_V_34_reg_470(6),
      R => '0'
    );
\PixArray_val_V_34_reg_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(7),
      Q => PixArray_val_V_34_reg_470(7),
      R => '0'
    );
\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_36_reg_450(0),
      Q => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[0]_srl4_n_5\
    );
\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_36_reg_450(1),
      Q => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[1]_srl4_n_5\
    );
\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_36_reg_450(2),
      Q => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[2]_srl4_n_5\
    );
\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_36_reg_450(3),
      Q => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[3]_srl4_n_5\
    );
\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_36_reg_450(4),
      Q => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[4]_srl4_n_5\
    );
\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_36_reg_450(5),
      Q => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[5]_srl4_n_5\
    );
\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_36_reg_450(6),
      Q => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[6]_srl4_n_5\
    );
\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_36_reg_450(7),
      Q => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[7]_srl4_n_5\
    );
\PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[0]_srl4_n_5\,
      Q => PixArray_val_V_36_reg_450_pp0_iter9_reg(0),
      R => '0'
    );
\PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[1]_srl4_n_5\,
      Q => PixArray_val_V_36_reg_450_pp0_iter9_reg(1),
      R => '0'
    );
\PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[2]_srl4_n_5\,
      Q => PixArray_val_V_36_reg_450_pp0_iter9_reg(2),
      R => '0'
    );
\PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[3]_srl4_n_5\,
      Q => PixArray_val_V_36_reg_450_pp0_iter9_reg(3),
      R => '0'
    );
\PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[4]_srl4_n_5\,
      Q => PixArray_val_V_36_reg_450_pp0_iter9_reg(4),
      R => '0'
    );
\PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[5]_srl4_n_5\,
      Q => PixArray_val_V_36_reg_450_pp0_iter9_reg(5),
      R => '0'
    );
\PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[6]_srl4_n_5\,
      Q => PixArray_val_V_36_reg_450_pp0_iter9_reg(6),
      R => '0'
    );
\PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[7]_srl4_n_5\,
      Q => PixArray_val_V_36_reg_450_pp0_iter9_reg(7),
      R => '0'
    );
\PixArray_val_V_36_reg_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(0),
      Q => PixArray_val_V_36_reg_450(0),
      R => '0'
    );
\PixArray_val_V_36_reg_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(1),
      Q => PixArray_val_V_36_reg_450(1),
      R => '0'
    );
\PixArray_val_V_36_reg_450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(2),
      Q => PixArray_val_V_36_reg_450(2),
      R => '0'
    );
\PixArray_val_V_36_reg_450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(3),
      Q => PixArray_val_V_36_reg_450(3),
      R => '0'
    );
\PixArray_val_V_36_reg_450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(4),
      Q => PixArray_val_V_36_reg_450(4),
      R => '0'
    );
\PixArray_val_V_36_reg_450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(5),
      Q => PixArray_val_V_36_reg_450(5),
      R => '0'
    );
\PixArray_val_V_36_reg_450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(6),
      Q => PixArray_val_V_36_reg_450(6),
      R => '0'
    );
\PixArray_val_V_36_reg_450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(7),
      Q => PixArray_val_V_36_reg_450(7),
      R => '0'
    );
\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_37_reg_440(0),
      Q => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[0]_srl4_n_5\
    );
\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_37_reg_440(1),
      Q => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[1]_srl4_n_5\
    );
\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_37_reg_440(2),
      Q => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[2]_srl4_n_5\
    );
\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_37_reg_440(3),
      Q => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[3]_srl4_n_5\
    );
\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_37_reg_440(4),
      Q => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[4]_srl4_n_5\
    );
\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_37_reg_440(5),
      Q => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[5]_srl4_n_5\
    );
\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_37_reg_440(6),
      Q => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[6]_srl4_n_5\
    );
\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_37_reg_440(7),
      Q => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[7]_srl4_n_5\
    );
\PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[0]_srl4_n_5\,
      Q => PixArray_val_V_37_reg_440_pp0_iter9_reg(0),
      R => '0'
    );
\PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[1]_srl4_n_5\,
      Q => PixArray_val_V_37_reg_440_pp0_iter9_reg(1),
      R => '0'
    );
\PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[2]_srl4_n_5\,
      Q => PixArray_val_V_37_reg_440_pp0_iter9_reg(2),
      R => '0'
    );
\PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[3]_srl4_n_5\,
      Q => PixArray_val_V_37_reg_440_pp0_iter9_reg(3),
      R => '0'
    );
\PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[4]_srl4_n_5\,
      Q => PixArray_val_V_37_reg_440_pp0_iter9_reg(4),
      R => '0'
    );
\PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[5]_srl4_n_5\,
      Q => PixArray_val_V_37_reg_440_pp0_iter9_reg(5),
      R => '0'
    );
\PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[6]_srl4_n_5\,
      Q => PixArray_val_V_37_reg_440_pp0_iter9_reg(6),
      R => '0'
    );
\PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[7]_srl4_n_5\,
      Q => PixArray_val_V_37_reg_440_pp0_iter9_reg(7),
      R => '0'
    );
\PixArray_val_V_37_reg_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(0),
      Q => PixArray_val_V_37_reg_440(0),
      R => '0'
    );
\PixArray_val_V_37_reg_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(1),
      Q => PixArray_val_V_37_reg_440(1),
      R => '0'
    );
\PixArray_val_V_37_reg_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(2),
      Q => PixArray_val_V_37_reg_440(2),
      R => '0'
    );
\PixArray_val_V_37_reg_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(3),
      Q => PixArray_val_V_37_reg_440(3),
      R => '0'
    );
\PixArray_val_V_37_reg_440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(4),
      Q => PixArray_val_V_37_reg_440(4),
      R => '0'
    );
\PixArray_val_V_37_reg_440_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(5),
      Q => PixArray_val_V_37_reg_440(5),
      R => '0'
    );
\PixArray_val_V_37_reg_440_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(6),
      Q => PixArray_val_V_37_reg_440(6),
      R => '0'
    );
\PixArray_val_V_37_reg_440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(7),
      Q => PixArray_val_V_37_reg_440(7),
      R => '0'
    );
\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_39_reg_418(0),
      Q => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[0]_srl6_n_5\
    );
\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_39_reg_418(1),
      Q => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[1]_srl6_n_5\
    );
\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_39_reg_418(2),
      Q => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[2]_srl6_n_5\
    );
\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_39_reg_418(3),
      Q => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[3]_srl6_n_5\
    );
\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_39_reg_418(4),
      Q => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[4]_srl6_n_5\
    );
\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_39_reg_418(5),
      Q => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[5]_srl6_n_5\
    );
\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_39_reg_418(6),
      Q => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[6]_srl6_n_5\
    );
\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_39_reg_418(7),
      Q => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[7]_srl6_n_5\
    );
\PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[0]_srl6_n_5\,
      Q => PixArray_val_V_39_reg_418_pp0_iter11_reg(0),
      R => '0'
    );
\PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[1]_srl6_n_5\,
      Q => PixArray_val_V_39_reg_418_pp0_iter11_reg(1),
      R => '0'
    );
\PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[2]_srl6_n_5\,
      Q => PixArray_val_V_39_reg_418_pp0_iter11_reg(2),
      R => '0'
    );
\PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[3]_srl6_n_5\,
      Q => PixArray_val_V_39_reg_418_pp0_iter11_reg(3),
      R => '0'
    );
\PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[4]_srl6_n_5\,
      Q => PixArray_val_V_39_reg_418_pp0_iter11_reg(4),
      R => '0'
    );
\PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[5]_srl6_n_5\,
      Q => PixArray_val_V_39_reg_418_pp0_iter11_reg(5),
      R => '0'
    );
\PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[6]_srl6_n_5\,
      Q => PixArray_val_V_39_reg_418_pp0_iter11_reg(6),
      R => '0'
    );
\PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[7]_srl6_n_5\,
      Q => PixArray_val_V_39_reg_418_pp0_iter11_reg(7),
      R => '0'
    );
\PixArray_val_V_39_reg_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(0),
      Q => PixArray_val_V_39_reg_418(0),
      R => '0'
    );
\PixArray_val_V_39_reg_418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(1),
      Q => PixArray_val_V_39_reg_418(1),
      R => '0'
    );
\PixArray_val_V_39_reg_418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(2),
      Q => PixArray_val_V_39_reg_418(2),
      R => '0'
    );
\PixArray_val_V_39_reg_418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(3),
      Q => PixArray_val_V_39_reg_418(3),
      R => '0'
    );
\PixArray_val_V_39_reg_418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(4),
      Q => PixArray_val_V_39_reg_418(4),
      R => '0'
    );
\PixArray_val_V_39_reg_418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(5),
      Q => PixArray_val_V_39_reg_418(5),
      R => '0'
    );
\PixArray_val_V_39_reg_418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(6),
      Q => PixArray_val_V_39_reg_418(6),
      R => '0'
    );
\PixArray_val_V_39_reg_418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(7),
      Q => PixArray_val_V_39_reg_418(7),
      R => '0'
    );
\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_40_reg_407(0),
      Q => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[0]_srl6_n_5\
    );
\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_40_reg_407(1),
      Q => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[1]_srl6_n_5\
    );
\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_40_reg_407(2),
      Q => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[2]_srl6_n_5\
    );
\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_40_reg_407(3),
      Q => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[3]_srl6_n_5\
    );
\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_40_reg_407(4),
      Q => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[4]_srl6_n_5\
    );
\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_40_reg_407(5),
      Q => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[5]_srl6_n_5\
    );
\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_40_reg_407(6),
      Q => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[6]_srl6_n_5\
    );
\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_40_reg_407(7),
      Q => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[7]_srl6_n_5\
    );
\PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[0]_srl6_n_5\,
      Q => PixArray_val_V_40_reg_407_pp0_iter11_reg(0),
      R => '0'
    );
\PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[1]_srl6_n_5\,
      Q => PixArray_val_V_40_reg_407_pp0_iter11_reg(1),
      R => '0'
    );
\PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[2]_srl6_n_5\,
      Q => PixArray_val_V_40_reg_407_pp0_iter11_reg(2),
      R => '0'
    );
\PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[3]_srl6_n_5\,
      Q => PixArray_val_V_40_reg_407_pp0_iter11_reg(3),
      R => '0'
    );
\PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[4]_srl6_n_5\,
      Q => PixArray_val_V_40_reg_407_pp0_iter11_reg(4),
      R => '0'
    );
\PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[5]_srl6_n_5\,
      Q => PixArray_val_V_40_reg_407_pp0_iter11_reg(5),
      R => '0'
    );
\PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[6]_srl6_n_5\,
      Q => PixArray_val_V_40_reg_407_pp0_iter11_reg(6),
      R => '0'
    );
\PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[7]_srl6_n_5\,
      Q => PixArray_val_V_40_reg_407_pp0_iter11_reg(7),
      R => '0'
    );
\PixArray_val_V_40_reg_407_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(0),
      Q => PixArray_val_V_40_reg_407(0),
      R => '0'
    );
\PixArray_val_V_40_reg_407_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(1),
      Q => PixArray_val_V_40_reg_407(1),
      R => '0'
    );
\PixArray_val_V_40_reg_407_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(2),
      Q => PixArray_val_V_40_reg_407(2),
      R => '0'
    );
\PixArray_val_V_40_reg_407_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(3),
      Q => PixArray_val_V_40_reg_407(3),
      R => '0'
    );
\PixArray_val_V_40_reg_407_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(4),
      Q => PixArray_val_V_40_reg_407(4),
      R => '0'
    );
\PixArray_val_V_40_reg_407_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(5),
      Q => PixArray_val_V_40_reg_407(5),
      R => '0'
    );
\PixArray_val_V_40_reg_407_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(6),
      Q => PixArray_val_V_40_reg_407(6),
      R => '0'
    );
\PixArray_val_V_40_reg_407_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(7),
      Q => PixArray_val_V_40_reg_407(7),
      R => '0'
    );
\PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_43_reg_520(0),
      Q => PixArray_val_V_43_reg_520_pp0_iter5_reg(0),
      R => '0'
    );
\PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_43_reg_520(1),
      Q => PixArray_val_V_43_reg_520_pp0_iter5_reg(1),
      R => '0'
    );
\PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_43_reg_520(2),
      Q => PixArray_val_V_43_reg_520_pp0_iter5_reg(2),
      R => '0'
    );
\PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_43_reg_520(3),
      Q => PixArray_val_V_43_reg_520_pp0_iter5_reg(3),
      R => '0'
    );
\PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_43_reg_520(4),
      Q => PixArray_val_V_43_reg_520_pp0_iter5_reg(4),
      R => '0'
    );
\PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_43_reg_520(5),
      Q => PixArray_val_V_43_reg_520_pp0_iter5_reg(5),
      R => '0'
    );
\PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_43_reg_520(6),
      Q => PixArray_val_V_43_reg_520_pp0_iter5_reg(6),
      R => '0'
    );
\PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PixArray_val_V_43_reg_520(7),
      Q => PixArray_val_V_43_reg_520_pp0_iter5_reg(7),
      R => '0'
    );
\PixArray_val_V_43_reg_520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(0),
      Q => PixArray_val_V_43_reg_520(0),
      R => '0'
    );
\PixArray_val_V_43_reg_520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(1),
      Q => PixArray_val_V_43_reg_520(1),
      R => '0'
    );
\PixArray_val_V_43_reg_520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(2),
      Q => PixArray_val_V_43_reg_520(2),
      R => '0'
    );
\PixArray_val_V_43_reg_520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(3),
      Q => PixArray_val_V_43_reg_520(3),
      R => '0'
    );
\PixArray_val_V_43_reg_520_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(4),
      Q => PixArray_val_V_43_reg_520(4),
      R => '0'
    );
\PixArray_val_V_43_reg_520_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(5),
      Q => PixArray_val_V_43_reg_520(5),
      R => '0'
    );
\PixArray_val_V_43_reg_520_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(6),
      Q => PixArray_val_V_43_reg_520(6),
      R => '0'
    );
\PixArray_val_V_43_reg_520_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(7),
      Q => PixArray_val_V_43_reg_520(7),
      R => '0'
    );
\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_44_reg_490(0),
      Q => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[0]_srl2_n_5\
    );
\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_44_reg_490(1),
      Q => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[1]_srl2_n_5\
    );
\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_44_reg_490(2),
      Q => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[2]_srl2_n_5\
    );
\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_44_reg_490(3),
      Q => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[3]_srl2_n_5\
    );
\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_44_reg_490(4),
      Q => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[4]_srl2_n_5\
    );
\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_44_reg_490(5),
      Q => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[5]_srl2_n_5\
    );
\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_44_reg_490(6),
      Q => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[6]_srl2_n_5\
    );
\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_44_reg_490(7),
      Q => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[7]_srl2_n_5\
    );
\PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[0]_srl2_n_5\,
      Q => PixArray_val_V_44_reg_490_pp0_iter7_reg(0),
      R => '0'
    );
\PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[1]_srl2_n_5\,
      Q => PixArray_val_V_44_reg_490_pp0_iter7_reg(1),
      R => '0'
    );
\PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[2]_srl2_n_5\,
      Q => PixArray_val_V_44_reg_490_pp0_iter7_reg(2),
      R => '0'
    );
\PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[3]_srl2_n_5\,
      Q => PixArray_val_V_44_reg_490_pp0_iter7_reg(3),
      R => '0'
    );
\PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[4]_srl2_n_5\,
      Q => PixArray_val_V_44_reg_490_pp0_iter7_reg(4),
      R => '0'
    );
\PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[5]_srl2_n_5\,
      Q => PixArray_val_V_44_reg_490_pp0_iter7_reg(5),
      R => '0'
    );
\PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[6]_srl2_n_5\,
      Q => PixArray_val_V_44_reg_490_pp0_iter7_reg(6),
      R => '0'
    );
\PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[7]_srl2_n_5\,
      Q => PixArray_val_V_44_reg_490_pp0_iter7_reg(7),
      R => '0'
    );
\PixArray_val_V_44_reg_490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(0),
      Q => PixArray_val_V_44_reg_490(0),
      R => '0'
    );
\PixArray_val_V_44_reg_490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(1),
      Q => PixArray_val_V_44_reg_490(1),
      R => '0'
    );
\PixArray_val_V_44_reg_490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(2),
      Q => PixArray_val_V_44_reg_490(2),
      R => '0'
    );
\PixArray_val_V_44_reg_490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(3),
      Q => PixArray_val_V_44_reg_490(3),
      R => '0'
    );
\PixArray_val_V_44_reg_490_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(4),
      Q => PixArray_val_V_44_reg_490(4),
      R => '0'
    );
\PixArray_val_V_44_reg_490_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(5),
      Q => PixArray_val_V_44_reg_490(5),
      R => '0'
    );
\PixArray_val_V_44_reg_490_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(6),
      Q => PixArray_val_V_44_reg_490(6),
      R => '0'
    );
\PixArray_val_V_44_reg_490_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(7),
      Q => PixArray_val_V_44_reg_490(7),
      R => '0'
    );
\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_45_reg_460(0),
      Q => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[0]_srl4_n_5\
    );
\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_45_reg_460(1),
      Q => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[1]_srl4_n_5\
    );
\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_45_reg_460(2),
      Q => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[2]_srl4_n_5\
    );
\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_45_reg_460(3),
      Q => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[3]_srl4_n_5\
    );
\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_45_reg_460(4),
      Q => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[4]_srl4_n_5\
    );
\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_45_reg_460(5),
      Q => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[5]_srl4_n_5\
    );
\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_45_reg_460(6),
      Q => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[6]_srl4_n_5\
    );
\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_45_reg_460(7),
      Q => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[7]_srl4_n_5\
    );
\PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[0]_srl4_n_5\,
      Q => PixArray_val_V_45_reg_460_pp0_iter9_reg(0),
      R => '0'
    );
\PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[1]_srl4_n_5\,
      Q => PixArray_val_V_45_reg_460_pp0_iter9_reg(1),
      R => '0'
    );
\PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[2]_srl4_n_5\,
      Q => PixArray_val_V_45_reg_460_pp0_iter9_reg(2),
      R => '0'
    );
\PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[3]_srl4_n_5\,
      Q => PixArray_val_V_45_reg_460_pp0_iter9_reg(3),
      R => '0'
    );
\PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[4]_srl4_n_5\,
      Q => PixArray_val_V_45_reg_460_pp0_iter9_reg(4),
      R => '0'
    );
\PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[5]_srl4_n_5\,
      Q => PixArray_val_V_45_reg_460_pp0_iter9_reg(5),
      R => '0'
    );
\PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[6]_srl4_n_5\,
      Q => PixArray_val_V_45_reg_460_pp0_iter9_reg(6),
      R => '0'
    );
\PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[7]_srl4_n_5\,
      Q => PixArray_val_V_45_reg_460_pp0_iter9_reg(7),
      R => '0'
    );
\PixArray_val_V_45_reg_460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(0),
      Q => PixArray_val_V_45_reg_460(0),
      R => '0'
    );
\PixArray_val_V_45_reg_460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(1),
      Q => PixArray_val_V_45_reg_460(1),
      R => '0'
    );
\PixArray_val_V_45_reg_460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(2),
      Q => PixArray_val_V_45_reg_460(2),
      R => '0'
    );
\PixArray_val_V_45_reg_460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(3),
      Q => PixArray_val_V_45_reg_460(3),
      R => '0'
    );
\PixArray_val_V_45_reg_460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(4),
      Q => PixArray_val_V_45_reg_460(4),
      R => '0'
    );
\PixArray_val_V_45_reg_460_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(5),
      Q => PixArray_val_V_45_reg_460(5),
      R => '0'
    );
\PixArray_val_V_45_reg_460_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(6),
      Q => PixArray_val_V_45_reg_460(6),
      R => '0'
    );
\PixArray_val_V_45_reg_460_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(7),
      Q => PixArray_val_V_45_reg_460(7),
      R => '0'
    );
\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_46_reg_429(0),
      Q => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[0]_srl6_n_5\
    );
\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_46_reg_429(1),
      Q => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[1]_srl6_n_5\
    );
\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_46_reg_429(2),
      Q => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[2]_srl6_n_5\
    );
\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_46_reg_429(3),
      Q => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[3]_srl6_n_5\
    );
\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_46_reg_429(4),
      Q => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[4]_srl6_n_5\
    );
\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_46_reg_429(5),
      Q => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[5]_srl6_n_5\
    );
\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_46_reg_429(6),
      Q => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[6]_srl6_n_5\
    );
\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => PixArray_val_V_46_reg_429(7),
      Q => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[7]_srl6_n_5\
    );
\PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[0]_srl6_n_5\,
      Q => PixArray_val_V_46_reg_429_pp0_iter11_reg(0),
      R => '0'
    );
\PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[1]_srl6_n_5\,
      Q => PixArray_val_V_46_reg_429_pp0_iter11_reg(1),
      R => '0'
    );
\PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[2]_srl6_n_5\,
      Q => PixArray_val_V_46_reg_429_pp0_iter11_reg(2),
      R => '0'
    );
\PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[3]_srl6_n_5\,
      Q => PixArray_val_V_46_reg_429_pp0_iter11_reg(3),
      R => '0'
    );
\PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[4]_srl6_n_5\,
      Q => PixArray_val_V_46_reg_429_pp0_iter11_reg(4),
      R => '0'
    );
\PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[5]_srl6_n_5\,
      Q => PixArray_val_V_46_reg_429_pp0_iter11_reg(5),
      R => '0'
    );
\PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[6]_srl6_n_5\,
      Q => PixArray_val_V_46_reg_429_pp0_iter11_reg(6),
      R => '0'
    );
\PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[7]_srl6_n_5\,
      Q => PixArray_val_V_46_reg_429_pp0_iter11_reg(7),
      R => '0'
    );
\PixArray_val_V_46_reg_429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(0),
      Q => PixArray_val_V_46_reg_429(0),
      R => '0'
    );
\PixArray_val_V_46_reg_429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(1),
      Q => PixArray_val_V_46_reg_429(1),
      R => '0'
    );
\PixArray_val_V_46_reg_429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(2),
      Q => PixArray_val_V_46_reg_429(2),
      R => '0'
    );
\PixArray_val_V_46_reg_429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(3),
      Q => PixArray_val_V_46_reg_429(3),
      R => '0'
    );
\PixArray_val_V_46_reg_429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(4),
      Q => PixArray_val_V_46_reg_429(4),
      R => '0'
    );
\PixArray_val_V_46_reg_429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(5),
      Q => PixArray_val_V_46_reg_429(5),
      R => '0'
    );
\PixArray_val_V_46_reg_429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(6),
      Q => PixArray_val_V_46_reg_429(6),
      R => '0'
    );
\PixArray_val_V_46_reg_429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      D => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(7),
      Q => PixArray_val_V_46_reg_429(7),
      R => '0'
    );
\SRL_SIG_reg[15][0]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => OutputWriteEn_1_reg_720,
      I1 => ap_enable_reg_pp0_iter17,
      I2 => Q(2),
      I3 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      O => shiftReg_ce
    );
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1810,
      I1 => icmp_ln352_reg_1816,
      I2 => sum_reg_1805(12),
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_2_reg_1826,
      I1 => icmp_ln352_1_reg_1832,
      I2 => sum_11_reg_1821(14),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_2_reg_1826,
      I1 => icmp_ln352_1_reg_1832,
      I2 => sum_11_reg_1821(15),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_2_reg_1826,
      I1 => icmp_ln352_1_reg_1832,
      I2 => sum_11_reg_1821(16),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_2_reg_1826,
      I1 => icmp_ln352_1_reg_1832,
      I2 => sum_11_reg_1821(17),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_2_reg_1826,
      I1 => icmp_ln352_1_reg_1832,
      I2 => sum_11_reg_1821(18),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_2_reg_1826,
      I1 => icmp_ln352_1_reg_1832,
      I2 => sum_11_reg_1821(19),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_4_reg_1842,
      I1 => icmp_ln352_2_reg_1848,
      I2 => sum_17_reg_1837(12),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_4_reg_1842,
      I1 => icmp_ln352_2_reg_1848,
      I2 => sum_17_reg_1837(13),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_4_reg_1842,
      I1 => icmp_ln352_2_reg_1848,
      I2 => sum_17_reg_1837(14),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_4_reg_1842,
      I1 => icmp_ln352_2_reg_1848,
      I2 => sum_17_reg_1837(15),
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1810,
      I1 => icmp_ln352_reg_1816,
      I2 => sum_reg_1805(13),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_4_reg_1842,
      I1 => icmp_ln352_2_reg_1848,
      I2 => sum_17_reg_1837(16),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_4_reg_1842,
      I1 => icmp_ln352_2_reg_1848,
      I2 => sum_17_reg_1837(17),
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_4_reg_1842,
      I1 => icmp_ln352_2_reg_1848,
      I2 => sum_17_reg_1837(18),
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_4_reg_1842,
      I1 => icmp_ln352_2_reg_1848,
      I2 => sum_17_reg_1837(19),
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1810,
      I1 => icmp_ln352_reg_1816,
      I2 => sum_reg_1805(14),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1810,
      I1 => icmp_ln352_reg_1816,
      I2 => sum_reg_1805(15),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1810,
      I1 => icmp_ln352_reg_1816,
      I2 => sum_reg_1805(16),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1810,
      I1 => icmp_ln352_reg_1816,
      I2 => sum_reg_1805(17),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1810,
      I1 => icmp_ln352_reg_1816,
      I2 => sum_reg_1805(18),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1810,
      I1 => icmp_ln352_reg_1816,
      I2 => sum_reg_1805(19),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_2_reg_1826,
      I1 => icmp_ln352_1_reg_1832,
      I2 => sum_11_reg_1821(12),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_2_reg_1826,
      I1 => icmp_ln352_1_reg_1832,
      I2 => sum_11_reg_1821(13),
      O => \in\(9)
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter13_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => icmp_ln252_reg_1317_pp0_iter11_reg,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      I3 => ap_enable_reg_pp0_iter12,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter13_i_1_n_5
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter13_i_1_n_5,
      Q => ap_enable_reg_pp0_iter13,
      R => '0'
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter13,
      Q => ap_enable_reg_pp0_iter14,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter14,
      Q => ap_enable_reg_pp0_iter15,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter15,
      Q => ap_enable_reg_pp0_iter16,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter17_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter16,
      Q => ap_enable_reg_pp0_iter17,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter15_reg_reg_srl15: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_n_5
    );
\ap_loop_exit_ready_pp0_iter16_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_n_5,
      Q => ap_loop_exit_ready_pp0_iter16_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(16),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(0),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(17),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(1),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(18),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(2),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(19),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(3),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(20),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(4),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(21),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(5),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(22),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(6),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(23),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(7),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(8),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(0),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(9),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(1),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(10),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(2),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(11),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(3),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(12),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(4),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(13),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(5),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(14),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(6),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(15),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(7),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      I2 => cmp119_reg_730,
      I3 => brmerge_reg_715,
      I4 => icmp_ln252_reg_1317,
      O => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(0),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(0),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(1),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(1),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(2),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(2),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(3),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(3),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(4),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(4),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(5),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(5),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(6),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(6),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(7),
      Q => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(7),
      R => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_14_reg_1466(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_28_reg_1448(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_14_reg_1466(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_28_reg_1448(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_14_reg_1466(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_28_reg_1448(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_14_reg_1466(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_28_reg_1448(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_14_reg_1466(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_28_reg_1448(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_14_reg_1466(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_28_reg_1448(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_14_reg_1466(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_28_reg_1448(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_14_reg_1466(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_28_reg_1448(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_15_reg_1472(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_29_reg_1454(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_15_reg_1472(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_29_reg_1454(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_15_reg_1472(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_29_reg_1454(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_15_reg_1472(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_29_reg_1454(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_15_reg_1472(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_29_reg_1454(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_15_reg_1472(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_29_reg_1454(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_15_reg_1472(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_29_reg_1454(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_15_reg_1472(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_29_reg_1454(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_28_reg_1448(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_25_reg_1430(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_28_reg_1448(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_25_reg_1430(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_28_reg_1448(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_25_reg_1430(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_28_reg_1448(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_25_reg_1430(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_28_reg_1448(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_25_reg_1430(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_28_reg_1448(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_25_reg_1430(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_28_reg_1448(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_25_reg_1430(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_28_reg_1448(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_25_reg_1430(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_29_reg_1454(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_26_reg_1436(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_29_reg_1454(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_26_reg_1436(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_29_reg_1454(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_26_reg_1436(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_29_reg_1454(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_26_reg_1436(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_29_reg_1454(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_26_reg_1436(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_29_reg_1454(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_26_reg_1436(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_29_reg_1454(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_26_reg_1436(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_29_reg_1454(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_26_reg_1436(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_25_reg_1430(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_22_reg_1412(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_25_reg_1430(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_22_reg_1412(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_25_reg_1430(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_22_reg_1412(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_25_reg_1430(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_22_reg_1412(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_25_reg_1430(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_22_reg_1412(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_25_reg_1430(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_22_reg_1412(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_25_reg_1430(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_22_reg_1412(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_25_reg_1430(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_22_reg_1412(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_26_reg_1436(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_23_reg_1418(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_26_reg_1436(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_23_reg_1418(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_26_reg_1436(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_23_reg_1418(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_26_reg_1436(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_23_reg_1418(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_26_reg_1436(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_23_reg_1418(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_26_reg_1436(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_23_reg_1418(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_26_reg_1436(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_23_reg_1418(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_26_reg_1436(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_23_reg_1418(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_22_reg_1412(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_22_reg_1412(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_22_reg_1412(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_22_reg_1412(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_22_reg_1412(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_22_reg_1412(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_22_reg_1412(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_22_reg_1412(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_23_reg_1418(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_23_reg_1418(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_23_reg_1418(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_23_reg_1418(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_23_reg_1418(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_23_reg_1418(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_23_reg_1418(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_23_reg_1418(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_31_reg_360(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_31_reg_360(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_31_reg_360(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_31_reg_360(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_31_reg_360(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_31_reg_360(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_31_reg_360(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_31_reg_360(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_30_reg_350(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_30_reg_350(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_30_reg_350(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_30_reg_350(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_30_reg_350(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_30_reg_350(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_30_reg_350(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_30_reg_350(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_13_reg_1460(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_27_reg_1442(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_13_reg_1460(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_27_reg_1442(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_13_reg_1460(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_27_reg_1442(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_13_reg_1460(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_27_reg_1442(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_13_reg_1460(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_27_reg_1442(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_13_reg_1460(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_27_reg_1442(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_13_reg_1460(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_27_reg_1442(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArray_val_V_13_reg_1460(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_27_reg_1442(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_27_reg_1442(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_24_reg_1424(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_27_reg_1442(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_24_reg_1424(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_27_reg_1442(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_24_reg_1424(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_27_reg_1442(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_24_reg_1424(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_27_reg_1442(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_24_reg_1424(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_27_reg_1442(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_24_reg_1424(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_27_reg_1442(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_24_reg_1424(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_27_reg_1442(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_24_reg_1424(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_24_reg_1424(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_21_reg_1406(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_24_reg_1424(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_21_reg_1406(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_24_reg_1424(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_21_reg_1406(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_24_reg_1424(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_21_reg_1406(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_24_reg_1424(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_21_reg_1406(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_24_reg_1424(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_21_reg_1406(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_24_reg_1424(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_21_reg_1406(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_24_reg_1424(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_21_reg_1406(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_21_reg_1406(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_21_reg_1406(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_21_reg_1406(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_21_reg_1406(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_21_reg_1406(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_21_reg_1406(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_21_reg_1406(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_21_reg_1406(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(0),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_32_reg_370(0),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(1),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_32_reg_370(1),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(2),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_32_reg_370(2),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(3),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_32_reg_370(3),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(4),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_32_reg_370(4),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(5),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_32_reg_370(5),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(6),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_32_reg_370(6),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg(7),
      I1 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => brmerge_reg_715,
      I3 => PixArrayVal_val_V_32_reg_370(7),
      O => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter3_reg_0\(0),
      D => \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln252_fu_572_p2,
      D(0) => D(0),
      E(0) => x_fu_122,
      GetNewLine_2_reg_679 => GetNewLine_2_reg_679,
      GetNewLine_reg_218 => GetNewLine_reg_218,
      \GetNewLine_reg_218_reg[0]\ => \GetNewLine_reg_218_reg[0]\,
      \GetNewLine_reg_218_reg[0]_0\ => \GetNewLine_reg_218_reg[0]_0\,
      \LineBuf_val_V_1_addr_reg_1327_reg[10]\(10) => \x_fu_122_reg_n_5_[10]\,
      \LineBuf_val_V_1_addr_reg_1327_reg[10]\(9) => \x_fu_122_reg_n_5_[9]\,
      \LineBuf_val_V_1_addr_reg_1327_reg[10]\(8) => \x_fu_122_reg_n_5_[8]\,
      \LineBuf_val_V_1_addr_reg_1327_reg[10]\(7) => \x_fu_122_reg_n_5_[7]\,
      \LineBuf_val_V_1_addr_reg_1327_reg[10]\(6) => \x_fu_122_reg_n_5_[6]\,
      \LineBuf_val_V_1_addr_reg_1327_reg[10]\(5) => \x_fu_122_reg_n_5_[5]\,
      \LineBuf_val_V_1_addr_reg_1327_reg[10]\(4) => \x_fu_122_reg_n_5_[4]\,
      \LineBuf_val_V_1_addr_reg_1327_reg[10]\(3) => \x_fu_122_reg_n_5_[3]\,
      \LineBuf_val_V_1_addr_reg_1327_reg[10]\(2) => \x_fu_122_reg_n_5_[2]\,
      \LineBuf_val_V_1_addr_reg_1327_reg[10]\(1) => \x_fu_122_reg_n_5_[1]\,
      \LineBuf_val_V_1_addr_reg_1327_reg[10]\(0) => \x_fu_122_reg_n_5_[0]\,
      Q(1 downto 0) => Q(2 downto 1),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_7,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      ap_enable_reg_pp0_iter17_reg(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      ap_loop_exit_ready_pp0_iter16_reg => ap_loop_exit_ready_pp0_iter16_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_38,
      \icmp_ln252_reg_1317_reg[0]\(10 downto 0) => \icmp_ln252_reg_1317_reg[0]_0\(10 downto 0),
      x_2_fu_578_p2(4 downto 3) => x_2_fu_578_p2(10 downto 9),
      x_2_fu_578_p2(2) => x_2_fu_578_p2(7),
      x_2_fu_578_p2(1) => x_2_fu_578_p2(2),
      x_2_fu_578_p2(0) => x_2_fu_578_p2(0),
      \x_fu_122_reg[10]\(10 downto 0) => \^x_fu_122_reg[10]_0\(10 downto 0),
      \x_fu_122_reg[8]\(5) => flow_control_loop_pipe_sequential_init_U_n_32,
      \x_fu_122_reg[8]\(4) => flow_control_loop_pipe_sequential_init_U_n_33,
      \x_fu_122_reg[8]\(3) => flow_control_loop_pipe_sequential_init_U_n_34,
      \x_fu_122_reg[8]\(2) => flow_control_loop_pipe_sequential_init_U_n_35,
      \x_fu_122_reg[8]\(1) => flow_control_loop_pipe_sequential_init_U_n_36,
      \x_fu_122_reg[8]\(0) => flow_control_loop_pipe_sequential_init_U_n_37
    );
icmp_ln252_fu_572_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln252_fu_572_p2,
      CO(2) => icmp_ln252_fu_572_p2_carry_n_6,
      CO(1) => icmp_ln252_fu_572_p2_carry_n_7,
      CO(0) => icmp_ln252_fu_572_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln252_fu_572_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_24
    );
\icmp_ln252_reg_1317_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln252_reg_1317_pp0_iter9_reg,
      Q => icmp_ln252_reg_1317_pp0_iter10_reg,
      R => '0'
    );
\icmp_ln252_reg_1317_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln252_reg_1317_pp0_iter10_reg,
      Q => icmp_ln252_reg_1317_pp0_iter11_reg,
      R => '0'
    );
\icmp_ln252_reg_1317_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln252_reg_1317,
      Q => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln252_reg_1317_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      Q => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln252_reg_1317_pp0_iter4_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      Q => \icmp_ln252_reg_1317_pp0_iter4_reg_reg[0]_srl2_n_5\
    );
\icmp_ln252_reg_1317_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln252_reg_1317_pp0_iter4_reg_reg[0]_srl2_n_5\,
      Q => icmp_ln252_reg_1317_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln252_reg_1317_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln252_reg_1317_pp0_iter5_reg,
      Q => icmp_ln252_reg_1317_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln252_reg_1317_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln252_reg_1317_pp0_iter6_reg,
      Q => icmp_ln252_reg_1317_pp0_iter7_reg,
      R => '0'
    );
\icmp_ln252_reg_1317_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln252_reg_1317_pp0_iter7_reg,
      Q => icmp_ln252_reg_1317_pp0_iter8_reg,
      R => '0'
    );
\icmp_ln252_reg_1317_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln252_reg_1317_pp0_iter8_reg,
      Q => icmp_ln252_reg_1317_pp0_iter9_reg,
      R => '0'
    );
\icmp_ln252_reg_1317_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln252_fu_572_p2,
      Q => icmp_ln252_reg_1317,
      R => '0'
    );
\icmp_ln352_1_fu_992_p2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_3_fu_983_p4(0),
      I1 => tmp_3_fu_983_p4(1),
      I2 => tmp_3_fu_983_p4(2),
      I3 => tmp_3_fu_983_p4(3),
      I4 => tmp_3_fu_983_p4(4),
      I5 => tmp_3_fu_983_p4(5),
      O => \icmp_ln352_1_fu_992_p2/i__n_5\
    );
\icmp_ln352_1_reg_1832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln352_1_reg_18320,
      D => mac_muladd_16s_8ns_27s_27_4_1_U93_n_20,
      Q => icmp_ln352_1_reg_1832,
      R => '0'
    );
\icmp_ln352_2_fu_1014_p2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_5_fu_1005_p4(0),
      I1 => tmp_5_fu_1005_p4(1),
      I2 => tmp_5_fu_1005_p4(2),
      I3 => tmp_5_fu_1005_p4(3),
      I4 => tmp_5_fu_1005_p4(4),
      I5 => tmp_5_fu_1005_p4(5),
      O => \icmp_ln352_2_fu_1014_p2/i__n_5\
    );
\icmp_ln352_2_reg_1848_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln352_1_reg_18320,
      D => mac_muladd_16s_8ns_27s_27_4_1_U94_n_24,
      Q => icmp_ln352_2_reg_1848,
      R => '0'
    );
\icmp_ln352_fu_970_p2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_1_fu_961_p4(0),
      I1 => tmp_1_fu_961_p4(1),
      I2 => tmp_1_fu_961_p4(2),
      I3 => tmp_1_fu_961_p4(3),
      I4 => tmp_1_fu_961_p4(4),
      I5 => tmp_1_fu_961_p4(5),
      O => \icmp_ln352_fu_970_p2/i__n_5\
    );
\icmp_ln352_reg_1816[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OutputWriteEn_1_reg_720,
      I1 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      O => icmp_ln352_1_reg_18320
    );
\icmp_ln352_reg_1816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln352_1_reg_18320,
      D => mac_muladd_16s_8ns_27s_27_4_1_U92_n_20,
      Q => icmp_ln352_reg_1816,
      R => '0'
    );
\idxprom11_i_cast_reg_1307_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \idxprom11_i_cast_reg_1307_reg[5]_0\(0),
      Q => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0(0),
      R => '0'
    );
\idxprom11_i_cast_reg_1307_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \idxprom11_i_cast_reg_1307_reg[5]_0\(1),
      Q => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0(1),
      R => '0'
    );
\idxprom11_i_cast_reg_1307_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \idxprom11_i_cast_reg_1307_reg[5]_0\(2),
      Q => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0(2),
      R => '0'
    );
\idxprom11_i_cast_reg_1307_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \idxprom11_i_cast_reg_1307_reg[5]_0\(3),
      Q => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0(3),
      R => '0'
    );
\idxprom11_i_cast_reg_1307_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \idxprom11_i_cast_reg_1307_reg[5]_0\(4),
      Q => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0(4),
      R => '0'
    );
\idxprom11_i_cast_reg_1307_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \idxprom11_i_cast_reg_1307_reg[5]_0\(5),
      Q => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0(5),
      R => '0'
    );
internal_full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln252_reg_1317,
      I2 => brmerge_reg_715,
      I3 => cmp119_reg_730,
      I4 => Q(2),
      I5 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00400000"
    )
        port map (
      I0 => \mOutPtr[4]_i_3__0_n_5\,
      I1 => cmp119_reg_730,
      I2 => brmerge_reg_715,
      I3 => icmp_ln252_reg_1317,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => shiftReg_ce_1,
      O => \cmp119_reg_730_reg[0]\(0)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      I1 => Q(2),
      O => \mOutPtr[4]_i_3__0_n_5\
    );
mac_muladd_16s_8ns_12ns_24_4_1_U77: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1
     port map (
      FiltCoeff_ce0 => FiltCoeff_ce0,
      P(23) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_5,
      P(22) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_6,
      P(21) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_7,
      P(20) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_8,
      P(19) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_9,
      P(18) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_10,
      P(17) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_11,
      P(16) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_12,
      P(15) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_13,
      P(14) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_14,
      P(13) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_15,
      P(12) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_16,
      P(11) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_17,
      P(10) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_18,
      P(9) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_19,
      P(8) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_20,
      P(7) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_21,
      P(6) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_22,
      P(5) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_23,
      P(4) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_24,
      P(3) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_25,
      P(2) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_26,
      P(1) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_27,
      P(0) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_28,
      Q(7 downto 0) => PixArray_val_V_13_reg_1460(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      brmerge_reg_715 => brmerge_reg_715,
      p_reg_reg(7 downto 0) => p_reg_reg_4(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_16s_8ns_12ns_24_4_1_U78: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_18
     port map (
      FiltCoeff_ce0 => FiltCoeff_ce0,
      P(23) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_5,
      P(22) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_6,
      P(21) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_7,
      P(20) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_8,
      P(19) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_9,
      P(18) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_10,
      P(17) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_11,
      P(16) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_12,
      P(15) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_13,
      P(14) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_14,
      P(13) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_15,
      P(12) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_16,
      P(11) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_17,
      P(10) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_18,
      P(9) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_19,
      P(8) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_20,
      P(7) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_21,
      P(6) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_22,
      P(5) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_23,
      P(4) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_24,
      P(3) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_25,
      P(2) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_26,
      P(1) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_27,
      P(0) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_28,
      Q(7 downto 0) => PixArray_val_V_14_reg_1466(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      brmerge_reg_715 => brmerge_reg_715,
      p_reg_reg(7 downto 0) => p_reg_reg_4(15 downto 8),
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_16s_8ns_12ns_24_4_1_U79: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_19
     port map (
      E(0) => \^wea\(0),
      FiltCoeff_ce0 => FiltCoeff_ce0,
      P(23) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_5,
      P(22) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_6,
      P(21) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_7,
      P(20) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_8,
      P(19) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_9,
      P(18) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_10,
      P(17) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_11,
      P(16) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_12,
      P(15) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_13,
      P(14) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_14,
      P(13) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_15,
      P(12) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_16,
      P(11) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_17,
      P(10) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_18,
      P(9) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_19,
      P(8) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_20,
      P(7) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_21,
      P(6) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_22,
      P(5) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_23,
      P(4) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_24,
      P(3) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_25,
      P(2) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_26,
      P(1) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_27,
      P(0) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_28,
      \PixArrayVal_val_V_32_reg_370_reg[7]\ => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      Q(1) => Q(2),
      Q(0) => Q(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      brmerge_reg_715 => brmerge_reg_715,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      p_reg_reg(7 downto 0) => PixArray_val_V_15_reg_1472(7 downto 0),
      p_reg_reg_0(7 downto 0) => p_reg_reg_4(23 downto 16),
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_16s_8ns_24s_25_4_1_U80: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1
     port map (
      E(0) => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_5,
      P(23) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_6,
      P(22) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_7,
      P(21) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_8,
      P(20) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_9,
      P(19) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_10,
      P(18) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_11,
      P(17) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_12,
      P(16) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_13,
      P(15) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_14,
      P(14) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_15,
      P(13) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_16,
      P(12) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_17,
      P(11) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_18,
      P(10) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_19,
      P(9) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_20,
      P(8) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_21,
      P(7) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_22,
      P(6) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_23,
      P(5) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_24,
      P(4) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_25,
      P(3) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_26,
      P(2) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_27,
      P(1) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_28,
      P(0) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_29,
      Q(7 downto 0) => ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_0(23) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_5,
      p_reg_reg_0(22) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_6,
      p_reg_reg_0(21) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_7,
      p_reg_reg_0(20) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_8,
      p_reg_reg_0(19) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_9,
      p_reg_reg_0(18) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_10,
      p_reg_reg_0(17) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_11,
      p_reg_reg_0(16) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_12,
      p_reg_reg_0(15) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_13,
      p_reg_reg_0(14) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_14,
      p_reg_reg_0(13) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_15,
      p_reg_reg_0(12) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_16,
      p_reg_reg_0(11) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_17,
      p_reg_reg_0(10) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_18,
      p_reg_reg_0(9) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_19,
      p_reg_reg_0(8) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_20,
      p_reg_reg_0(7) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_21,
      p_reg_reg_0(6) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_22,
      p_reg_reg_0(5) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_23,
      p_reg_reg_0(4) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_24,
      p_reg_reg_0(3) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_25,
      p_reg_reg_0(2) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_26,
      p_reg_reg_0(1) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_27,
      p_reg_reg_0(0) => mac_muladd_16s_8ns_12ns_24_4_1_U77_n_28,
      sum_18_reg_15820 => sum_18_reg_15820
    );
mac_muladd_16s_8ns_24s_25_4_1_U81: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_20
     port map (
      E(0) => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_5,
      P(23) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_6,
      P(22) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_7,
      P(21) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_8,
      P(20) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_9,
      P(19) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_10,
      P(18) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_11,
      P(17) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_12,
      P(16) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_13,
      P(15) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_14,
      P(14) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_15,
      P(13) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_16,
      P(12) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_17,
      P(11) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_18,
      P(10) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_19,
      P(9) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_20,
      P(8) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_21,
      P(7) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_22,
      P(6) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_23,
      P(5) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_24,
      P(4) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_25,
      P(3) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_26,
      P(2) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_27,
      P(1) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_28,
      P(0) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_29,
      Q(7 downto 0) => ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_0(23) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_5,
      p_reg_reg_0(22) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_6,
      p_reg_reg_0(21) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_7,
      p_reg_reg_0(20) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_8,
      p_reg_reg_0(19) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_9,
      p_reg_reg_0(18) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_10,
      p_reg_reg_0(17) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_11,
      p_reg_reg_0(16) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_12,
      p_reg_reg_0(15) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_13,
      p_reg_reg_0(14) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_14,
      p_reg_reg_0(13) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_15,
      p_reg_reg_0(12) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_16,
      p_reg_reg_0(11) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_17,
      p_reg_reg_0(10) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_18,
      p_reg_reg_0(9) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_19,
      p_reg_reg_0(8) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_20,
      p_reg_reg_0(7) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_21,
      p_reg_reg_0(6) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_22,
      p_reg_reg_0(5) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_23,
      p_reg_reg_0(4) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_24,
      p_reg_reg_0(3) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_25,
      p_reg_reg_0(2) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_26,
      p_reg_reg_0(1) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_27,
      p_reg_reg_0(0) => mac_muladd_16s_8ns_12ns_24_4_1_U78_n_28,
      sum_18_reg_15820 => sum_18_reg_15820
    );
mac_muladd_16s_8ns_24s_25_4_1_U82: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_21
     port map (
      E(0) => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_filtcoeff_1_ce0\,
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      OutputWriteEn_1_reg_720 => OutputWriteEn_1_reg_720,
      P(24) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_5,
      P(23) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_6,
      P(22) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_7,
      P(21) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_8,
      P(20) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_9,
      P(19) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_10,
      P(18) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_11,
      P(17) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_12,
      P(16) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_13,
      P(15) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_14,
      P(14) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_15,
      P(13) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_16,
      P(12) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_17,
      P(11) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_18,
      P(10) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_19,
      P(9) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_20,
      P(8) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_21,
      P(7) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_22,
      P(6) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_23,
      P(5) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_24,
      P(4) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_25,
      P(3) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_26,
      P(2) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_27,
      P(1) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_28,
      P(0) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_29,
      Q(7 downto 0) => ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      icmp_ln252_reg_1317_pp0_iter5_reg => icmp_ln252_reg_1317_pp0_iter5_reg,
      p_reg_reg(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_0(23) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_5,
      p_reg_reg_0(22) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_6,
      p_reg_reg_0(21) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_7,
      p_reg_reg_0(20) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_8,
      p_reg_reg_0(19) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_9,
      p_reg_reg_0(18) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_10,
      p_reg_reg_0(17) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_11,
      p_reg_reg_0(16) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_12,
      p_reg_reg_0(15) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_13,
      p_reg_reg_0(14) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_14,
      p_reg_reg_0(13) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_15,
      p_reg_reg_0(12) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_16,
      p_reg_reg_0(11) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_17,
      p_reg_reg_0(10) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_18,
      p_reg_reg_0(9) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_19,
      p_reg_reg_0(8) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_20,
      p_reg_reg_0(7) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_21,
      p_reg_reg_0(6) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_22,
      p_reg_reg_0(5) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_23,
      p_reg_reg_0(4) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_24,
      p_reg_reg_0(3) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_25,
      p_reg_reg_0(2) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_26,
      p_reg_reg_0(1) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_27,
      p_reg_reg_0(0) => mac_muladd_16s_8ns_12ns_24_4_1_U79_n_28,
      p_reg_reg_1(1) => Q(2),
      p_reg_reg_1(0) => Q(0),
      p_reg_reg_2 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      sum_18_reg_15820 => sum_18_reg_15820
    );
mac_muladd_16s_8ns_25s_26_4_1_U83: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1
     port map (
      P(25) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_5,
      P(24) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_6,
      P(23) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_7,
      P(22) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_8,
      P(21) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_9,
      P(20) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_10,
      P(19) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_11,
      P(18) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_12,
      P(17) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_13,
      P(16) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_14,
      P(15) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_15,
      P(14) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_16,
      P(13) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_17,
      P(12) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_18,
      P(11) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_19,
      P(10) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_20,
      P(9) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_21,
      P(8) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_22,
      P(7) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_23,
      P(6) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_24,
      P(5) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_25,
      P(4) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_26,
      P(3) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_27,
      P(2) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_28,
      P(1) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_29,
      P(0) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_30,
      Q(7 downto 0) => PixArray_val_V_43_reg_520_pp0_iter5_reg(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg => \^filtcoeff_2_ce0\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_1(24) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_5,
      p_reg_reg_1(23) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_6,
      p_reg_reg_1(22) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_7,
      p_reg_reg_1(21) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_8,
      p_reg_reg_1(20) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_9,
      p_reg_reg_1(19) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_10,
      p_reg_reg_1(18) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_11,
      p_reg_reg_1(17) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_12,
      p_reg_reg_1(16) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_13,
      p_reg_reg_1(15) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_14,
      p_reg_reg_1(14) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_15,
      p_reg_reg_1(13) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_16,
      p_reg_reg_1(12) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_17,
      p_reg_reg_1(11) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_18,
      p_reg_reg_1(10) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_19,
      p_reg_reg_1(9) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_20,
      p_reg_reg_1(8) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_21,
      p_reg_reg_1(7) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_22,
      p_reg_reg_1(6) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_23,
      p_reg_reg_1(5) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_24,
      p_reg_reg_1(4) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_25,
      p_reg_reg_1(3) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_26,
      p_reg_reg_1(2) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_27,
      p_reg_reg_1(1) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_28,
      p_reg_reg_1(0) => mac_muladd_16s_8ns_24s_25_4_1_U80_n_29,
      sum_19_reg_16390 => sum_19_reg_16390
    );
mac_muladd_16s_8ns_25s_26_4_1_U84: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_22
     port map (
      P(25) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_5,
      P(24) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_6,
      P(23) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_7,
      P(22) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_8,
      P(21) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_9,
      P(20) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_10,
      P(19) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_11,
      P(18) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_12,
      P(17) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_13,
      P(16) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_14,
      P(15) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_15,
      P(14) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_16,
      P(13) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_17,
      P(12) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_18,
      P(11) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_19,
      P(10) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_20,
      P(9) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_21,
      P(8) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_22,
      P(7) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_23,
      P(6) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_24,
      P(5) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_25,
      P(4) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_26,
      P(3) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_27,
      P(2) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_28,
      P(1) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_29,
      P(0) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_30,
      Q(7 downto 0) => PixArray_val_V_30_reg_510_pp0_iter5_reg(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg => \^filtcoeff_2_ce0\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_1(24) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_5,
      p_reg_reg_1(23) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_6,
      p_reg_reg_1(22) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_7,
      p_reg_reg_1(21) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_8,
      p_reg_reg_1(20) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_9,
      p_reg_reg_1(19) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_10,
      p_reg_reg_1(18) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_11,
      p_reg_reg_1(17) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_12,
      p_reg_reg_1(16) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_13,
      p_reg_reg_1(15) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_14,
      p_reg_reg_1(14) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_15,
      p_reg_reg_1(13) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_16,
      p_reg_reg_1(12) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_17,
      p_reg_reg_1(11) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_18,
      p_reg_reg_1(10) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_19,
      p_reg_reg_1(9) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_20,
      p_reg_reg_1(8) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_21,
      p_reg_reg_1(7) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_22,
      p_reg_reg_1(6) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_23,
      p_reg_reg_1(5) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_24,
      p_reg_reg_1(4) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_25,
      p_reg_reg_1(3) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_26,
      p_reg_reg_1(2) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_27,
      p_reg_reg_1(1) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_28,
      p_reg_reg_1(0) => mac_muladd_16s_8ns_24s_25_4_1_U81_n_29,
      sum_19_reg_16390 => sum_19_reg_16390
    );
mac_muladd_16s_8ns_25s_26_4_1_U85: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_23
     port map (
      OutputWriteEn_1_reg_720 => OutputWriteEn_1_reg_720,
      P(25) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_5,
      P(24) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_6,
      P(23) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_7,
      P(22) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_8,
      P(21) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_9,
      P(20) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_10,
      P(19) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_11,
      P(18) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_12,
      P(17) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_13,
      P(16) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_14,
      P(15) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_15,
      P(14) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_16,
      P(13) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_17,
      P(12) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_18,
      P(11) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_19,
      P(10) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_20,
      P(9) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_21,
      P(8) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_22,
      P(7) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_23,
      P(6) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_24,
      P(5) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_25,
      P(4) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_26,
      P(3) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_27,
      P(2) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_28,
      P(1) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_29,
      P(0) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_30,
      Q(7 downto 0) => PixArray_val_V_31_reg_500_pp0_iter5_reg(7 downto 0),
      \ap_CS_fsm_reg[1]\ => \^filtcoeff_2_ce0\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      icmp_ln252_reg_1317_pp0_iter7_reg => icmp_ln252_reg_1317_pp0_iter7_reg,
      p_reg_reg(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_0(24) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_5,
      p_reg_reg_0(23) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_6,
      p_reg_reg_0(22) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_7,
      p_reg_reg_0(21) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_8,
      p_reg_reg_0(20) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_9,
      p_reg_reg_0(19) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_10,
      p_reg_reg_0(18) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_11,
      p_reg_reg_0(17) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_12,
      p_reg_reg_0(16) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_13,
      p_reg_reg_0(15) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_14,
      p_reg_reg_0(14) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_15,
      p_reg_reg_0(13) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_16,
      p_reg_reg_0(12) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_17,
      p_reg_reg_0(11) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_18,
      p_reg_reg_0(10) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_19,
      p_reg_reg_0(9) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_20,
      p_reg_reg_0(8) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_21,
      p_reg_reg_0(7) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_22,
      p_reg_reg_0(6) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_23,
      p_reg_reg_0(5) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_24,
      p_reg_reg_0(4) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_25,
      p_reg_reg_0(3) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_26,
      p_reg_reg_0(2) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_27,
      p_reg_reg_0(1) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_28,
      p_reg_reg_0(0) => mac_muladd_16s_8ns_24s_25_4_1_U82_n_29,
      p_reg_reg_1(1) => Q(2),
      p_reg_reg_1(0) => Q(0),
      p_reg_reg_2 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      sum_19_reg_16390 => sum_19_reg_16390
    );
mac_muladd_16s_8ns_26s_26_4_1_U86: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1
     port map (
      A(7 downto 0) => PixArray_val_V_44_reg_490_pp0_iter7_reg(7 downto 0),
      P(25) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_5,
      P(24) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_6,
      P(23) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_7,
      P(22) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_8,
      P(21) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_9,
      P(20) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_10,
      P(19) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_11,
      P(18) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_12,
      P(17) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_13,
      P(16) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_14,
      P(15) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_15,
      P(14) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_16,
      P(13) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_17,
      P(12) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_18,
      P(11) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_19,
      P(10) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_20,
      P(9) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_21,
      P(8) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_22,
      P(7) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_23,
      P(6) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_24,
      P(5) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_25,
      P(4) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_26,
      P(3) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_27,
      P(2) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_28,
      P(1) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_29,
      P(0) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_30,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg => \^filtcoeff_3_ce0\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_1(25) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_5,
      p_reg_reg_1(24) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_6,
      p_reg_reg_1(23) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_7,
      p_reg_reg_1(22) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_8,
      p_reg_reg_1(21) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_9,
      p_reg_reg_1(20) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_10,
      p_reg_reg_1(19) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_11,
      p_reg_reg_1(18) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_12,
      p_reg_reg_1(17) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_13,
      p_reg_reg_1(16) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_14,
      p_reg_reg_1(15) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_15,
      p_reg_reg_1(14) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_16,
      p_reg_reg_1(13) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_17,
      p_reg_reg_1(12) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_18,
      p_reg_reg_1(11) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_19,
      p_reg_reg_1(10) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_20,
      p_reg_reg_1(9) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_21,
      p_reg_reg_1(8) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_22,
      p_reg_reg_1(7) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_23,
      p_reg_reg_1(6) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_24,
      p_reg_reg_1(5) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_25,
      p_reg_reg_1(4) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_26,
      p_reg_reg_1(3) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_27,
      p_reg_reg_1(2) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_28,
      p_reg_reg_1(1) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_29,
      p_reg_reg_1(0) => mac_muladd_16s_8ns_25s_26_4_1_U83_n_30,
      sum_20_reg_16960 => sum_20_reg_16960
    );
mac_muladd_16s_8ns_26s_26_4_1_U87: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_24
     port map (
      A(7 downto 0) => PixArray_val_V_33_reg_480_pp0_iter7_reg(7 downto 0),
      P(25) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_5,
      P(24) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_6,
      P(23) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_7,
      P(22) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_8,
      P(21) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_9,
      P(20) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_10,
      P(19) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_11,
      P(18) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_12,
      P(17) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_13,
      P(16) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_14,
      P(15) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_15,
      P(14) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_16,
      P(13) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_17,
      P(12) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_18,
      P(11) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_19,
      P(10) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_20,
      P(9) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_21,
      P(8) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_22,
      P(7) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_23,
      P(6) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_24,
      P(5) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_25,
      P(4) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_26,
      P(3) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_27,
      P(2) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_28,
      P(1) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_29,
      P(0) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_30,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg => \^filtcoeff_3_ce0\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_1(25) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_5,
      p_reg_reg_1(24) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_6,
      p_reg_reg_1(23) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_7,
      p_reg_reg_1(22) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_8,
      p_reg_reg_1(21) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_9,
      p_reg_reg_1(20) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_10,
      p_reg_reg_1(19) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_11,
      p_reg_reg_1(18) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_12,
      p_reg_reg_1(17) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_13,
      p_reg_reg_1(16) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_14,
      p_reg_reg_1(15) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_15,
      p_reg_reg_1(14) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_16,
      p_reg_reg_1(13) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_17,
      p_reg_reg_1(12) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_18,
      p_reg_reg_1(11) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_19,
      p_reg_reg_1(10) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_20,
      p_reg_reg_1(9) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_21,
      p_reg_reg_1(8) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_22,
      p_reg_reg_1(7) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_23,
      p_reg_reg_1(6) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_24,
      p_reg_reg_1(5) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_25,
      p_reg_reg_1(4) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_26,
      p_reg_reg_1(3) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_27,
      p_reg_reg_1(2) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_28,
      p_reg_reg_1(1) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_29,
      p_reg_reg_1(0) => mac_muladd_16s_8ns_25s_26_4_1_U84_n_30,
      sum_20_reg_16960 => sum_20_reg_16960
    );
mac_muladd_16s_8ns_26s_26_4_1_U88: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_25
     port map (
      A(7 downto 0) => PixArray_val_V_34_reg_470_pp0_iter7_reg(7 downto 0),
      OutputWriteEn_1_reg_720 => OutputWriteEn_1_reg_720,
      P(25) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_5,
      P(24) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_6,
      P(23) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_7,
      P(22) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_8,
      P(21) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_9,
      P(20) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_10,
      P(19) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_11,
      P(18) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_12,
      P(17) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_13,
      P(16) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_14,
      P(15) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_15,
      P(14) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_16,
      P(13) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_17,
      P(12) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_18,
      P(11) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_19,
      P(10) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_20,
      P(9) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_21,
      P(8) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_22,
      P(7) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_23,
      P(6) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_24,
      P(5) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_25,
      P(4) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_26,
      P(3) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_27,
      P(2) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_28,
      P(1) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_29,
      P(0) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_30,
      Q(1) => Q(2),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[1]\ => \^filtcoeff_3_ce0\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      icmp_ln252_reg_1317_pp0_iter9_reg => icmp_ln252_reg_1317_pp0_iter9_reg,
      p_reg_reg(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_0(25) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_5,
      p_reg_reg_0(24) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_6,
      p_reg_reg_0(23) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_7,
      p_reg_reg_0(22) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_8,
      p_reg_reg_0(21) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_9,
      p_reg_reg_0(20) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_10,
      p_reg_reg_0(19) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_11,
      p_reg_reg_0(18) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_12,
      p_reg_reg_0(17) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_13,
      p_reg_reg_0(16) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_14,
      p_reg_reg_0(15) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_15,
      p_reg_reg_0(14) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_16,
      p_reg_reg_0(13) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_17,
      p_reg_reg_0(12) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_18,
      p_reg_reg_0(11) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_19,
      p_reg_reg_0(10) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_20,
      p_reg_reg_0(9) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_21,
      p_reg_reg_0(8) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_22,
      p_reg_reg_0(7) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_23,
      p_reg_reg_0(6) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_24,
      p_reg_reg_0(5) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_25,
      p_reg_reg_0(4) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_26,
      p_reg_reg_0(3) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_27,
      p_reg_reg_0(2) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_28,
      p_reg_reg_0(1) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_29,
      p_reg_reg_0(0) => mac_muladd_16s_8ns_25s_26_4_1_U85_n_30,
      p_reg_reg_1 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      sum_20_reg_16960 => sum_20_reg_16960
    );
mac_muladd_16s_8ns_26s_27_4_1_U89: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1
     port map (
      A(7 downto 0) => PixArray_val_V_45_reg_460_pp0_iter9_reg(7 downto 0),
      P(26) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_5,
      P(25) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_6,
      P(24) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_7,
      P(23) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_8,
      P(22) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_9,
      P(21) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_10,
      P(20) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_11,
      P(19) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_12,
      P(18) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_13,
      P(17) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_14,
      P(16) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_15,
      P(15) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_16,
      P(14) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_17,
      P(13) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_18,
      P(12) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_19,
      P(11) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_20,
      P(10) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_21,
      P(9) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_22,
      P(8) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_23,
      P(7) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_24,
      P(6) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_25,
      P(5) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_26,
      P(4) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_27,
      P(3) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_28,
      P(2) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_29,
      P(1) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_30,
      P(0) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_31,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg => \^filtcoeff_4_ce0\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_2(15 downto 0),
      p_reg_reg_1(25) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_5,
      p_reg_reg_1(24) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_6,
      p_reg_reg_1(23) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_7,
      p_reg_reg_1(22) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_8,
      p_reg_reg_1(21) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_9,
      p_reg_reg_1(20) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_10,
      p_reg_reg_1(19) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_11,
      p_reg_reg_1(18) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_12,
      p_reg_reg_1(17) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_13,
      p_reg_reg_1(16) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_14,
      p_reg_reg_1(15) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_15,
      p_reg_reg_1(14) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_16,
      p_reg_reg_1(13) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_17,
      p_reg_reg_1(12) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_18,
      p_reg_reg_1(11) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_19,
      p_reg_reg_1(10) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_20,
      p_reg_reg_1(9) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_21,
      p_reg_reg_1(8) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_22,
      p_reg_reg_1(7) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_23,
      p_reg_reg_1(6) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_24,
      p_reg_reg_1(5) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_25,
      p_reg_reg_1(4) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_26,
      p_reg_reg_1(3) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_27,
      p_reg_reg_1(2) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_28,
      p_reg_reg_1(1) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_29,
      p_reg_reg_1(0) => mac_muladd_16s_8ns_26s_26_4_1_U86_n_30,
      sum_21_reg_17380 => sum_21_reg_17380
    );
mac_muladd_16s_8ns_26s_27_4_1_U90: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_26
     port map (
      A(7 downto 0) => PixArray_val_V_36_reg_450_pp0_iter9_reg(7 downto 0),
      P(26) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_5,
      P(25) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_6,
      P(24) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_7,
      P(23) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_8,
      P(22) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_9,
      P(21) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_10,
      P(20) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_11,
      P(19) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_12,
      P(18) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_13,
      P(17) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_14,
      P(16) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_15,
      P(15) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_16,
      P(14) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_17,
      P(13) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_18,
      P(12) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_19,
      P(11) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_20,
      P(10) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_21,
      P(9) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_22,
      P(8) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_23,
      P(7) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_24,
      P(6) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_25,
      P(5) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_26,
      P(4) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_27,
      P(3) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_28,
      P(2) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_29,
      P(1) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_30,
      P(0) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_31,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg => \^filtcoeff_4_ce0\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_2(15 downto 0),
      p_reg_reg_1(25) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_5,
      p_reg_reg_1(24) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_6,
      p_reg_reg_1(23) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_7,
      p_reg_reg_1(22) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_8,
      p_reg_reg_1(21) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_9,
      p_reg_reg_1(20) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_10,
      p_reg_reg_1(19) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_11,
      p_reg_reg_1(18) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_12,
      p_reg_reg_1(17) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_13,
      p_reg_reg_1(16) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_14,
      p_reg_reg_1(15) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_15,
      p_reg_reg_1(14) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_16,
      p_reg_reg_1(13) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_17,
      p_reg_reg_1(12) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_18,
      p_reg_reg_1(11) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_19,
      p_reg_reg_1(10) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_20,
      p_reg_reg_1(9) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_21,
      p_reg_reg_1(8) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_22,
      p_reg_reg_1(7) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_23,
      p_reg_reg_1(6) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_24,
      p_reg_reg_1(5) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_25,
      p_reg_reg_1(4) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_26,
      p_reg_reg_1(3) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_27,
      p_reg_reg_1(2) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_28,
      p_reg_reg_1(1) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_29,
      p_reg_reg_1(0) => mac_muladd_16s_8ns_26s_26_4_1_U87_n_30,
      sum_21_reg_17380 => sum_21_reg_17380
    );
mac_muladd_16s_8ns_26s_27_4_1_U91: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_27
     port map (
      A(7 downto 0) => PixArray_val_V_37_reg_440_pp0_iter9_reg(7 downto 0),
      OutputWriteEn_1_reg_720 => OutputWriteEn_1_reg_720,
      P(26) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_5,
      P(25) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_6,
      P(24) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_7,
      P(23) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_8,
      P(22) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_9,
      P(21) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_10,
      P(20) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_11,
      P(19) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_12,
      P(18) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_13,
      P(17) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_14,
      P(16) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_15,
      P(15) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_16,
      P(14) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_17,
      P(13) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_18,
      P(12) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_19,
      P(11) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_20,
      P(10) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_21,
      P(9) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_22,
      P(8) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_23,
      P(7) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_24,
      P(6) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_25,
      P(5) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_26,
      P(4) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_27,
      P(3) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_28,
      P(2) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_29,
      P(1) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_30,
      P(0) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_31,
      Q(1) => Q(2),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[1]\ => \^filtcoeff_4_ce0\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter12 => ap_enable_reg_pp0_iter12,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      icmp_ln252_reg_1317_pp0_iter11_reg => icmp_ln252_reg_1317_pp0_iter11_reg,
      p_reg_reg(15 downto 0) => p_reg_reg_2(15 downto 0),
      p_reg_reg_0(25) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_5,
      p_reg_reg_0(24) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_6,
      p_reg_reg_0(23) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_7,
      p_reg_reg_0(22) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_8,
      p_reg_reg_0(21) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_9,
      p_reg_reg_0(20) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_10,
      p_reg_reg_0(19) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_11,
      p_reg_reg_0(18) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_12,
      p_reg_reg_0(17) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_13,
      p_reg_reg_0(16) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_14,
      p_reg_reg_0(15) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_15,
      p_reg_reg_0(14) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_16,
      p_reg_reg_0(13) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_17,
      p_reg_reg_0(12) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_18,
      p_reg_reg_0(11) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_19,
      p_reg_reg_0(10) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_20,
      p_reg_reg_0(9) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_21,
      p_reg_reg_0(8) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_22,
      p_reg_reg_0(7) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_23,
      p_reg_reg_0(6) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_24,
      p_reg_reg_0(5) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_25,
      p_reg_reg_0(4) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_26,
      p_reg_reg_0(3) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_27,
      p_reg_reg_0(2) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_28,
      p_reg_reg_0(1) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_29,
      p_reg_reg_0(0) => mac_muladd_16s_8ns_26s_26_4_1_U88_n_30,
      p_reg_reg_1 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      sum_21_reg_17380 => sum_21_reg_17380
    );
mac_muladd_16s_8ns_27s_27_4_1_U92: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1
     port map (
      A(7 downto 0) => PixArray_val_V_46_reg_429_pp0_iter11_reg(7 downto 0),
      P(14 downto 8) => tmp_1_fu_961_p4(6 downto 0),
      P(7) => mac_muladd_16s_8ns_27s_27_4_1_U92_n_12,
      P(6) => mac_muladd_16s_8ns_27s_27_4_1_U92_n_13,
      P(5) => mac_muladd_16s_8ns_27s_27_4_1_U92_n_14,
      P(4) => mac_muladd_16s_8ns_27s_27_4_1_U92_n_15,
      P(3) => mac_muladd_16s_8ns_27s_27_4_1_U92_n_16,
      P(2) => mac_muladd_16s_8ns_27s_27_4_1_U92_n_17,
      P(1) => mac_muladd_16s_8ns_27s_27_4_1_U92_n_18,
      P(0) => mac_muladd_16s_8ns_27s_27_4_1_U92_n_19,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \icmp_ln352_reg_1816_reg[0]\ => \icmp_ln352_fu_970_p2/i__n_5\,
      p_reg_reg => mac_muladd_16s_8ns_27s_27_4_1_U92_n_20,
      p_reg_reg_0 => \^filtcoeff_5_ce0\,
      p_reg_reg_1(15 downto 0) => p_reg_reg_3(15 downto 0),
      p_reg_reg_2(26) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_5,
      p_reg_reg_2(25) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_6,
      p_reg_reg_2(24) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_7,
      p_reg_reg_2(23) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_8,
      p_reg_reg_2(22) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_9,
      p_reg_reg_2(21) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_10,
      p_reg_reg_2(20) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_11,
      p_reg_reg_2(19) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_12,
      p_reg_reg_2(18) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_13,
      p_reg_reg_2(17) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_14,
      p_reg_reg_2(16) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_15,
      p_reg_reg_2(15) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_16,
      p_reg_reg_2(14) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_17,
      p_reg_reg_2(13) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_18,
      p_reg_reg_2(12) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_19,
      p_reg_reg_2(11) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_20,
      p_reg_reg_2(10) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_21,
      p_reg_reg_2(9) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_22,
      p_reg_reg_2(8) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_23,
      p_reg_reg_2(7) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_24,
      p_reg_reg_2(6) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_25,
      p_reg_reg_2(5) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_26,
      p_reg_reg_2(4) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_27,
      p_reg_reg_2(3) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_28,
      p_reg_reg_2(2) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_29,
      p_reg_reg_2(1) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_30,
      p_reg_reg_2(0) => mac_muladd_16s_8ns_26s_27_4_1_U89_n_31,
      sum_22_reg_17900 => sum_22_reg_17900
    );
mac_muladd_16s_8ns_27s_27_4_1_U93: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_28
     port map (
      A(7 downto 0) => PixArray_val_V_39_reg_418_pp0_iter11_reg(7 downto 0),
      P(14 downto 8) => tmp_3_fu_983_p4(6 downto 0),
      P(7) => mac_muladd_16s_8ns_27s_27_4_1_U93_n_12,
      P(6) => mac_muladd_16s_8ns_27s_27_4_1_U93_n_13,
      P(5) => mac_muladd_16s_8ns_27s_27_4_1_U93_n_14,
      P(4) => mac_muladd_16s_8ns_27s_27_4_1_U93_n_15,
      P(3) => mac_muladd_16s_8ns_27s_27_4_1_U93_n_16,
      P(2) => mac_muladd_16s_8ns_27s_27_4_1_U93_n_17,
      P(1) => mac_muladd_16s_8ns_27s_27_4_1_U93_n_18,
      P(0) => mac_muladd_16s_8ns_27s_27_4_1_U93_n_19,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \icmp_ln352_1_reg_1832_reg[0]\ => \icmp_ln352_1_fu_992_p2/i__n_5\,
      p_reg_reg => mac_muladd_16s_8ns_27s_27_4_1_U93_n_20,
      p_reg_reg_0 => \^filtcoeff_5_ce0\,
      p_reg_reg_1(15 downto 0) => p_reg_reg_3(15 downto 0),
      p_reg_reg_2(26) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_5,
      p_reg_reg_2(25) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_6,
      p_reg_reg_2(24) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_7,
      p_reg_reg_2(23) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_8,
      p_reg_reg_2(22) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_9,
      p_reg_reg_2(21) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_10,
      p_reg_reg_2(20) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_11,
      p_reg_reg_2(19) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_12,
      p_reg_reg_2(18) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_13,
      p_reg_reg_2(17) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_14,
      p_reg_reg_2(16) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_15,
      p_reg_reg_2(15) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_16,
      p_reg_reg_2(14) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_17,
      p_reg_reg_2(13) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_18,
      p_reg_reg_2(12) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_19,
      p_reg_reg_2(11) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_20,
      p_reg_reg_2(10) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_21,
      p_reg_reg_2(9) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_22,
      p_reg_reg_2(8) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_23,
      p_reg_reg_2(7) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_24,
      p_reg_reg_2(6) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_25,
      p_reg_reg_2(5) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_26,
      p_reg_reg_2(4) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_27,
      p_reg_reg_2(3) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_28,
      p_reg_reg_2(2) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_29,
      p_reg_reg_2(1) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_30,
      p_reg_reg_2(0) => mac_muladd_16s_8ns_26s_27_4_1_U90_n_31,
      sum_22_reg_17900 => sum_22_reg_17900
    );
mac_muladd_16s_8ns_27s_27_4_1_U94: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_29
     port map (
      A(7 downto 0) => PixArray_val_V_40_reg_407_pp0_iter11_reg(7 downto 0),
      OutYUV_full_n => OutYUV_full_n,
      OutputWriteEn_1_reg_720 => OutputWriteEn_1_reg_720,
      P(14 downto 8) => tmp_5_fu_1005_p4(6 downto 0),
      P(7) => mac_muladd_16s_8ns_27s_27_4_1_U94_n_12,
      P(6) => mac_muladd_16s_8ns_27s_27_4_1_U94_n_13,
      P(5) => mac_muladd_16s_8ns_27s_27_4_1_U94_n_14,
      P(4) => mac_muladd_16s_8ns_27s_27_4_1_U94_n_15,
      P(3) => mac_muladd_16s_8ns_27s_27_4_1_U94_n_16,
      P(2) => mac_muladd_16s_8ns_27s_27_4_1_U94_n_17,
      P(1) => mac_muladd_16s_8ns_27s_27_4_1_U94_n_18,
      P(0) => mac_muladd_16s_8ns_27s_27_4_1_U94_n_19,
      Q(1) => Q(2),
      Q(0) => Q(0),
      SrcYUV_empty_n => SrcYUV_empty_n,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter12 => ap_enable_reg_pp0_iter12,
      ap_enable_reg_pp0_iter12_reg => \^filtcoeff_5_ce0\,
      ap_enable_reg_pp0_iter14 => ap_enable_reg_pp0_iter14,
      ap_enable_reg_pp0_iter17 => ap_enable_reg_pp0_iter17,
      ap_enable_reg_pp0_iter17_reg => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      brmerge_reg_715 => brmerge_reg_715,
      cmp119_reg_730 => cmp119_reg_730,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      icmp_ln252_reg_1317 => icmp_ln252_reg_1317,
      \icmp_ln352_2_reg_1848_reg[0]\ => \icmp_ln352_2_fu_1014_p2/i__n_5\,
      p_reg_reg => mac_muladd_16s_8ns_27s_27_4_1_U94_n_24,
      p_reg_reg_0(15 downto 0) => p_reg_reg_3(15 downto 0),
      p_reg_reg_1(26) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_5,
      p_reg_reg_1(25) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_6,
      p_reg_reg_1(24) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_7,
      p_reg_reg_1(23) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_8,
      p_reg_reg_1(22) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_9,
      p_reg_reg_1(21) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_10,
      p_reg_reg_1(20) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_11,
      p_reg_reg_1(19) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_12,
      p_reg_reg_1(18) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_13,
      p_reg_reg_1(17) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_14,
      p_reg_reg_1(16) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_15,
      p_reg_reg_1(15) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_16,
      p_reg_reg_1(14) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_17,
      p_reg_reg_1(13) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_18,
      p_reg_reg_1(12) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_19,
      p_reg_reg_1(11) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_20,
      p_reg_reg_1(10) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_21,
      p_reg_reg_1(9) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_22,
      p_reg_reg_1(8) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_23,
      p_reg_reg_1(7) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_24,
      p_reg_reg_1(6) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_25,
      p_reg_reg_1(5) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_26,
      p_reg_reg_1(4) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_27,
      p_reg_reg_1(3) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_28,
      p_reg_reg_1(2) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_29,
      p_reg_reg_1(1) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_30,
      p_reg_reg_1(0) => mac_muladd_16s_8ns_26s_27_4_1_U91_n_31,
      sum_22_reg_17900 => sum_22_reg_17900
    );
\p_Result_2_reg_1381[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => cmp119_reg_730,
      I1 => brmerge_reg_715,
      I2 => icmp_ln252_reg_1317,
      I3 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      O => p_Result_2_reg_13810
    );
\p_Result_2_reg_1381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(0),
      Q => \p_Result_2_reg_1381_reg[23]_0\(0),
      R => '0'
    );
\p_Result_2_reg_1381_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(10),
      Q => \p_Result_2_reg_1381_reg[23]_0\(10),
      R => '0'
    );
\p_Result_2_reg_1381_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(11),
      Q => \p_Result_2_reg_1381_reg[23]_0\(11),
      R => '0'
    );
\p_Result_2_reg_1381_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(12),
      Q => \p_Result_2_reg_1381_reg[23]_0\(12),
      R => '0'
    );
\p_Result_2_reg_1381_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(13),
      Q => \p_Result_2_reg_1381_reg[23]_0\(13),
      R => '0'
    );
\p_Result_2_reg_1381_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(14),
      Q => \p_Result_2_reg_1381_reg[23]_0\(14),
      R => '0'
    );
\p_Result_2_reg_1381_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(15),
      Q => \p_Result_2_reg_1381_reg[23]_0\(15),
      R => '0'
    );
\p_Result_2_reg_1381_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(16),
      Q => \p_Result_2_reg_1381_reg[23]_0\(16),
      R => '0'
    );
\p_Result_2_reg_1381_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(17),
      Q => \p_Result_2_reg_1381_reg[23]_0\(17),
      R => '0'
    );
\p_Result_2_reg_1381_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(18),
      Q => \p_Result_2_reg_1381_reg[23]_0\(18),
      R => '0'
    );
\p_Result_2_reg_1381_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(19),
      Q => \p_Result_2_reg_1381_reg[23]_0\(19),
      R => '0'
    );
\p_Result_2_reg_1381_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(1),
      Q => \p_Result_2_reg_1381_reg[23]_0\(1),
      R => '0'
    );
\p_Result_2_reg_1381_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(20),
      Q => \p_Result_2_reg_1381_reg[23]_0\(20),
      R => '0'
    );
\p_Result_2_reg_1381_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(21),
      Q => \p_Result_2_reg_1381_reg[23]_0\(21),
      R => '0'
    );
\p_Result_2_reg_1381_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(22),
      Q => \p_Result_2_reg_1381_reg[23]_0\(22),
      R => '0'
    );
\p_Result_2_reg_1381_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(23),
      Q => \p_Result_2_reg_1381_reg[23]_0\(23),
      R => '0'
    );
\p_Result_2_reg_1381_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(2),
      Q => \p_Result_2_reg_1381_reg[23]_0\(2),
      R => '0'
    );
\p_Result_2_reg_1381_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(3),
      Q => \p_Result_2_reg_1381_reg[23]_0\(3),
      R => '0'
    );
\p_Result_2_reg_1381_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(4),
      Q => \p_Result_2_reg_1381_reg[23]_0\(4),
      R => '0'
    );
\p_Result_2_reg_1381_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(5),
      Q => \p_Result_2_reg_1381_reg[23]_0\(5),
      R => '0'
    );
\p_Result_2_reg_1381_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(6),
      Q => \p_Result_2_reg_1381_reg[23]_0\(6),
      R => '0'
    );
\p_Result_2_reg_1381_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(7),
      Q => \p_Result_2_reg_1381_reg[23]_0\(7),
      R => '0'
    );
\p_Result_2_reg_1381_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(8),
      Q => \p_Result_2_reg_1381_reg[23]_0\(8),
      R => '0'
    );
\p_Result_2_reg_1381_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_2_reg_13810,
      D => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(9),
      Q => \p_Result_2_reg_1381_reg[23]_0\(9),
      R => '0'
    );
ram_reg_0_63_0_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0(0),
      I1 => Q(2),
      I2 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(0),
      O => FiltCoeff_5_address0(0)
    );
ram_reg_0_63_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0(1),
      I1 => Q(2),
      I2 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(1),
      O => FiltCoeff_5_address0(1)
    );
ram_reg_0_63_0_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0(2),
      I1 => Q(2),
      I2 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(2),
      O => FiltCoeff_5_address0(2)
    );
ram_reg_0_63_0_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0(3),
      I1 => Q(2),
      I2 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(3),
      O => FiltCoeff_5_address0(3)
    );
ram_reg_0_63_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0(4),
      I1 => Q(2),
      I2 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(4),
      O => FiltCoeff_5_address0(4)
    );
ram_reg_0_63_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0(5),
      I1 => Q(2),
      I2 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(5),
      O => FiltCoeff_5_address0(5)
    );
ram_reg_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      O => \^e\(0)
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      I2 => brmerge_reg_715,
      I3 => \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0]\,
      O => we0
    );
\ram_reg_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => cmp119_reg_730,
      I4 => brmerge_reg_715,
      O => \icmp_ln252_reg_1317_pp0_iter1_reg_reg[0]_0\
    );
ram_reg_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      O => \^grp_vscale_core_polyphase_pipeline_loop_width_for_procpix_fu_247_linebuf_val_v_1_ce1\
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      I1 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      O => ce1
    );
ram_reg_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln252_reg_1317,
      I1 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      O => PixArrayVal_val_V_18_reg_13570
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      O => \^ap_enable_reg_pp0_iter3_reg_0\(0)
    );
\select_ln302_1_reg_1498[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(0),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(0),
      O => select_ln302_1_fu_784_p3(0)
    );
\select_ln302_1_reg_1498[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(10),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(10),
      O => select_ln302_1_fu_784_p3(10)
    );
\select_ln302_1_reg_1498[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(11),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(11),
      O => select_ln302_1_fu_784_p3(11)
    );
\select_ln302_1_reg_1498[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(12),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(12),
      O => select_ln302_1_fu_784_p3(12)
    );
\select_ln302_1_reg_1498[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(13),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(13),
      O => select_ln302_1_fu_784_p3(13)
    );
\select_ln302_1_reg_1498[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(14),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(14),
      O => select_ln302_1_fu_784_p3(14)
    );
\select_ln302_1_reg_1498[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(15),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(15),
      O => select_ln302_1_fu_784_p3(15)
    );
\select_ln302_1_reg_1498[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(16),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(16),
      O => select_ln302_1_fu_784_p3(16)
    );
\select_ln302_1_reg_1498[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(17),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(17),
      O => select_ln302_1_fu_784_p3(17)
    );
\select_ln302_1_reg_1498[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(18),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(18),
      O => select_ln302_1_fu_784_p3(18)
    );
\select_ln302_1_reg_1498[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(19),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(19),
      O => select_ln302_1_fu_784_p3(19)
    );
\select_ln302_1_reg_1498[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(1),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(1),
      O => select_ln302_1_fu_784_p3(1)
    );
\select_ln302_1_reg_1498[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(20),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(20),
      O => select_ln302_1_fu_784_p3(20)
    );
\select_ln302_1_reg_1498[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(21),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(21),
      O => select_ln302_1_fu_784_p3(21)
    );
\select_ln302_1_reg_1498[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(22),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(22),
      O => select_ln302_1_fu_784_p3(22)
    );
\select_ln302_1_reg_1498[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(23),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(23),
      O => select_ln302_1_fu_784_p3(23)
    );
\select_ln302_1_reg_1498[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(2),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(2),
      O => select_ln302_1_fu_784_p3(2)
    );
\select_ln302_1_reg_1498[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(3),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(3),
      O => select_ln302_1_fu_784_p3(3)
    );
\select_ln302_1_reg_1498[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(4),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(4),
      O => select_ln302_1_fu_784_p3(4)
    );
\select_ln302_1_reg_1498[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(5),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(5),
      O => select_ln302_1_fu_784_p3(5)
    );
\select_ln302_1_reg_1498[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(6),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(6),
      O => select_ln302_1_fu_784_p3(6)
    );
\select_ln302_1_reg_1498[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(7),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(7),
      O => select_ln302_1_fu_784_p3(7)
    );
\select_ln302_1_reg_1498[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(8),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(8),
      O => select_ln302_1_fu_784_p3(8)
    );
\select_ln302_1_reg_1498[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(9),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(9),
      O => select_ln302_1_fu_784_p3(9)
    );
\select_ln302_1_reg_1498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(0),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(0),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(10),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(10),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(11),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(11),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(12),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(12),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(13),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(13),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(14),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(14),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(15),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(15),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(16),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(16),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(17),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(17),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(18),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(18),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(19),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(19),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(1),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(1),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(20),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(20),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(21),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(21),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(22),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(22),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(23),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(23),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(2),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(2),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(3),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(3),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(4),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(4),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(5),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(5),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(6),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(6),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(7),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(7),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(8),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(8),
      R => '0'
    );
\select_ln302_1_reg_1498_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_1_fu_784_p3(9),
      Q => \select_ln302_1_reg_1498_reg[23]_0\(9),
      R => '0'
    );
\select_ln302_2_reg_1503[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(0),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(0),
      O => select_ln302_2_fu_791_p3(0)
    );
\select_ln302_2_reg_1503[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(10),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(10),
      O => select_ln302_2_fu_791_p3(10)
    );
\select_ln302_2_reg_1503[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(11),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(11),
      O => select_ln302_2_fu_791_p3(11)
    );
\select_ln302_2_reg_1503[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(12),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(12),
      O => select_ln302_2_fu_791_p3(12)
    );
\select_ln302_2_reg_1503[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(13),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(13),
      O => select_ln302_2_fu_791_p3(13)
    );
\select_ln302_2_reg_1503[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(14),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(14),
      O => select_ln302_2_fu_791_p3(14)
    );
\select_ln302_2_reg_1503[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(15),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(15),
      O => select_ln302_2_fu_791_p3(15)
    );
\select_ln302_2_reg_1503[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(16),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(16),
      O => select_ln302_2_fu_791_p3(16)
    );
\select_ln302_2_reg_1503[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(17),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(17),
      O => select_ln302_2_fu_791_p3(17)
    );
\select_ln302_2_reg_1503[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(18),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(18),
      O => select_ln302_2_fu_791_p3(18)
    );
\select_ln302_2_reg_1503[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(19),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(19),
      O => select_ln302_2_fu_791_p3(19)
    );
\select_ln302_2_reg_1503[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(1),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(1),
      O => select_ln302_2_fu_791_p3(1)
    );
\select_ln302_2_reg_1503[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(20),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(20),
      O => select_ln302_2_fu_791_p3(20)
    );
\select_ln302_2_reg_1503[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(21),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(21),
      O => select_ln302_2_fu_791_p3(21)
    );
\select_ln302_2_reg_1503[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(22),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(22),
      O => select_ln302_2_fu_791_p3(22)
    );
\select_ln302_2_reg_1503[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(23),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(23),
      O => select_ln302_2_fu_791_p3(23)
    );
\select_ln302_2_reg_1503[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(2),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(2),
      O => select_ln302_2_fu_791_p3(2)
    );
\select_ln302_2_reg_1503[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(3),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(3),
      O => select_ln302_2_fu_791_p3(3)
    );
\select_ln302_2_reg_1503[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(4),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(4),
      O => select_ln302_2_fu_791_p3(4)
    );
\select_ln302_2_reg_1503[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(5),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(5),
      O => select_ln302_2_fu_791_p3(5)
    );
\select_ln302_2_reg_1503[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(6),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(6),
      O => select_ln302_2_fu_791_p3(6)
    );
\select_ln302_2_reg_1503[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(7),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(7),
      O => select_ln302_2_fu_791_p3(7)
    );
\select_ln302_2_reg_1503[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(8),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(8),
      O => select_ln302_2_fu_791_p3(8)
    );
\select_ln302_2_reg_1503[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(9),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(9),
      O => select_ln302_2_fu_791_p3(9)
    );
\select_ln302_2_reg_1503_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(0),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(0),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(10),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(10),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(11),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(11),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(12),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(12),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(13),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(13),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(14),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(14),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(15),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(15),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(16),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(16),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(17),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(17),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(18),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(18),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(19),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(19),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(1),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(1),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(20),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(20),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(21),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(21),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(22),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(22),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(23),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(23),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(2),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(2),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(3),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(3),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(4),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(4),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(5),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(5),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(6),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(6),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(7),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(7),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(8),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(8),
      R => '0'
    );
\select_ln302_2_reg_1503_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_2_fu_791_p3(9),
      Q => \select_ln302_2_reg_1503_reg[23]_0\(9),
      R => '0'
    );
\select_ln302_3_reg_1508[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(0),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(0),
      O => select_ln302_3_fu_798_p3(0)
    );
\select_ln302_3_reg_1508[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(10),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(10),
      O => select_ln302_3_fu_798_p3(10)
    );
\select_ln302_3_reg_1508[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(11),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(11),
      O => select_ln302_3_fu_798_p3(11)
    );
\select_ln302_3_reg_1508[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(12),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(12),
      O => select_ln302_3_fu_798_p3(12)
    );
\select_ln302_3_reg_1508[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(13),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(13),
      O => select_ln302_3_fu_798_p3(13)
    );
\select_ln302_3_reg_1508[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(14),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(14),
      O => select_ln302_3_fu_798_p3(14)
    );
\select_ln302_3_reg_1508[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(15),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(15),
      O => select_ln302_3_fu_798_p3(15)
    );
\select_ln302_3_reg_1508[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(16),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(16),
      O => select_ln302_3_fu_798_p3(16)
    );
\select_ln302_3_reg_1508[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(17),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(17),
      O => select_ln302_3_fu_798_p3(17)
    );
\select_ln302_3_reg_1508[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(18),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(18),
      O => select_ln302_3_fu_798_p3(18)
    );
\select_ln302_3_reg_1508[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(19),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(19),
      O => select_ln302_3_fu_798_p3(19)
    );
\select_ln302_3_reg_1508[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(1),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(1),
      O => select_ln302_3_fu_798_p3(1)
    );
\select_ln302_3_reg_1508[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(20),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(20),
      O => select_ln302_3_fu_798_p3(20)
    );
\select_ln302_3_reg_1508[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(21),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(21),
      O => select_ln302_3_fu_798_p3(21)
    );
\select_ln302_3_reg_1508[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(22),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(22),
      O => select_ln302_3_fu_798_p3(22)
    );
\select_ln302_3_reg_1508[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(23),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(23),
      O => select_ln302_3_fu_798_p3(23)
    );
\select_ln302_3_reg_1508[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(2),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(2),
      O => select_ln302_3_fu_798_p3(2)
    );
\select_ln302_3_reg_1508[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(3),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(3),
      O => select_ln302_3_fu_798_p3(3)
    );
\select_ln302_3_reg_1508[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(4),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(4),
      O => select_ln302_3_fu_798_p3(4)
    );
\select_ln302_3_reg_1508[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(5),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(5),
      O => select_ln302_3_fu_798_p3(5)
    );
\select_ln302_3_reg_1508[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(6),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(6),
      O => select_ln302_3_fu_798_p3(6)
    );
\select_ln302_3_reg_1508[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(7),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(7),
      O => select_ln302_3_fu_798_p3(7)
    );
\select_ln302_3_reg_1508[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(8),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(8),
      O => select_ln302_3_fu_798_p3(8)
    );
\select_ln302_3_reg_1508[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(9),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(9),
      O => select_ln302_3_fu_798_p3(9)
    );
\select_ln302_3_reg_1508_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(0),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(0),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(10),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(10),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(11),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(11),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(12),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(12),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(13),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(13),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(14),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(14),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(15),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(15),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(16),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(16),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(17),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(17),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(18),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(18),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(19),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(19),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(1),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(1),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(20),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(20),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(21),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(21),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(22),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(22),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(23),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(23),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(2),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(2),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(3),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(3),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(4),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(4),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(5),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(5),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(6),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(6),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(7),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(7),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(8),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(8),
      R => '0'
    );
\select_ln302_3_reg_1508_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_3_fu_798_p3(9),
      Q => \select_ln302_3_reg_1508_reg[23]_0\(9),
      R => '0'
    );
\select_ln302_reg_1493[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(0),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(0),
      O => select_ln302_fu_777_p3(0)
    );
\select_ln302_reg_1493[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(10),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(10),
      O => select_ln302_fu_777_p3(10)
    );
\select_ln302_reg_1493[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(11),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(11),
      O => select_ln302_fu_777_p3(11)
    );
\select_ln302_reg_1493[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(12),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(12),
      O => select_ln302_fu_777_p3(12)
    );
\select_ln302_reg_1493[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(13),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(13),
      O => select_ln302_fu_777_p3(13)
    );
\select_ln302_reg_1493[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(14),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(14),
      O => select_ln302_fu_777_p3(14)
    );
\select_ln302_reg_1493[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(15),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(15),
      O => select_ln302_fu_777_p3(15)
    );
\select_ln302_reg_1493[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(16),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(16),
      O => select_ln302_fu_777_p3(16)
    );
\select_ln302_reg_1493[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(17),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(17),
      O => select_ln302_fu_777_p3(17)
    );
\select_ln302_reg_1493[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(18),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(18),
      O => select_ln302_fu_777_p3(18)
    );
\select_ln302_reg_1493[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(19),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(19),
      O => select_ln302_fu_777_p3(19)
    );
\select_ln302_reg_1493[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(1),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(1),
      O => select_ln302_fu_777_p3(1)
    );
\select_ln302_reg_1493[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(20),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(20),
      O => select_ln302_fu_777_p3(20)
    );
\select_ln302_reg_1493[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(21),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(21),
      O => select_ln302_fu_777_p3(21)
    );
\select_ln302_reg_1493[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(22),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(22),
      O => select_ln302_fu_777_p3(22)
    );
\select_ln302_reg_1493[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      I2 => brmerge_reg_715,
      O => PixArrayVal_val_V_16_reg_15180
    );
\select_ln302_reg_1493[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(23),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(23),
      O => select_ln302_fu_777_p3(23)
    );
\select_ln302_reg_1493[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => brmerge_reg_715,
      I2 => cmp119_reg_730,
      O => \select_ln302_reg_1493[23]_i_3_n_5\
    );
\select_ln302_reg_1493[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(2),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(2),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(2),
      O => select_ln302_fu_777_p3(2)
    );
\select_ln302_reg_1493[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(3),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(3),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(3),
      O => select_ln302_fu_777_p3(3)
    );
\select_ln302_reg_1493[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(4),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(4),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(4),
      O => select_ln302_fu_777_p3(4)
    );
\select_ln302_reg_1493[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(5),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(5),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(5),
      O => select_ln302_fu_777_p3(5)
    );
\select_ln302_reg_1493[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(6),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(6),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(6),
      O => select_ln302_fu_777_p3(6)
    );
\select_ln302_reg_1493[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(7),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370(7),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(7),
      O => select_ln302_fu_777_p3(7)
    );
\select_ln302_reg_1493[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(8),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(0),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(8),
      O => select_ln302_fu_777_p3(8)
    );
\select_ln302_reg_1493[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(9),
      I1 => \select_ln302_reg_1493[23]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360(1),
      I3 => \select_ln302_reg_1493_reg[23]_1\,
      I4 => \PixArray_val_V_15_reg_1472_reg[7]_0\(9),
      O => select_ln302_fu_777_p3(9)
    );
\select_ln302_reg_1493_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(0),
      Q => \select_ln302_reg_1493_reg[23]_0\(0),
      R => '0'
    );
\select_ln302_reg_1493_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(10),
      Q => \select_ln302_reg_1493_reg[23]_0\(10),
      R => '0'
    );
\select_ln302_reg_1493_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(11),
      Q => \select_ln302_reg_1493_reg[23]_0\(11),
      R => '0'
    );
\select_ln302_reg_1493_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(12),
      Q => \select_ln302_reg_1493_reg[23]_0\(12),
      R => '0'
    );
\select_ln302_reg_1493_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(13),
      Q => \select_ln302_reg_1493_reg[23]_0\(13),
      R => '0'
    );
\select_ln302_reg_1493_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(14),
      Q => \select_ln302_reg_1493_reg[23]_0\(14),
      R => '0'
    );
\select_ln302_reg_1493_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(15),
      Q => \select_ln302_reg_1493_reg[23]_0\(15),
      R => '0'
    );
\select_ln302_reg_1493_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(16),
      Q => \select_ln302_reg_1493_reg[23]_0\(16),
      R => '0'
    );
\select_ln302_reg_1493_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(17),
      Q => \select_ln302_reg_1493_reg[23]_0\(17),
      R => '0'
    );
\select_ln302_reg_1493_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(18),
      Q => \select_ln302_reg_1493_reg[23]_0\(18),
      R => '0'
    );
\select_ln302_reg_1493_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(19),
      Q => \select_ln302_reg_1493_reg[23]_0\(19),
      R => '0'
    );
\select_ln302_reg_1493_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(1),
      Q => \select_ln302_reg_1493_reg[23]_0\(1),
      R => '0'
    );
\select_ln302_reg_1493_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(20),
      Q => \select_ln302_reg_1493_reg[23]_0\(20),
      R => '0'
    );
\select_ln302_reg_1493_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(21),
      Q => \select_ln302_reg_1493_reg[23]_0\(21),
      R => '0'
    );
\select_ln302_reg_1493_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(22),
      Q => \select_ln302_reg_1493_reg[23]_0\(22),
      R => '0'
    );
\select_ln302_reg_1493_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(23),
      Q => \select_ln302_reg_1493_reg[23]_0\(23),
      R => '0'
    );
\select_ln302_reg_1493_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(2),
      Q => \select_ln302_reg_1493_reg[23]_0\(2),
      R => '0'
    );
\select_ln302_reg_1493_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(3),
      Q => \select_ln302_reg_1493_reg[23]_0\(3),
      R => '0'
    );
\select_ln302_reg_1493_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(4),
      Q => \select_ln302_reg_1493_reg[23]_0\(4),
      R => '0'
    );
\select_ln302_reg_1493_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(5),
      Q => \select_ln302_reg_1493_reg[23]_0\(5),
      R => '0'
    );
\select_ln302_reg_1493_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(6),
      Q => \select_ln302_reg_1493_reg[23]_0\(6),
      R => '0'
    );
\select_ln302_reg_1493_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(7),
      Q => \select_ln302_reg_1493_reg[23]_0\(7),
      R => '0'
    );
\select_ln302_reg_1493_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(8),
      Q => \select_ln302_reg_1493_reg[23]_0\(8),
      R => '0'
    );
\select_ln302_reg_1493_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_16_reg_15180,
      D => select_ln302_fu_777_p3(9),
      Q => \select_ln302_reg_1493_reg[23]_0\(9),
      R => '0'
    );
\sum_11_reg_1821_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U93_n_19,
      Q => sum_11_reg_1821(12),
      R => '0'
    );
\sum_11_reg_1821_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U93_n_18,
      Q => sum_11_reg_1821(13),
      R => '0'
    );
\sum_11_reg_1821_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U93_n_17,
      Q => sum_11_reg_1821(14),
      R => '0'
    );
\sum_11_reg_1821_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U93_n_16,
      Q => sum_11_reg_1821(15),
      R => '0'
    );
\sum_11_reg_1821_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U93_n_15,
      Q => sum_11_reg_1821(16),
      R => '0'
    );
\sum_11_reg_1821_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U93_n_14,
      Q => sum_11_reg_1821(17),
      R => '0'
    );
\sum_11_reg_1821_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U93_n_13,
      Q => sum_11_reg_1821(18),
      R => '0'
    );
\sum_11_reg_1821_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U93_n_12,
      Q => sum_11_reg_1821(19),
      R => '0'
    );
\sum_17_reg_1837_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U94_n_19,
      Q => sum_17_reg_1837(12),
      R => '0'
    );
\sum_17_reg_1837_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U94_n_18,
      Q => sum_17_reg_1837(13),
      R => '0'
    );
\sum_17_reg_1837_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U94_n_17,
      Q => sum_17_reg_1837(14),
      R => '0'
    );
\sum_17_reg_1837_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U94_n_16,
      Q => sum_17_reg_1837(15),
      R => '0'
    );
\sum_17_reg_1837_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U94_n_15,
      Q => sum_17_reg_1837(16),
      R => '0'
    );
\sum_17_reg_1837_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U94_n_14,
      Q => sum_17_reg_1837(17),
      R => '0'
    );
\sum_17_reg_1837_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U94_n_13,
      Q => sum_17_reg_1837(18),
      R => '0'
    );
\sum_17_reg_1837_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U94_n_12,
      Q => sum_17_reg_1837(19),
      R => '0'
    );
\sum_reg_1805[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter16,
      I1 => mac_muladd_16s_8ns_27s_27_4_1_U94_n_23,
      I2 => OutputWriteEn_1_reg_720,
      O => sum_11_reg_18210
    );
\sum_reg_1805_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U92_n_19,
      Q => sum_reg_1805(12),
      R => '0'
    );
\sum_reg_1805_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U92_n_18,
      Q => sum_reg_1805(13),
      R => '0'
    );
\sum_reg_1805_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U92_n_17,
      Q => sum_reg_1805(14),
      R => '0'
    );
\sum_reg_1805_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U92_n_16,
      Q => sum_reg_1805(15),
      R => '0'
    );
\sum_reg_1805_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U92_n_15,
      Q => sum_reg_1805(16),
      R => '0'
    );
\sum_reg_1805_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U92_n_14,
      Q => sum_reg_1805(17),
      R => '0'
    );
\sum_reg_1805_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U92_n_13,
      Q => sum_reg_1805(18),
      R => '0'
    );
\sum_reg_1805_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_18210,
      D => mac_muladd_16s_8ns_27s_27_4_1_U92_n_12,
      Q => sum_reg_1805(19),
      R => '0'
    );
\tmp_2_reg_1826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln352_1_reg_18320,
      D => tmp_3_fu_983_p4(6),
      Q => tmp_2_reg_1826,
      R => '0'
    );
\tmp_4_reg_1842_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln352_1_reg_18320,
      D => tmp_5_fu_1005_p4(6),
      Q => tmp_4_reg_1842,
      R => '0'
    );
\tmp_reg_1810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln352_1_reg_18320,
      D => tmp_1_fu_961_p4(6),
      Q => tmp_reg_1810,
      R => '0'
    );
\x_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_122,
      D => x_2_fu_578_p2(0),
      Q => \x_fu_122_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_122_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_122,
      D => x_2_fu_578_p2(10),
      Q => \x_fu_122_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \x_fu_122_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_122,
      D => x_2_fu_578_p2(2),
      Q => \x_fu_122_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \x_fu_122_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \x_fu_122_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => \x_fu_122_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \x_fu_122_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_122,
      D => x_2_fu_578_p2(7),
      Q => \x_fu_122_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_122_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \x_fu_122_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_122_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_122,
      D => x_2_fu_578_p2(9),
      Q => \x_fu_122_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase is
  port (
    vscale_core_polyphase_U0_vfltCoeff_ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_ready : out STD_LOGIC;
    \cmp119_reg_730_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \add_ln209_reg_365_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    ColorMode_vcr_channel_empty_n : in STD_LOGIC;
    HwReg_Width_c_empty_n : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_HeightOut_c_empty_n : in STD_LOGIC;
    \PhaseV_fu_118_reg[5]_0\ : in STD_LOGIC;
    HwReg_LineRate_channel_empty_n : in STD_LOGIC;
    HwReg_HeightOut_c_full_n : in STD_LOGIC;
    HwReg_HeightIn_c_empty_n : in STD_LOGIC;
    HwReg_Width_c_full_n : in STD_LOGIC;
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    ap_sync_reg_Block_entry4_proc_U0_ap_ready : in STD_LOGIC;
    shiftReg_ce_1 : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    \int_vfltCoeff_shift0_reg[0]\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \vfltCoeff_load_reg_375_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \InLines_reg_608_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \OutLines_reg_596_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \Rate_reg_615_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase is
  signal FiltCoeff_1_U_n_10 : STD_LOGIC;
  signal FiltCoeff_1_U_n_11 : STD_LOGIC;
  signal FiltCoeff_1_U_n_12 : STD_LOGIC;
  signal FiltCoeff_1_U_n_13 : STD_LOGIC;
  signal FiltCoeff_1_U_n_14 : STD_LOGIC;
  signal FiltCoeff_1_U_n_15 : STD_LOGIC;
  signal FiltCoeff_1_U_n_16 : STD_LOGIC;
  signal FiltCoeff_1_U_n_17 : STD_LOGIC;
  signal FiltCoeff_1_U_n_18 : STD_LOGIC;
  signal FiltCoeff_1_U_n_19 : STD_LOGIC;
  signal FiltCoeff_1_U_n_20 : STD_LOGIC;
  signal FiltCoeff_1_U_n_5 : STD_LOGIC;
  signal FiltCoeff_1_U_n_6 : STD_LOGIC;
  signal FiltCoeff_1_U_n_7 : STD_LOGIC;
  signal FiltCoeff_1_U_n_8 : STD_LOGIC;
  signal FiltCoeff_1_U_n_9 : STD_LOGIC;
  signal FiltCoeff_2_U_n_10 : STD_LOGIC;
  signal FiltCoeff_2_U_n_11 : STD_LOGIC;
  signal FiltCoeff_2_U_n_12 : STD_LOGIC;
  signal FiltCoeff_2_U_n_13 : STD_LOGIC;
  signal FiltCoeff_2_U_n_14 : STD_LOGIC;
  signal FiltCoeff_2_U_n_15 : STD_LOGIC;
  signal FiltCoeff_2_U_n_16 : STD_LOGIC;
  signal FiltCoeff_2_U_n_17 : STD_LOGIC;
  signal FiltCoeff_2_U_n_18 : STD_LOGIC;
  signal FiltCoeff_2_U_n_19 : STD_LOGIC;
  signal FiltCoeff_2_U_n_20 : STD_LOGIC;
  signal FiltCoeff_2_U_n_5 : STD_LOGIC;
  signal FiltCoeff_2_U_n_6 : STD_LOGIC;
  signal FiltCoeff_2_U_n_7 : STD_LOGIC;
  signal FiltCoeff_2_U_n_8 : STD_LOGIC;
  signal FiltCoeff_2_U_n_9 : STD_LOGIC;
  signal FiltCoeff_2_ce0 : STD_LOGIC;
  signal FiltCoeff_3_U_n_10 : STD_LOGIC;
  signal FiltCoeff_3_U_n_11 : STD_LOGIC;
  signal FiltCoeff_3_U_n_12 : STD_LOGIC;
  signal FiltCoeff_3_U_n_13 : STD_LOGIC;
  signal FiltCoeff_3_U_n_14 : STD_LOGIC;
  signal FiltCoeff_3_U_n_15 : STD_LOGIC;
  signal FiltCoeff_3_U_n_16 : STD_LOGIC;
  signal FiltCoeff_3_U_n_17 : STD_LOGIC;
  signal FiltCoeff_3_U_n_18 : STD_LOGIC;
  signal FiltCoeff_3_U_n_19 : STD_LOGIC;
  signal FiltCoeff_3_U_n_20 : STD_LOGIC;
  signal FiltCoeff_3_U_n_5 : STD_LOGIC;
  signal FiltCoeff_3_U_n_6 : STD_LOGIC;
  signal FiltCoeff_3_U_n_7 : STD_LOGIC;
  signal FiltCoeff_3_U_n_8 : STD_LOGIC;
  signal FiltCoeff_3_U_n_9 : STD_LOGIC;
  signal FiltCoeff_3_ce0 : STD_LOGIC;
  signal FiltCoeff_4_U_n_10 : STD_LOGIC;
  signal FiltCoeff_4_U_n_11 : STD_LOGIC;
  signal FiltCoeff_4_U_n_12 : STD_LOGIC;
  signal FiltCoeff_4_U_n_13 : STD_LOGIC;
  signal FiltCoeff_4_U_n_14 : STD_LOGIC;
  signal FiltCoeff_4_U_n_15 : STD_LOGIC;
  signal FiltCoeff_4_U_n_16 : STD_LOGIC;
  signal FiltCoeff_4_U_n_17 : STD_LOGIC;
  signal FiltCoeff_4_U_n_18 : STD_LOGIC;
  signal FiltCoeff_4_U_n_19 : STD_LOGIC;
  signal FiltCoeff_4_U_n_20 : STD_LOGIC;
  signal FiltCoeff_4_U_n_5 : STD_LOGIC;
  signal FiltCoeff_4_U_n_6 : STD_LOGIC;
  signal FiltCoeff_4_U_n_7 : STD_LOGIC;
  signal FiltCoeff_4_U_n_8 : STD_LOGIC;
  signal FiltCoeff_4_U_n_9 : STD_LOGIC;
  signal FiltCoeff_4_ce0 : STD_LOGIC;
  signal FiltCoeff_5_U_n_10 : STD_LOGIC;
  signal FiltCoeff_5_U_n_11 : STD_LOGIC;
  signal FiltCoeff_5_U_n_12 : STD_LOGIC;
  signal FiltCoeff_5_U_n_13 : STD_LOGIC;
  signal FiltCoeff_5_U_n_14 : STD_LOGIC;
  signal FiltCoeff_5_U_n_15 : STD_LOGIC;
  signal FiltCoeff_5_U_n_16 : STD_LOGIC;
  signal FiltCoeff_5_U_n_17 : STD_LOGIC;
  signal FiltCoeff_5_U_n_18 : STD_LOGIC;
  signal FiltCoeff_5_U_n_19 : STD_LOGIC;
  signal FiltCoeff_5_U_n_20 : STD_LOGIC;
  signal FiltCoeff_5_U_n_5 : STD_LOGIC;
  signal FiltCoeff_5_U_n_6 : STD_LOGIC;
  signal FiltCoeff_5_U_n_7 : STD_LOGIC;
  signal FiltCoeff_5_U_n_8 : STD_LOGIC;
  signal FiltCoeff_5_U_n_9 : STD_LOGIC;
  signal FiltCoeff_5_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal FiltCoeff_5_ce0 : STD_LOGIC;
  signal GetNewLine_2_fu_426_p3 : STD_LOGIC;
  signal GetNewLine_2_reg_679 : STD_LOGIC;
  signal \GetNewLine_2_reg_679[0]_i_2_n_5\ : STD_LOGIC;
  signal \GetNewLine_2_reg_679[0]_i_3_n_5\ : STD_LOGIC;
  signal \GetNewLine_2_reg_679[0]_i_4_n_5\ : STD_LOGIC;
  signal \GetNewLine_2_reg_679[0]_i_5_n_5\ : STD_LOGIC;
  signal GetNewLine_reg_218 : STD_LOGIC;
  signal InLines_reg_608 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal InPixels_reg_603 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal LineBuf_val_V_1_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal LineBuf_val_V_2_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal LineBuf_val_V_3_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal LineBuf_val_V_4_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal OutLines_reg_596 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal OutputWriteEn_1_fu_536_p2 : STD_LOGIC;
  signal OutputWriteEn_1_reg_720 : STD_LOGIC;
  signal OutputWriteEn_reg_695 : STD_LOGIC;
  signal \OutputWriteEn_reg_695[0]_i_2_n_5\ : STD_LOGIC;
  signal \OutputWriteEn_reg_695[0]_i_3_n_5\ : STD_LOGIC;
  signal \OutputWriteEn_reg_695[0]_i_4_n_5\ : STD_LOGIC;
  signal \OutputWriteEn_reg_695[0]_i_5_n_5\ : STD_LOGIC;
  signal PhaseV_fu_118 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \PhaseV_fu_118[0]_i_1_n_5\ : STD_LOGIC;
  signal \PhaseV_fu_118[1]_i_1_n_5\ : STD_LOGIC;
  signal \PhaseV_fu_118[2]_i_1_n_5\ : STD_LOGIC;
  signal \PhaseV_fu_118[3]_i_1_n_5\ : STD_LOGIC;
  signal \PhaseV_fu_118[4]_i_1_n_5\ : STD_LOGIC;
  signal \PhaseV_fu_118[5]_i_2_n_5\ : STD_LOGIC;
  signal PixArrayLoc_3_fu_418_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal PixArrayLoc_3_reg_673 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \PixArrayLoc_3_reg_673[3]_i_2_n_5\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_673_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal PixArrayLoc_fu_122 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal PixArrayVal_val_V_18_reg_1357 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_18_reg_13570 : STD_LOGIC;
  signal PixArrayVal_val_V_19_reg_1365 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_20_reg_1373 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_16_reg_1478 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_17_reg_1483 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_18_reg_1488 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Rate_reg_615 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WriteLocNext_2_fu_494_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WriteLocNext_2_reg_700 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \WriteLocNext_2_reg_700[3]_i_2_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_700_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal WriteLoc_fu_110 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal YLoopSize_fu_314_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal YLoopSize_reg_630 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \YLoopSize_reg_630[10]_i_2_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_630[10]_i_3_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_630[3]_i_2_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_630[3]_i_3_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_630[4]_i_2_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_630[4]_i_3_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_630[5]_i_2_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_630[5]_i_3_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_630[6]_i_2_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_630[7]_i_2_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_630[8]_i_2_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_630[8]_i_3_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_630[9]_i_2_n_5\ : STD_LOGIC;
  signal add117_fu_509_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal add117_reg_710 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \add117_reg_710[4]_i_2_n_5\ : STD_LOGIC;
  signal \add117_reg_710_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \add117_reg_710_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \add117_reg_710_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \add117_reg_710_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \add117_reg_710_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \add117_reg_710_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \add117_reg_710_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add117_reg_710_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add117_reg_710_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add117_reg_710_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add117_reg_710_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add117_reg_710_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add117_reg_710_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add117_reg_710_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^ap_sync_ready\ : STD_LOGIC;
  signal brmerge_fu_515_p2 : STD_LOGIC;
  signal brmerge_reg_715 : STD_LOGIC;
  signal cmp119_fu_544_p2 : STD_LOGIC;
  signal cmp119_reg_730 : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_15_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_16_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_17_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_18_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_8_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cmp119_reg_730_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp119_reg_730_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cmp119_reg_730_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp119_reg_730_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \cmp119_reg_730_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \cmp119_reg_730_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \cmp159_reg_690[0]_i_1_n_5\ : STD_LOGIC;
  signal \cmp159_reg_690[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp159_reg_690_reg_n_5_[0]\ : STD_LOGIC;
  signal empty_reg_725 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_n_21 : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_n_23 : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0 : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0 : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0 : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce0 : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce1 : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_we0 : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_10 : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_38 : STD_LOGIC;
  signal grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_39 : STD_LOGIC;
  signal \icmp124_reg_685[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp124_reg_685_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln180_fu_304_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln180_fu_304_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln180_fu_304_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln180_fu_304_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln180_fu_304_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln180_fu_304_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln180_fu_304_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln180_fu_304_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln180_fu_304_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln180_fu_304_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln180_fu_304_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln180_fu_304_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln180_fu_304_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln180_fu_304_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln180_fu_304_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln180_fu_304_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln180_fu_304_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln180_fu_304_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln214_fu_323_p2 : STD_LOGIC;
  signal \icmp_ln214_fu_323_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln214_fu_323_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln214_fu_323_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln214_fu_323_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln214_fu_323_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln214_fu_323_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln214_fu_323_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln214_fu_323_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln214_fu_323_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln214_fu_323_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln214_fu_323_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln214_fu_323_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln214_fu_323_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln214_fu_323_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln214_fu_323_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln214_fu_323_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln214_fu_323_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln222_reg_644 : STD_LOGIC;
  signal \icmp_ln222_reg_644[0]_i_2_n_5\ : STD_LOGIC;
  signal icmp_ln241_1_fu_413_p2 : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__1_n_6\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__1_n_7\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__1_n_8\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__2_n_6\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__2_n_7\ : STD_LOGIC;
  signal \icmp_ln241_1_fu_413_p2_carry__2_n_8\ : STD_LOGIC;
  signal icmp_ln241_1_fu_413_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln241_1_fu_413_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln241_1_fu_413_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln241_1_fu_413_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln241_1_fu_413_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln241_1_fu_413_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln241_1_fu_413_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln241_1_fu_413_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln241_1_fu_413_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln241_1_fu_413_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln241_1_fu_413_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln241_1_fu_413_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln241_1_reg_668 : STD_LOGIC;
  signal offset_2_reg_657 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal offset_5_reg_705 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \offset_5_reg_705[11]_i_2_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[11]_i_3_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[11]_i_4_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[11]_i_5_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[11]_i_6_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[11]_i_7_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[11]_i_8_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[11]_i_9_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[15]_i_2_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[15]_i_3_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[15]_i_4_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[15]_i_5_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[15]_i_6_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[15]_i_7_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[15]_i_8_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[15]_i_9_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[19]_i_2_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[19]_i_3_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[19]_i_4_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[19]_i_5_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[19]_i_6_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[19]_i_7_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[19]_i_8_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[19]_i_9_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[23]_i_2_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[23]_i_3_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[23]_i_4_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[23]_i_5_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[23]_i_6_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[23]_i_7_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[23]_i_8_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[23]_i_9_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[27]_i_2_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[27]_i_3_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[27]_i_4_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[27]_i_5_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[27]_i_6_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[27]_i_7_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[27]_i_8_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[27]_i_9_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[31]_i_2_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[31]_i_3_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[31]_i_4_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[31]_i_5_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[31]_i_6_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[31]_i_7_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[31]_i_8_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[3]_i_2_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[3]_i_3_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[3]_i_4_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[3]_i_5_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[3]_i_6_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[3]_i_7_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[3]_i_8_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[3]_i_9_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[7]_i_2_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[7]_i_3_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[7]_i_4_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[7]_i_5_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[7]_i_6_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[7]_i_7_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[7]_i_8_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705[7]_i_9_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[27]_i_1_n_12\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \offset_5_reg_705_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[0]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[10]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[11]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[12]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[13]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[14]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[15]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[1]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[2]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[3]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[4]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[5]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[6]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[7]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[8]\ : STD_LOGIC;
  signal \offset_fu_114_reg_n_5_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_out : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_0_in_2 : STD_LOGIC;
  signal p_0_in_3 : STD_LOGIC;
  signal p_0_in_4 : STD_LOGIC;
  signal \p_1_out__0_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__0_n_10\ : STD_LOGIC;
  signal \p_1_out__0_carry__0_n_11\ : STD_LOGIC;
  signal \p_1_out__0_carry__0_n_12\ : STD_LOGIC;
  signal \p_1_out__0_carry__0_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__0_n_6\ : STD_LOGIC;
  signal \p_1_out__0_carry__0_n_7\ : STD_LOGIC;
  signal \p_1_out__0_carry__0_n_8\ : STD_LOGIC;
  signal \p_1_out__0_carry__0_n_9\ : STD_LOGIC;
  signal \p_1_out__0_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__1_n_10\ : STD_LOGIC;
  signal \p_1_out__0_carry__1_n_11\ : STD_LOGIC;
  signal \p_1_out__0_carry__1_n_12\ : STD_LOGIC;
  signal \p_1_out__0_carry__1_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__1_n_6\ : STD_LOGIC;
  signal \p_1_out__0_carry__1_n_7\ : STD_LOGIC;
  signal \p_1_out__0_carry__1_n_8\ : STD_LOGIC;
  signal \p_1_out__0_carry__1_n_9\ : STD_LOGIC;
  signal \p_1_out__0_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry__2_n_10\ : STD_LOGIC;
  signal \p_1_out__0_carry__2_n_11\ : STD_LOGIC;
  signal \p_1_out__0_carry__2_n_12\ : STD_LOGIC;
  signal \p_1_out__0_carry__2_n_6\ : STD_LOGIC;
  signal \p_1_out__0_carry__2_n_7\ : STD_LOGIC;
  signal \p_1_out__0_carry__2_n_8\ : STD_LOGIC;
  signal \p_1_out__0_carry__2_n_9\ : STD_LOGIC;
  signal \p_1_out__0_carry_i_1_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry_i_2_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry_i_3_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry_i_4_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry_i_5_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry_n_10\ : STD_LOGIC;
  signal \p_1_out__0_carry_n_11\ : STD_LOGIC;
  signal \p_1_out__0_carry_n_12\ : STD_LOGIC;
  signal \p_1_out__0_carry_n_5\ : STD_LOGIC;
  signal \p_1_out__0_carry_n_6\ : STD_LOGIC;
  signal \p_1_out__0_carry_n_7\ : STD_LOGIC;
  signal \p_1_out__0_carry_n_8\ : STD_LOGIC;
  signal \p_1_out__0_carry_n_9\ : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_6_reg_663 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_fu_359_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vfltCoeff_load_reg_375 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^vscale_core_polyphase_u0_hwreg_heightout_c_write\ : STD_LOGIC;
  signal y_2_fu_328_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal y_fu_1260 : STD_LOGIC;
  signal \y_fu_126[0]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_126[10]_i_2_n_5\ : STD_LOGIC;
  signal \y_fu_126[6]_i_2_n_5\ : STD_LOGIC;
  signal \y_fu_126_reg_n_5_[0]\ : STD_LOGIC;
  signal \y_fu_126_reg_n_5_[1]\ : STD_LOGIC;
  signal zext_ln177_reg_620 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal zext_ln180_reg_625 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_PixArrayLoc_3_reg_673_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_WriteLocNext_2_reg_700_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add117_reg_710_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_add117_reg_710_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cmp119_reg_730_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cmp119_reg_730_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp119_reg_730_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp119_reg_730_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln180_fu_304_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln180_fu_304_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln180_fu_304_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln214_fu_323_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln214_fu_323_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln214_fu_323_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln241_1_fu_413_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln241_1_fu_413_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln241_1_fu_413_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln241_1_fu_413_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_offset_5_reg_705_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_1_out__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OutputWriteEn_1_reg_720[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \PhaseV_fu_118[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \PhaseV_fu_118[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \PhaseV_fu_118[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \PhaseV_fu_118[4]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \PhaseV_fu_118[5]_i_2\ : label is "soft_lutpair236";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \PixArrayLoc_3_reg_673_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PixArrayLoc_3_reg_673_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PixArrayLoc_3_reg_673_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PixArrayLoc_3_reg_673_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_700_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_700_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_700_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_700_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_700_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_700_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_700_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_700_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \YLoopSize_reg_630[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \YLoopSize_reg_630[10]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \YLoopSize_reg_630[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \YLoopSize_reg_630[4]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \YLoopSize_reg_630[4]_i_3\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \YLoopSize_reg_630[5]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \YLoopSize_reg_630[5]_i_3\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \YLoopSize_reg_630[9]_i_2\ : label is "soft_lutpair230";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp119_reg_730_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp119_reg_730_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp119_reg_730_reg[0]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln180_fu_304_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln180_fu_304_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln214_fu_323_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln214_fu_323_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln241_1_fu_413_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln241_1_fu_413_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln241_1_fu_413_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln241_1_fu_413_p2_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \p_1_out__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \p_1_out__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_1_out__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_1_out__0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \y_fu_126[0]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \y_fu_126[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \y_fu_126[2]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \y_fu_126[3]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \y_fu_126[4]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \y_fu_126[6]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \y_fu_126[8]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \y_fu_126[9]_i_1\ : label is "soft_lutpair231";
begin
  Q(0) <= \^q\(0);
  ap_sync_ready <= \^ap_sync_ready\;
  vscale_core_polyphase_U0_HwReg_HeightOut_c_write <= \^vscale_core_polyphase_u0_hwreg_heightout_c_write\;
FiltCoeff_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W
     port map (
      FiltCoeff_5_address0(5 downto 0) => FiltCoeff_5_address0(5 downto 0),
      Q(15 downto 0) => vfltCoeff_load_reg_375(15 downto 0),
      ap_clk => ap_clk,
      p_0_in => p_0_in_1,
      q00(15) => FiltCoeff_1_U_n_5,
      q00(14) => FiltCoeff_1_U_n_6,
      q00(13) => FiltCoeff_1_U_n_7,
      q00(12) => FiltCoeff_1_U_n_8,
      q00(11) => FiltCoeff_1_U_n_9,
      q00(10) => FiltCoeff_1_U_n_10,
      q00(9) => FiltCoeff_1_U_n_11,
      q00(8) => FiltCoeff_1_U_n_12,
      q00(7) => FiltCoeff_1_U_n_13,
      q00(6) => FiltCoeff_1_U_n_14,
      q00(5) => FiltCoeff_1_U_n_15,
      q00(4) => FiltCoeff_1_U_n_16,
      q00(3) => FiltCoeff_1_U_n_17,
      q00(2) => FiltCoeff_1_U_n_18,
      q00(1) => FiltCoeff_1_U_n_19,
      q00(0) => FiltCoeff_1_U_n_20
    );
FiltCoeff_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8
     port map (
      FiltCoeff_5_address0(5 downto 0) => FiltCoeff_5_address0(5 downto 0),
      Q(15 downto 0) => vfltCoeff_load_reg_375(15 downto 0),
      ap_clk => ap_clk,
      p_0_in => p_0_in,
      q00(15) => FiltCoeff_2_U_n_5,
      q00(14) => FiltCoeff_2_U_n_6,
      q00(13) => FiltCoeff_2_U_n_7,
      q00(12) => FiltCoeff_2_U_n_8,
      q00(11) => FiltCoeff_2_U_n_9,
      q00(10) => FiltCoeff_2_U_n_10,
      q00(9) => FiltCoeff_2_U_n_11,
      q00(8) => FiltCoeff_2_U_n_12,
      q00(7) => FiltCoeff_2_U_n_13,
      q00(6) => FiltCoeff_2_U_n_14,
      q00(5) => FiltCoeff_2_U_n_15,
      q00(4) => FiltCoeff_2_U_n_16,
      q00(3) => FiltCoeff_2_U_n_17,
      q00(2) => FiltCoeff_2_U_n_18,
      q00(1) => FiltCoeff_2_U_n_19,
      q00(0) => FiltCoeff_2_U_n_20
    );
FiltCoeff_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9
     port map (
      FiltCoeff_5_address0(5 downto 0) => FiltCoeff_5_address0(5 downto 0),
      Q(15 downto 0) => vfltCoeff_load_reg_375(15 downto 0),
      ap_clk => ap_clk,
      p_0_in => p_0_in_0,
      q00(15) => FiltCoeff_3_U_n_5,
      q00(14) => FiltCoeff_3_U_n_6,
      q00(13) => FiltCoeff_3_U_n_7,
      q00(12) => FiltCoeff_3_U_n_8,
      q00(11) => FiltCoeff_3_U_n_9,
      q00(10) => FiltCoeff_3_U_n_10,
      q00(9) => FiltCoeff_3_U_n_11,
      q00(8) => FiltCoeff_3_U_n_12,
      q00(7) => FiltCoeff_3_U_n_13,
      q00(6) => FiltCoeff_3_U_n_14,
      q00(5) => FiltCoeff_3_U_n_15,
      q00(4) => FiltCoeff_3_U_n_16,
      q00(3) => FiltCoeff_3_U_n_17,
      q00(2) => FiltCoeff_3_U_n_18,
      q00(1) => FiltCoeff_3_U_n_19,
      q00(0) => FiltCoeff_3_U_n_20
    );
FiltCoeff_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10
     port map (
      FiltCoeff_5_address0(5 downto 0) => FiltCoeff_5_address0(5 downto 0),
      Q(15 downto 0) => vfltCoeff_load_reg_375(15 downto 0),
      ap_clk => ap_clk,
      p_0_in => p_0_in_3,
      q00(15) => FiltCoeff_4_U_n_5,
      q00(14) => FiltCoeff_4_U_n_6,
      q00(13) => FiltCoeff_4_U_n_7,
      q00(12) => FiltCoeff_4_U_n_8,
      q00(11) => FiltCoeff_4_U_n_9,
      q00(10) => FiltCoeff_4_U_n_10,
      q00(9) => FiltCoeff_4_U_n_11,
      q00(8) => FiltCoeff_4_U_n_12,
      q00(7) => FiltCoeff_4_U_n_13,
      q00(6) => FiltCoeff_4_U_n_14,
      q00(5) => FiltCoeff_4_U_n_15,
      q00(4) => FiltCoeff_4_U_n_16,
      q00(3) => FiltCoeff_4_U_n_17,
      q00(2) => FiltCoeff_4_U_n_18,
      q00(1) => FiltCoeff_4_U_n_19,
      q00(0) => FiltCoeff_4_U_n_20
    );
FiltCoeff_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11
     port map (
      FiltCoeff_5_address0(5 downto 0) => FiltCoeff_5_address0(5 downto 0),
      Q(15 downto 0) => vfltCoeff_load_reg_375(15 downto 0),
      ap_clk => ap_clk,
      p_0_in => p_0_in_4,
      q00(15) => FiltCoeff_5_U_n_5,
      q00(14) => FiltCoeff_5_U_n_6,
      q00(13) => FiltCoeff_5_U_n_7,
      q00(12) => FiltCoeff_5_U_n_8,
      q00(11) => FiltCoeff_5_U_n_9,
      q00(10) => FiltCoeff_5_U_n_10,
      q00(9) => FiltCoeff_5_U_n_11,
      q00(8) => FiltCoeff_5_U_n_12,
      q00(7) => FiltCoeff_5_U_n_13,
      q00(6) => FiltCoeff_5_U_n_14,
      q00(5) => FiltCoeff_5_U_n_15,
      q00(4) => FiltCoeff_5_U_n_16,
      q00(3) => FiltCoeff_5_U_n_17,
      q00(2) => FiltCoeff_5_U_n_18,
      q00(1) => FiltCoeff_5_U_n_19,
      q00(0) => FiltCoeff_5_U_n_20
    );
FiltCoeff_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_12
     port map (
      FiltCoeff_5_address0(5 downto 0) => FiltCoeff_5_address0(5 downto 0),
      Q(15 downto 0) => vfltCoeff_load_reg_375(15 downto 0),
      ap_clk => ap_clk,
      p_0_in => p_0_in_2,
      q00(15 downto 0) => q00(15 downto 0)
    );
\GetNewLine_2_reg_679[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \GetNewLine_2_reg_679[0]_i_2_n_5\,
      I1 => p_0_in3_in,
      I2 => GetNewLine_reg_218,
      O => GetNewLine_2_fu_426_p3
    );
\GetNewLine_2_reg_679[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GetNewLine_2_reg_679[0]_i_3_n_5\,
      I1 => tmp_fu_359_p4(8),
      I2 => tmp_fu_359_p4(12),
      I3 => tmp_fu_359_p4(9),
      I4 => tmp_fu_359_p4(6),
      I5 => \GetNewLine_2_reg_679[0]_i_4_n_5\,
      O => \GetNewLine_2_reg_679[0]_i_2_n_5\
    );
\GetNewLine_2_reg_679[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_fu_359_p4(1),
      I1 => tmp_fu_359_p4(7),
      I2 => tmp_fu_359_p4(0),
      I3 => tmp_fu_359_p4(11),
      O => \GetNewLine_2_reg_679[0]_i_3_n_5\
    );
\GetNewLine_2_reg_679[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_fu_359_p4(4),
      I1 => tmp_fu_359_p4(14),
      I2 => tmp_fu_359_p4(2),
      I3 => tmp_fu_359_p4(15),
      I4 => \GetNewLine_2_reg_679[0]_i_5_n_5\,
      O => \GetNewLine_2_reg_679[0]_i_4_n_5\
    );
\GetNewLine_2_reg_679[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_fu_359_p4(3),
      I1 => tmp_fu_359_p4(10),
      I2 => tmp_fu_359_p4(5),
      I3 => tmp_fu_359_p4(13),
      O => \GetNewLine_2_reg_679[0]_i_5_n_5\
    );
\GetNewLine_2_reg_679_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => GetNewLine_2_fu_426_p3,
      Q => GetNewLine_2_reg_679,
      R => '0'
    );
\GetNewLine_reg_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_10,
      Q => GetNewLine_reg_218,
      R => '0'
    );
\InLines_reg_608_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_608_reg[10]_0\(0),
      Q => InLines_reg_608(0),
      R => '0'
    );
\InLines_reg_608_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_608_reg[10]_0\(10),
      Q => InLines_reg_608(10),
      R => '0'
    );
\InLines_reg_608_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_608_reg[10]_0\(1),
      Q => InLines_reg_608(1),
      R => '0'
    );
\InLines_reg_608_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_608_reg[10]_0\(2),
      Q => InLines_reg_608(2),
      R => '0'
    );
\InLines_reg_608_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_608_reg[10]_0\(3),
      Q => InLines_reg_608(3),
      R => '0'
    );
\InLines_reg_608_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_608_reg[10]_0\(4),
      Q => InLines_reg_608(4),
      R => '0'
    );
\InLines_reg_608_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_608_reg[10]_0\(5),
      Q => InLines_reg_608(5),
      R => '0'
    );
\InLines_reg_608_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_608_reg[10]_0\(6),
      Q => InLines_reg_608(6),
      R => '0'
    );
\InLines_reg_608_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_608_reg[10]_0\(7),
      Q => InLines_reg_608(7),
      R => '0'
    );
\InLines_reg_608_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_608_reg[10]_0\(8),
      Q => InLines_reg_608(8),
      R => '0'
    );
\InLines_reg_608_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_608_reg[10]_0\(9),
      Q => InLines_reg_608(9),
      R => '0'
    );
\InPixels_reg_603_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => InPixels_reg_603(0),
      R => '0'
    );
\InPixels_reg_603_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => InPixels_reg_603(10),
      R => '0'
    );
\InPixels_reg_603_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => InPixels_reg_603(1),
      R => '0'
    );
\InPixels_reg_603_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => InPixels_reg_603(2),
      R => '0'
    );
\InPixels_reg_603_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => InPixels_reg_603(3),
      R => '0'
    );
\InPixels_reg_603_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => InPixels_reg_603(4),
      R => '0'
    );
\InPixels_reg_603_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => InPixels_reg_603(5),
      R => '0'
    );
\InPixels_reg_603_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => InPixels_reg_603(6),
      R => '0'
    );
\InPixels_reg_603_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => InPixels_reg_603(7),
      R => '0'
    );
\InPixels_reg_603_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => InPixels_reg_603(8),
      R => '0'
    );
\InPixels_reg_603_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => InPixels_reg_603(9),
      R => '0'
    );
LineBuf_val_V_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W
     port map (
      Q(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0(10 downto 0),
      WEA(0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0,
      ap_clk => ap_clk,
      d0(23 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_d0(23 downto 0),
      grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      q1(23 downto 0) => LineBuf_val_V_1_q1(23 downto 0),
      ram_reg_1_0(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1(10 downto 0),
      we0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0
    );
LineBuf_val_V_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_13
     port map (
      Q(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0(10 downto 0),
      WEA(0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0,
      ap_clk => ap_clk,
      grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      q1(23 downto 0) => LineBuf_val_V_2_q1(23 downto 0),
      ram_reg_1_0(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1(10 downto 0),
      ram_reg_1_1(23 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_d0(23 downto 0),
      we0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0
    );
LineBuf_val_V_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_14
     port map (
      Q(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0(10 downto 0),
      WEA(0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0,
      ap_clk => ap_clk,
      grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      q1(23 downto 0) => LineBuf_val_V_3_q1(23 downto 0),
      ram_reg_1_0(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1(10 downto 0),
      ram_reg_1_1(23 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_d0(23 downto 0),
      we0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0
    );
LineBuf_val_V_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_15
     port map (
      Q(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0(10 downto 0),
      WEA(0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0,
      ap_clk => ap_clk,
      grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      q1(23 downto 0) => LineBuf_val_V_4_q1(23 downto 0),
      ram_reg_1_0(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1(10 downto 0),
      ram_reg_1_1(23 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_d0(23 downto 0),
      we0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0
    );
LineBuf_val_V_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_16
     port map (
      E(0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_39,
      Q(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0(10 downto 0),
      WEA(0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0,
      ap_clk => ap_clk,
      grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      q1(23 downto 16) => PixArray_val_V_18_reg_1488(7 downto 0),
      q1(15 downto 8) => PixArray_val_V_17_reg_1483(7 downto 0),
      q1(7 downto 0) => PixArray_val_V_16_reg_1478(7 downto 0),
      ram_reg_1_0(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1(10 downto 0),
      ram_reg_1_1(23 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_d0(23 downto 0),
      we0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0
    );
LineBuf_val_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_17
     port map (
      PixArrayVal_val_V_18_reg_13570 => PixArrayVal_val_V_18_reg_13570,
      Q(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address0(10 downto 0),
      WEA(0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce0,
      address1(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address1(10 downto 0),
      ap_clk => ap_clk,
      ce1 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce1,
      q1(23 downto 16) => PixArrayVal_val_V_20_reg_1373(7 downto 0),
      q1(15 downto 8) => PixArrayVal_val_V_19_reg_1365(7 downto 0),
      q1(7 downto 0) => PixArrayVal_val_V_18_reg_1357(7 downto 0),
      ram_reg_1_0(23 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_d0(23 downto 0),
      we0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_we0
    );
\OutLines_reg_596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_596_reg[10]_0\(0),
      Q => OutLines_reg_596(0),
      R => '0'
    );
\OutLines_reg_596_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_596_reg[10]_0\(10),
      Q => OutLines_reg_596(10),
      R => '0'
    );
\OutLines_reg_596_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_596_reg[10]_0\(1),
      Q => OutLines_reg_596(1),
      R => '0'
    );
\OutLines_reg_596_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_596_reg[10]_0\(2),
      Q => OutLines_reg_596(2),
      R => '0'
    );
\OutLines_reg_596_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_596_reg[10]_0\(3),
      Q => OutLines_reg_596(3),
      R => '0'
    );
\OutLines_reg_596_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_596_reg[10]_0\(4),
      Q => OutLines_reg_596(4),
      R => '0'
    );
\OutLines_reg_596_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_596_reg[10]_0\(5),
      Q => OutLines_reg_596(5),
      R => '0'
    );
\OutLines_reg_596_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_596_reg[10]_0\(6),
      Q => OutLines_reg_596(6),
      R => '0'
    );
\OutLines_reg_596_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_596_reg[10]_0\(7),
      Q => OutLines_reg_596(7),
      R => '0'
    );
\OutLines_reg_596_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_596_reg[10]_0\(8),
      Q => OutLines_reg_596(8),
      R => '0'
    );
\OutLines_reg_596_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_596_reg[10]_0\(9),
      Q => OutLines_reg_596(9),
      R => '0'
    );
\OutputWriteEn_1_reg_720[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln222_reg_644,
      I1 => OutputWriteEn_reg_695,
      O => OutputWriteEn_1_fu_536_p2
    );
\OutputWriteEn_1_reg_720_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => OutputWriteEn_1_fu_536_p2,
      Q => OutputWriteEn_1_reg_720,
      R => '0'
    );
\OutputWriteEn_reg_695[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \OutputWriteEn_reg_695[0]_i_2_n_5\,
      I1 => \OutputWriteEn_reg_695[0]_i_3_n_5\,
      I2 => \OutputWriteEn_reg_695[0]_i_4_n_5\,
      I3 => \OutputWriteEn_reg_695[0]_i_5_n_5\,
      I4 => icmp_ln241_1_reg_668,
      O => p_0_in7_out
    );
\OutputWriteEn_reg_695[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tmp_6_reg_663(3),
      I1 => tmp_6_reg_663(2),
      I2 => tmp_6_reg_663(1),
      I3 => tmp_6_reg_663(0),
      O => \OutputWriteEn_reg_695[0]_i_2_n_5\
    );
\OutputWriteEn_reg_695[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tmp_6_reg_663(7),
      I1 => tmp_6_reg_663(6),
      I2 => tmp_6_reg_663(5),
      I3 => tmp_6_reg_663(4),
      O => \OutputWriteEn_reg_695[0]_i_3_n_5\
    );
\OutputWriteEn_reg_695[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tmp_6_reg_663(11),
      I1 => tmp_6_reg_663(10),
      I2 => tmp_6_reg_663(9),
      I3 => tmp_6_reg_663(8),
      O => \OutputWriteEn_reg_695[0]_i_4_n_5\
    );
\OutputWriteEn_reg_695[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tmp_6_reg_663(15),
      I1 => tmp_6_reg_663(14),
      I2 => tmp_6_reg_663(13),
      I3 => tmp_6_reg_663(12),
      O => \OutputWriteEn_reg_695[0]_i_5_n_5\
    );
\OutputWriteEn_reg_695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_0_in7_out,
      Q => OutputWriteEn_reg_695,
      R => '0'
    );
\PhaseV_fu_118[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => offset_2_reg_657(10),
      I1 => icmp_ln222_reg_644,
      I2 => PhaseV_fu_118(0),
      O => \PhaseV_fu_118[0]_i_1_n_5\
    );
\PhaseV_fu_118[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => offset_2_reg_657(11),
      I1 => icmp_ln222_reg_644,
      I2 => PhaseV_fu_118(1),
      O => \PhaseV_fu_118[1]_i_1_n_5\
    );
\PhaseV_fu_118[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => offset_2_reg_657(12),
      I1 => icmp_ln222_reg_644,
      I2 => PhaseV_fu_118(2),
      O => \PhaseV_fu_118[2]_i_1_n_5\
    );
\PhaseV_fu_118[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => offset_2_reg_657(13),
      I1 => icmp_ln222_reg_644,
      I2 => PhaseV_fu_118(3),
      O => \PhaseV_fu_118[3]_i_1_n_5\
    );
\PhaseV_fu_118[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => offset_2_reg_657(14),
      I1 => icmp_ln222_reg_644,
      I2 => PhaseV_fu_118(4),
      O => \PhaseV_fu_118[4]_i_1_n_5\
    );
\PhaseV_fu_118[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \PhaseV_fu_118_reg[5]_0\,
      I2 => HwReg_LineRate_channel_empty_n,
      I3 => HwReg_HeightOut_c_full_n,
      I4 => HwReg_HeightIn_c_empty_n,
      I5 => HwReg_Width_c_full_n,
      O => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PhaseV_fu_118[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => offset_2_reg_657(15),
      I1 => icmp_ln222_reg_644,
      I2 => PhaseV_fu_118(5),
      O => \PhaseV_fu_118[5]_i_2_n_5\
    );
\PhaseV_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \PhaseV_fu_118[0]_i_1_n_5\,
      Q => PhaseV_fu_118(0),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PhaseV_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \PhaseV_fu_118[1]_i_1_n_5\,
      Q => PhaseV_fu_118(1),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PhaseV_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \PhaseV_fu_118[2]_i_1_n_5\,
      Q => PhaseV_fu_118(2),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PhaseV_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \PhaseV_fu_118[3]_i_1_n_5\,
      Q => PhaseV_fu_118(3),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PhaseV_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \PhaseV_fu_118[4]_i_1_n_5\,
      Q => PhaseV_fu_118(4),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PhaseV_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \PhaseV_fu_118[5]_i_2_n_5\,
      Q => PhaseV_fu_118(5),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_3_reg_673[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => PixArrayLoc_fu_122(0),
      I1 => \GetNewLine_2_reg_679[0]_i_2_n_5\,
      I2 => p_0_in3_in,
      O => \PixArrayLoc_3_reg_673[3]_i_2_n_5\
    );
\PixArrayLoc_3_reg_673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(0),
      Q => PixArrayLoc_3_reg_673(0),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(10),
      Q => PixArrayLoc_3_reg_673(10),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(11),
      Q => PixArrayLoc_3_reg_673(11),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PixArrayLoc_3_reg_673_reg[7]_i_1_n_5\,
      CO(3) => \PixArrayLoc_3_reg_673_reg[11]_i_1_n_5\,
      CO(2) => \PixArrayLoc_3_reg_673_reg[11]_i_1_n_6\,
      CO(1) => \PixArrayLoc_3_reg_673_reg[11]_i_1_n_7\,
      CO(0) => \PixArrayLoc_3_reg_673_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PixArrayLoc_3_fu_418_p3(11 downto 8),
      S(3 downto 0) => PixArrayLoc_fu_122(11 downto 8)
    );
\PixArrayLoc_3_reg_673_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(12),
      Q => PixArrayLoc_3_reg_673(12),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(13),
      Q => PixArrayLoc_3_reg_673(13),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(14),
      Q => PixArrayLoc_3_reg_673(14),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(15),
      Q => PixArrayLoc_3_reg_673(15),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PixArrayLoc_3_reg_673_reg[11]_i_1_n_5\,
      CO(3) => \NLW_PixArrayLoc_3_reg_673_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \PixArrayLoc_3_reg_673_reg[15]_i_1_n_6\,
      CO(1) => \PixArrayLoc_3_reg_673_reg[15]_i_1_n_7\,
      CO(0) => \PixArrayLoc_3_reg_673_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PixArrayLoc_3_fu_418_p3(15 downto 12),
      S(3 downto 0) => PixArrayLoc_fu_122(15 downto 12)
    );
\PixArrayLoc_3_reg_673_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(1),
      Q => PixArrayLoc_3_reg_673(1),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(2),
      Q => PixArrayLoc_3_reg_673(2),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(3),
      Q => PixArrayLoc_3_reg_673(3),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PixArrayLoc_3_reg_673_reg[3]_i_1_n_5\,
      CO(2) => \PixArrayLoc_3_reg_673_reg[3]_i_1_n_6\,
      CO(1) => \PixArrayLoc_3_reg_673_reg[3]_i_1_n_7\,
      CO(0) => \PixArrayLoc_3_reg_673_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => PixArrayLoc_fu_122(0),
      O(3 downto 0) => PixArrayLoc_3_fu_418_p3(3 downto 0),
      S(3 downto 1) => PixArrayLoc_fu_122(3 downto 1),
      S(0) => \PixArrayLoc_3_reg_673[3]_i_2_n_5\
    );
\PixArrayLoc_3_reg_673_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(4),
      Q => PixArrayLoc_3_reg_673(4),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(5),
      Q => PixArrayLoc_3_reg_673(5),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(6),
      Q => PixArrayLoc_3_reg_673(6),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(7),
      Q => PixArrayLoc_3_reg_673(7),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PixArrayLoc_3_reg_673_reg[3]_i_1_n_5\,
      CO(3) => \PixArrayLoc_3_reg_673_reg[7]_i_1_n_5\,
      CO(2) => \PixArrayLoc_3_reg_673_reg[7]_i_1_n_6\,
      CO(1) => \PixArrayLoc_3_reg_673_reg[7]_i_1_n_7\,
      CO(0) => \PixArrayLoc_3_reg_673_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PixArrayLoc_3_fu_418_p3(7 downto 4),
      S(3 downto 0) => PixArrayLoc_fu_122(7 downto 4)
    );
\PixArrayLoc_3_reg_673_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(8),
      Q => PixArrayLoc_3_reg_673(8),
      R => '0'
    );
\PixArrayLoc_3_reg_673_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => PixArrayLoc_3_fu_418_p3(9),
      Q => PixArrayLoc_3_reg_673(9),
      R => '0'
    );
\PixArrayLoc_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(0),
      Q => PixArrayLoc_fu_122(0),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(10),
      Q => PixArrayLoc_fu_122(10),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(11),
      Q => PixArrayLoc_fu_122(11),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(12),
      Q => PixArrayLoc_fu_122(12),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(13),
      Q => PixArrayLoc_fu_122(13),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(14),
      Q => PixArrayLoc_fu_122(14),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(15),
      Q => PixArrayLoc_fu_122(15),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(1),
      Q => PixArrayLoc_fu_122(1),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(2),
      Q => PixArrayLoc_fu_122(2),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(3),
      Q => PixArrayLoc_fu_122(3),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(4),
      Q => PixArrayLoc_fu_122(4),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(5),
      Q => PixArrayLoc_fu_122(5),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(6),
      Q => PixArrayLoc_fu_122(6),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(7),
      Q => PixArrayLoc_fu_122(7),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(8),
      Q => PixArrayLoc_fu_122(8),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\PixArrayLoc_fu_122_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => PixArrayLoc_3_reg_673(9),
      Q => PixArrayLoc_fu_122(9),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\Rate_reg_615_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(0),
      Q => Rate_reg_615(0),
      R => '0'
    );
\Rate_reg_615_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(10),
      Q => Rate_reg_615(10),
      R => '0'
    );
\Rate_reg_615_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(11),
      Q => Rate_reg_615(11),
      R => '0'
    );
\Rate_reg_615_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(12),
      Q => Rate_reg_615(12),
      R => '0'
    );
\Rate_reg_615_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(13),
      Q => Rate_reg_615(13),
      R => '0'
    );
\Rate_reg_615_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(14),
      Q => Rate_reg_615(14),
      R => '0'
    );
\Rate_reg_615_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(15),
      Q => Rate_reg_615(15),
      R => '0'
    );
\Rate_reg_615_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(16),
      Q => Rate_reg_615(16),
      R => '0'
    );
\Rate_reg_615_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(17),
      Q => Rate_reg_615(17),
      R => '0'
    );
\Rate_reg_615_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(18),
      Q => Rate_reg_615(18),
      R => '0'
    );
\Rate_reg_615_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(19),
      Q => Rate_reg_615(19),
      R => '0'
    );
\Rate_reg_615_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(1),
      Q => Rate_reg_615(1),
      R => '0'
    );
\Rate_reg_615_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(20),
      Q => Rate_reg_615(20),
      R => '0'
    );
\Rate_reg_615_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(21),
      Q => Rate_reg_615(21),
      R => '0'
    );
\Rate_reg_615_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(22),
      Q => Rate_reg_615(22),
      R => '0'
    );
\Rate_reg_615_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(23),
      Q => Rate_reg_615(23),
      R => '0'
    );
\Rate_reg_615_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(24),
      Q => Rate_reg_615(24),
      R => '0'
    );
\Rate_reg_615_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(25),
      Q => Rate_reg_615(25),
      R => '0'
    );
\Rate_reg_615_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(26),
      Q => Rate_reg_615(26),
      R => '0'
    );
\Rate_reg_615_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(27),
      Q => Rate_reg_615(27),
      R => '0'
    );
\Rate_reg_615_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(28),
      Q => Rate_reg_615(28),
      R => '0'
    );
\Rate_reg_615_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(29),
      Q => Rate_reg_615(29),
      R => '0'
    );
\Rate_reg_615_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(2),
      Q => Rate_reg_615(2),
      R => '0'
    );
\Rate_reg_615_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(30),
      Q => Rate_reg_615(30),
      R => '0'
    );
\Rate_reg_615_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(31),
      Q => Rate_reg_615(31),
      R => '0'
    );
\Rate_reg_615_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(3),
      Q => Rate_reg_615(3),
      R => '0'
    );
\Rate_reg_615_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(4),
      Q => Rate_reg_615(4),
      R => '0'
    );
\Rate_reg_615_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(5),
      Q => Rate_reg_615(5),
      R => '0'
    );
\Rate_reg_615_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(6),
      Q => Rate_reg_615(6),
      R => '0'
    );
\Rate_reg_615_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(7),
      Q => Rate_reg_615(7),
      R => '0'
    );
\Rate_reg_615_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(8),
      Q => Rate_reg_615(8),
      R => '0'
    );
\Rate_reg_615_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_615_reg[31]_0\(9),
      Q => Rate_reg_615(9),
      R => '0'
    );
\WriteLocNext_2_reg_700[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => WriteLoc_fu_110(0),
      I1 => icmp_ln222_reg_644,
      I2 => p_0_in7_out,
      O => \WriteLocNext_2_reg_700[3]_i_2_n_5\
    );
\WriteLocNext_2_reg_700_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(0),
      Q => WriteLocNext_2_reg_700(0),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(10),
      Q => WriteLocNext_2_reg_700(10),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(11),
      Q => WriteLocNext_2_reg_700(11),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_700_reg[7]_i_1_n_5\,
      CO(3) => \WriteLocNext_2_reg_700_reg[11]_i_1_n_5\,
      CO(2) => \WriteLocNext_2_reg_700_reg[11]_i_1_n_6\,
      CO(1) => \WriteLocNext_2_reg_700_reg[11]_i_1_n_7\,
      CO(0) => \WriteLocNext_2_reg_700_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_494_p3(11 downto 8),
      S(3 downto 0) => WriteLoc_fu_110(11 downto 8)
    );
\WriteLocNext_2_reg_700_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(12),
      Q => WriteLocNext_2_reg_700(12),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(13),
      Q => WriteLocNext_2_reg_700(13),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(14),
      Q => WriteLocNext_2_reg_700(14),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(15),
      Q => WriteLocNext_2_reg_700(15),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_700_reg[11]_i_1_n_5\,
      CO(3) => \WriteLocNext_2_reg_700_reg[15]_i_1_n_5\,
      CO(2) => \WriteLocNext_2_reg_700_reg[15]_i_1_n_6\,
      CO(1) => \WriteLocNext_2_reg_700_reg[15]_i_1_n_7\,
      CO(0) => \WriteLocNext_2_reg_700_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_494_p3(15 downto 12),
      S(3 downto 0) => WriteLoc_fu_110(15 downto 12)
    );
\WriteLocNext_2_reg_700_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(16),
      Q => WriteLocNext_2_reg_700(16),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(17),
      Q => WriteLocNext_2_reg_700(17),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(18),
      Q => WriteLocNext_2_reg_700(18),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(19),
      Q => WriteLocNext_2_reg_700(19),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_700_reg[15]_i_1_n_5\,
      CO(3) => \WriteLocNext_2_reg_700_reg[19]_i_1_n_5\,
      CO(2) => \WriteLocNext_2_reg_700_reg[19]_i_1_n_6\,
      CO(1) => \WriteLocNext_2_reg_700_reg[19]_i_1_n_7\,
      CO(0) => \WriteLocNext_2_reg_700_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_494_p3(19 downto 16),
      S(3 downto 0) => WriteLoc_fu_110(19 downto 16)
    );
\WriteLocNext_2_reg_700_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(1),
      Q => WriteLocNext_2_reg_700(1),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(20),
      Q => WriteLocNext_2_reg_700(20),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(21),
      Q => WriteLocNext_2_reg_700(21),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(22),
      Q => WriteLocNext_2_reg_700(22),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(23),
      Q => WriteLocNext_2_reg_700(23),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_700_reg[19]_i_1_n_5\,
      CO(3) => \WriteLocNext_2_reg_700_reg[23]_i_1_n_5\,
      CO(2) => \WriteLocNext_2_reg_700_reg[23]_i_1_n_6\,
      CO(1) => \WriteLocNext_2_reg_700_reg[23]_i_1_n_7\,
      CO(0) => \WriteLocNext_2_reg_700_reg[23]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_494_p3(23 downto 20),
      S(3 downto 0) => WriteLoc_fu_110(23 downto 20)
    );
\WriteLocNext_2_reg_700_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(24),
      Q => WriteLocNext_2_reg_700(24),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(25),
      Q => WriteLocNext_2_reg_700(25),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(26),
      Q => WriteLocNext_2_reg_700(26),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(27),
      Q => WriteLocNext_2_reg_700(27),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_700_reg[23]_i_1_n_5\,
      CO(3) => \WriteLocNext_2_reg_700_reg[27]_i_1_n_5\,
      CO(2) => \WriteLocNext_2_reg_700_reg[27]_i_1_n_6\,
      CO(1) => \WriteLocNext_2_reg_700_reg[27]_i_1_n_7\,
      CO(0) => \WriteLocNext_2_reg_700_reg[27]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_494_p3(27 downto 24),
      S(3 downto 0) => WriteLoc_fu_110(27 downto 24)
    );
\WriteLocNext_2_reg_700_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(28),
      Q => WriteLocNext_2_reg_700(28),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(29),
      Q => WriteLocNext_2_reg_700(29),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(2),
      Q => WriteLocNext_2_reg_700(2),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(30),
      Q => WriteLocNext_2_reg_700(30),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(31),
      Q => WriteLocNext_2_reg_700(31),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_700_reg[27]_i_1_n_5\,
      CO(3) => \NLW_WriteLocNext_2_reg_700_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \WriteLocNext_2_reg_700_reg[31]_i_1_n_6\,
      CO(1) => \WriteLocNext_2_reg_700_reg[31]_i_1_n_7\,
      CO(0) => \WriteLocNext_2_reg_700_reg[31]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_494_p3(31 downto 28),
      S(3 downto 0) => WriteLoc_fu_110(31 downto 28)
    );
\WriteLocNext_2_reg_700_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(3),
      Q => WriteLocNext_2_reg_700(3),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \WriteLocNext_2_reg_700_reg[3]_i_1_n_5\,
      CO(2) => \WriteLocNext_2_reg_700_reg[3]_i_1_n_6\,
      CO(1) => \WriteLocNext_2_reg_700_reg[3]_i_1_n_7\,
      CO(0) => \WriteLocNext_2_reg_700_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => WriteLoc_fu_110(0),
      O(3 downto 0) => WriteLocNext_2_fu_494_p3(3 downto 0),
      S(3 downto 1) => WriteLoc_fu_110(3 downto 1),
      S(0) => \WriteLocNext_2_reg_700[3]_i_2_n_5\
    );
\WriteLocNext_2_reg_700_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(4),
      Q => WriteLocNext_2_reg_700(4),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(5),
      Q => WriteLocNext_2_reg_700(5),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(6),
      Q => WriteLocNext_2_reg_700(6),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(7),
      Q => WriteLocNext_2_reg_700(7),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_700_reg[3]_i_1_n_5\,
      CO(3) => \WriteLocNext_2_reg_700_reg[7]_i_1_n_5\,
      CO(2) => \WriteLocNext_2_reg_700_reg[7]_i_1_n_6\,
      CO(1) => \WriteLocNext_2_reg_700_reg[7]_i_1_n_7\,
      CO(0) => \WriteLocNext_2_reg_700_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_494_p3(7 downto 4),
      S(3 downto 0) => WriteLoc_fu_110(7 downto 4)
    );
\WriteLocNext_2_reg_700_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(8),
      Q => WriteLocNext_2_reg_700(8),
      R => '0'
    );
\WriteLocNext_2_reg_700_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => WriteLocNext_2_fu_494_p3(9),
      Q => WriteLocNext_2_reg_700(9),
      R => '0'
    );
\WriteLoc_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(0),
      Q => WriteLoc_fu_110(0),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(10),
      Q => WriteLoc_fu_110(10),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(11),
      Q => WriteLoc_fu_110(11),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(12),
      Q => WriteLoc_fu_110(12),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(13),
      Q => WriteLoc_fu_110(13),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(14),
      Q => WriteLoc_fu_110(14),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(15),
      Q => WriteLoc_fu_110(15),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(16),
      Q => WriteLoc_fu_110(16),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(17),
      Q => WriteLoc_fu_110(17),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(18),
      Q => WriteLoc_fu_110(18),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(19),
      Q => WriteLoc_fu_110(19),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(1),
      Q => WriteLoc_fu_110(1),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(20),
      Q => WriteLoc_fu_110(20),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(21),
      Q => WriteLoc_fu_110(21),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(22),
      Q => WriteLoc_fu_110(22),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(23),
      Q => WriteLoc_fu_110(23),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(24),
      Q => WriteLoc_fu_110(24),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(25),
      Q => WriteLoc_fu_110(25),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(26),
      Q => WriteLoc_fu_110(26),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(27),
      Q => WriteLoc_fu_110(27),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(28),
      Q => WriteLoc_fu_110(28),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(29),
      Q => WriteLoc_fu_110(29),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(2),
      Q => WriteLoc_fu_110(2),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(30),
      Q => WriteLoc_fu_110(30),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(31),
      Q => WriteLoc_fu_110(31),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(3),
      Q => WriteLoc_fu_110(3),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(4),
      Q => WriteLoc_fu_110(4),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(5),
      Q => WriteLoc_fu_110(5),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(6),
      Q => WriteLoc_fu_110(6),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(7),
      Q => WriteLoc_fu_110(7),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(8),
      Q => WriteLoc_fu_110(8),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\WriteLoc_fu_110_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => WriteLocNext_2_reg_700(9),
      Q => WriteLoc_fu_110(9),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\YLoopSize_reg_630[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => OutLines_reg_596(0),
      I1 => \icmp_ln180_fu_304_p2_carry__0_n_7\,
      I2 => InLines_reg_608(0),
      O => YLoopSize_fu_314_p2(0)
    );
\YLoopSize_reg_630[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A6A600FFA6A6"
    )
        port map (
      I0 => InLines_reg_608(10),
      I1 => InLines_reg_608(9),
      I2 => \YLoopSize_reg_630[10]_i_2_n_5\,
      I3 => OutLines_reg_596(10),
      I4 => \icmp_ln180_fu_304_p2_carry__0_n_7\,
      I5 => \YLoopSize_reg_630[10]_i_3_n_5\,
      O => YLoopSize_fu_314_p2(10)
    );
\YLoopSize_reg_630[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => InLines_reg_608(7),
      I1 => \YLoopSize_reg_630[6]_i_2_n_5\,
      I2 => InLines_reg_608(6),
      I3 => InLines_reg_608(8),
      O => \YLoopSize_reg_630[10]_i_2_n_5\
    );
\YLoopSize_reg_630[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => OutLines_reg_596(8),
      I1 => OutLines_reg_596(6),
      I2 => \YLoopSize_reg_630[7]_i_2_n_5\,
      I3 => OutLines_reg_596(7),
      I4 => OutLines_reg_596(9),
      O => \YLoopSize_reg_630[10]_i_3_n_5\
    );
\YLoopSize_reg_630[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D78282D7"
    )
        port map (
      I0 => \icmp_ln180_fu_304_p2_carry__0_n_7\,
      I1 => OutLines_reg_596(1),
      I2 => OutLines_reg_596(0),
      I3 => InLines_reg_608(0),
      I4 => InLines_reg_608(1),
      O => YLoopSize_fu_314_p2(1)
    );
\YLoopSize_reg_630[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F660F660F66F066"
    )
        port map (
      I0 => InLines_reg_608(2),
      I1 => \YLoopSize_reg_630[3]_i_2_n_5\,
      I2 => OutLines_reg_596(2),
      I3 => \icmp_ln180_fu_304_p2_carry__0_n_7\,
      I4 => OutLines_reg_596(1),
      I5 => OutLines_reg_596(0),
      O => YLoopSize_fu_314_p2(2)
    );
\YLoopSize_reg_630[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF006A6A00FF6A6A"
    )
        port map (
      I0 => InLines_reg_608(3),
      I1 => InLines_reg_608(2),
      I2 => \YLoopSize_reg_630[3]_i_2_n_5\,
      I3 => OutLines_reg_596(3),
      I4 => \icmp_ln180_fu_304_p2_carry__0_n_7\,
      I5 => \YLoopSize_reg_630[3]_i_3_n_5\,
      O => YLoopSize_fu_314_p2(3)
    );
\YLoopSize_reg_630[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => InLines_reg_608(0),
      I1 => InLines_reg_608(1),
      O => \YLoopSize_reg_630[3]_i_2_n_5\
    );
\YLoopSize_reg_630[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => OutLines_reg_596(1),
      I1 => OutLines_reg_596(0),
      I2 => OutLines_reg_596(2),
      O => \YLoopSize_reg_630[3]_i_3_n_5\
    );
\YLoopSize_reg_630[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => InLines_reg_608(4),
      I1 => \YLoopSize_reg_630[4]_i_2_n_5\,
      I2 => OutLines_reg_596(4),
      I3 => \icmp_ln180_fu_304_p2_carry__0_n_7\,
      I4 => \YLoopSize_reg_630[4]_i_3_n_5\,
      O => YLoopSize_fu_314_p2(4)
    );
\YLoopSize_reg_630[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => InLines_reg_608(2),
      I1 => InLines_reg_608(0),
      I2 => InLines_reg_608(1),
      I3 => InLines_reg_608(3),
      O => \YLoopSize_reg_630[4]_i_2_n_5\
    );
\YLoopSize_reg_630[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => OutLines_reg_596(2),
      I1 => OutLines_reg_596(0),
      I2 => OutLines_reg_596(1),
      I3 => OutLines_reg_596(3),
      O => \YLoopSize_reg_630[4]_i_3_n_5\
    );
\YLoopSize_reg_630[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => InLines_reg_608(5),
      I1 => \YLoopSize_reg_630[5]_i_2_n_5\,
      I2 => OutLines_reg_596(5),
      I3 => \icmp_ln180_fu_304_p2_carry__0_n_7\,
      I4 => \YLoopSize_reg_630[5]_i_3_n_5\,
      O => YLoopSize_fu_314_p2(5)
    );
\YLoopSize_reg_630[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFFFFF"
    )
        port map (
      I0 => InLines_reg_608(3),
      I1 => InLines_reg_608(1),
      I2 => InLines_reg_608(0),
      I3 => InLines_reg_608(2),
      I4 => InLines_reg_608(4),
      O => \YLoopSize_reg_630[5]_i_2_n_5\
    );
\YLoopSize_reg_630[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFFFFF"
    )
        port map (
      I0 => OutLines_reg_596(3),
      I1 => OutLines_reg_596(1),
      I2 => OutLines_reg_596(0),
      I3 => OutLines_reg_596(2),
      I4 => OutLines_reg_596(4),
      O => \YLoopSize_reg_630[5]_i_3_n_5\
    );
\YLoopSize_reg_630[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => InLines_reg_608(6),
      I1 => \YLoopSize_reg_630[6]_i_2_n_5\,
      I2 => OutLines_reg_596(6),
      I3 => \icmp_ln180_fu_304_p2_carry__0_n_7\,
      I4 => \YLoopSize_reg_630[7]_i_2_n_5\,
      O => YLoopSize_fu_314_p2(6)
    );
\YLoopSize_reg_630[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFF"
    )
        port map (
      I0 => InLines_reg_608(4),
      I1 => InLines_reg_608(2),
      I2 => InLines_reg_608(0),
      I3 => InLines_reg_608(1),
      I4 => InLines_reg_608(3),
      I5 => InLines_reg_608(5),
      O => \YLoopSize_reg_630[6]_i_2_n_5\
    );
\YLoopSize_reg_630[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F099F0990F99F099"
    )
        port map (
      I0 => InLines_reg_608(7),
      I1 => \YLoopSize_reg_630[8]_i_2_n_5\,
      I2 => OutLines_reg_596(7),
      I3 => \icmp_ln180_fu_304_p2_carry__0_n_7\,
      I4 => OutLines_reg_596(6),
      I5 => \YLoopSize_reg_630[7]_i_2_n_5\,
      O => YLoopSize_fu_314_p2(7)
    );
\YLoopSize_reg_630[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFF"
    )
        port map (
      I0 => OutLines_reg_596(4),
      I1 => OutLines_reg_596(2),
      I2 => OutLines_reg_596(0),
      I3 => OutLines_reg_596(1),
      I4 => OutLines_reg_596(3),
      I5 => OutLines_reg_596(5),
      O => \YLoopSize_reg_630[7]_i_2_n_5\
    );
\YLoopSize_reg_630[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A6A600FFA6A6"
    )
        port map (
      I0 => InLines_reg_608(8),
      I1 => InLines_reg_608(7),
      I2 => \YLoopSize_reg_630[8]_i_2_n_5\,
      I3 => OutLines_reg_596(8),
      I4 => \icmp_ln180_fu_304_p2_carry__0_n_7\,
      I5 => \YLoopSize_reg_630[8]_i_3_n_5\,
      O => YLoopSize_fu_314_p2(8)
    );
\YLoopSize_reg_630[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => InLines_reg_608(5),
      I1 => InLines_reg_608(3),
      I2 => \YLoopSize_reg_630[3]_i_2_n_5\,
      I3 => InLines_reg_608(2),
      I4 => InLines_reg_608(4),
      I5 => InLines_reg_608(6),
      O => \YLoopSize_reg_630[8]_i_2_n_5\
    );
\YLoopSize_reg_630[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => OutLines_reg_596(6),
      I1 => \YLoopSize_reg_630[7]_i_2_n_5\,
      I2 => OutLines_reg_596(7),
      O => \YLoopSize_reg_630[8]_i_3_n_5\
    );
\YLoopSize_reg_630[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => InLines_reg_608(9),
      I1 => \YLoopSize_reg_630[10]_i_2_n_5\,
      I2 => OutLines_reg_596(9),
      I3 => \icmp_ln180_fu_304_p2_carry__0_n_7\,
      I4 => \YLoopSize_reg_630[9]_i_2_n_5\,
      O => YLoopSize_fu_314_p2(9)
    );
\YLoopSize_reg_630[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => OutLines_reg_596(7),
      I1 => \YLoopSize_reg_630[7]_i_2_n_5\,
      I2 => OutLines_reg_596(6),
      I3 => OutLines_reg_596(8),
      O => \YLoopSize_reg_630[9]_i_2_n_5\
    );
\YLoopSize_reg_630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_314_p2(0),
      Q => YLoopSize_reg_630(0),
      R => '0'
    );
\YLoopSize_reg_630_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_314_p2(10),
      Q => YLoopSize_reg_630(10),
      R => '0'
    );
\YLoopSize_reg_630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_314_p2(1),
      Q => YLoopSize_reg_630(1),
      R => '0'
    );
\YLoopSize_reg_630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_314_p2(2),
      Q => YLoopSize_reg_630(2),
      R => '0'
    );
\YLoopSize_reg_630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_314_p2(3),
      Q => YLoopSize_reg_630(3),
      R => '0'
    );
\YLoopSize_reg_630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_314_p2(4),
      Q => YLoopSize_reg_630(4),
      R => '0'
    );
\YLoopSize_reg_630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_314_p2(5),
      Q => YLoopSize_reg_630(5),
      R => '0'
    );
\YLoopSize_reg_630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_314_p2(6),
      Q => YLoopSize_reg_630(6),
      R => '0'
    );
\YLoopSize_reg_630_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_314_p2(7),
      Q => YLoopSize_reg_630(7),
      R => '0'
    );
\YLoopSize_reg_630_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_314_p2(8),
      Q => YLoopSize_reg_630(8),
      R => '0'
    );
\YLoopSize_reg_630_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_314_p2(9),
      Q => YLoopSize_reg_630(9),
      R => '0'
    );
\add117_reg_710[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PixArrayLoc_3_reg_673(0),
      O => add117_fu_509_p2(0)
    );
\add117_reg_710[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PixArrayLoc_3_reg_673(1),
      O => \add117_reg_710[4]_i_2_n_5\
    );
\add117_reg_710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(0),
      Q => add117_reg_710(0),
      R => '0'
    );
\add117_reg_710_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(10),
      Q => add117_reg_710(10),
      R => '0'
    );
\add117_reg_710_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(11),
      Q => add117_reg_710(11),
      R => '0'
    );
\add117_reg_710_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(12),
      Q => add117_reg_710(12),
      R => '0'
    );
\add117_reg_710_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add117_reg_710_reg[8]_i_1_n_5\,
      CO(3) => \add117_reg_710_reg[12]_i_1_n_5\,
      CO(2) => \add117_reg_710_reg[12]_i_1_n_6\,
      CO(1) => \add117_reg_710_reg[12]_i_1_n_7\,
      CO(0) => \add117_reg_710_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add117_fu_509_p2(12 downto 9),
      S(3 downto 0) => PixArrayLoc_3_reg_673(12 downto 9)
    );
\add117_reg_710_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(13),
      Q => add117_reg_710(13),
      R => '0'
    );
\add117_reg_710_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(14),
      Q => add117_reg_710(14),
      R => '0'
    );
\add117_reg_710_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(15),
      Q => add117_reg_710(15),
      R => '0'
    );
\add117_reg_710_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(16),
      Q => add117_reg_710(16),
      R => '0'
    );
\add117_reg_710_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add117_reg_710_reg[12]_i_1_n_5\,
      CO(3) => add117_fu_509_p2(16),
      CO(2) => \NLW_add117_reg_710_reg[16]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \add117_reg_710_reg[16]_i_1_n_7\,
      CO(0) => \add117_reg_710_reg[16]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add117_reg_710_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add117_fu_509_p2(15 downto 13),
      S(3) => '1',
      S(2 downto 0) => PixArrayLoc_3_reg_673(15 downto 13)
    );
\add117_reg_710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(1),
      Q => add117_reg_710(1),
      R => '0'
    );
\add117_reg_710_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(2),
      Q => add117_reg_710(2),
      R => '0'
    );
\add117_reg_710_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(3),
      Q => add117_reg_710(3),
      R => '0'
    );
\add117_reg_710_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(4),
      Q => add117_reg_710(4),
      R => '0'
    );
\add117_reg_710_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add117_reg_710_reg[4]_i_1_n_5\,
      CO(2) => \add117_reg_710_reg[4]_i_1_n_6\,
      CO(1) => \add117_reg_710_reg[4]_i_1_n_7\,
      CO(0) => \add117_reg_710_reg[4]_i_1_n_8\,
      CYINIT => PixArrayLoc_3_reg_673(0),
      DI(3 downto 1) => B"000",
      DI(0) => PixArrayLoc_3_reg_673(1),
      O(3 downto 0) => add117_fu_509_p2(4 downto 1),
      S(3 downto 1) => PixArrayLoc_3_reg_673(4 downto 2),
      S(0) => \add117_reg_710[4]_i_2_n_5\
    );
\add117_reg_710_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(5),
      Q => add117_reg_710(5),
      R => '0'
    );
\add117_reg_710_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(6),
      Q => add117_reg_710(6),
      R => '0'
    );
\add117_reg_710_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(7),
      Q => add117_reg_710(7),
      R => '0'
    );
\add117_reg_710_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(8),
      Q => add117_reg_710(8),
      R => '0'
    );
\add117_reg_710_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add117_reg_710_reg[4]_i_1_n_5\,
      CO(3) => \add117_reg_710_reg[8]_i_1_n_5\,
      CO(2) => \add117_reg_710_reg[8]_i_1_n_6\,
      CO(1) => \add117_reg_710_reg[8]_i_1_n_7\,
      CO(0) => \add117_reg_710_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add117_fu_509_p2(8 downto 5),
      S(3 downto 0) => PixArrayLoc_3_reg_673(8 downto 5)
    );
\add117_reg_710_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add117_fu_509_p2(9),
      Q => add117_reg_710(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => icmp_ln214_fu_323_p2,
      I1 => ap_CS_fsm_state3,
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln214_fu_323_p2,
      I1 => ap_CS_fsm_state3,
      O => y_fu_1260
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => y_fu_1260,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
ap_sync_reg_vscale_core_polyphase_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F200F200F200"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => icmp_ln214_fu_323_p2,
      I2 => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg,
      I3 => ap_rst_n,
      I4 => ap_start,
      I5 => \^ap_sync_ready\,
      O => \ap_CS_fsm_reg[2]_0\
    );
\brmerge_reg_715[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp124_reg_685_reg_n_5_[0]\,
      I1 => GetNewLine_2_reg_679,
      O => brmerge_fu_515_p2
    );
\brmerge_reg_715_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => brmerge_fu_515_p2,
      Q => brmerge_reg_715,
      R => '0'
    );
\cmp119_reg_730[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln180_reg_625(8),
      I1 => add117_reg_710(8),
      I2 => zext_ln180_reg_625(9),
      I3 => add117_reg_710(9),
      O => \cmp119_reg_730[0]_i_10_n_5\
    );
\cmp119_reg_730[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln180_reg_625(6),
      I1 => add117_reg_710(6),
      I2 => add117_reg_710(7),
      I3 => zext_ln180_reg_625(7),
      O => \cmp119_reg_730[0]_i_11_n_5\
    );
\cmp119_reg_730[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln180_reg_625(4),
      I1 => add117_reg_710(4),
      I2 => add117_reg_710(5),
      I3 => zext_ln180_reg_625(5),
      O => \cmp119_reg_730[0]_i_12_n_5\
    );
\cmp119_reg_730[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln180_reg_625(2),
      I1 => add117_reg_710(2),
      I2 => add117_reg_710(3),
      I3 => zext_ln180_reg_625(3),
      O => \cmp119_reg_730[0]_i_13_n_5\
    );
\cmp119_reg_730[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln180_reg_625(0),
      I1 => add117_reg_710(0),
      I2 => add117_reg_710(1),
      I3 => zext_ln180_reg_625(1),
      O => \cmp119_reg_730[0]_i_14_n_5\
    );
\cmp119_reg_730[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln180_reg_625(6),
      I1 => add117_reg_710(6),
      I2 => zext_ln180_reg_625(7),
      I3 => add117_reg_710(7),
      O => \cmp119_reg_730[0]_i_15_n_5\
    );
\cmp119_reg_730[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln180_reg_625(4),
      I1 => add117_reg_710(4),
      I2 => zext_ln180_reg_625(5),
      I3 => add117_reg_710(5),
      O => \cmp119_reg_730[0]_i_16_n_5\
    );
\cmp119_reg_730[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln180_reg_625(2),
      I1 => add117_reg_710(2),
      I2 => zext_ln180_reg_625(3),
      I3 => add117_reg_710(3),
      O => \cmp119_reg_730[0]_i_17_n_5\
    );
\cmp119_reg_730[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln180_reg_625(0),
      I1 => add117_reg_710(0),
      I2 => zext_ln180_reg_625(1),
      I3 => add117_reg_710(1),
      O => \cmp119_reg_730[0]_i_18_n_5\
    );
\cmp119_reg_730[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add117_reg_710(16),
      O => \cmp119_reg_730[0]_i_3_n_5\
    );
\cmp119_reg_730[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => add117_reg_710(10),
      I1 => zext_ln180_reg_625(10),
      I2 => add117_reg_710(11),
      O => \cmp119_reg_730[0]_i_5_n_5\
    );
\cmp119_reg_730[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln180_reg_625(8),
      I1 => add117_reg_710(8),
      I2 => add117_reg_710(9),
      I3 => zext_ln180_reg_625(9),
      O => \cmp119_reg_730[0]_i_6_n_5\
    );
\cmp119_reg_730[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add117_reg_710(14),
      I1 => add117_reg_710(15),
      O => \cmp119_reg_730[0]_i_7_n_5\
    );
\cmp119_reg_730[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add117_reg_710(12),
      I1 => add117_reg_710(13),
      O => \cmp119_reg_730[0]_i_8_n_5\
    );
\cmp119_reg_730[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => zext_ln180_reg_625(10),
      I1 => add117_reg_710(10),
      I2 => add117_reg_710(11),
      O => \cmp119_reg_730[0]_i_9_n_5\
    );
\cmp119_reg_730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => cmp119_fu_544_p2,
      Q => cmp119_reg_730,
      R => '0'
    );
\cmp119_reg_730_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp119_reg_730_reg[0]_i_2_n_5\,
      CO(3 downto 1) => \NLW_cmp119_reg_730_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => cmp119_fu_544_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cmp119_reg_730_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \cmp119_reg_730[0]_i_3_n_5\
    );
\cmp119_reg_730_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp119_reg_730_reg[0]_i_4_n_5\,
      CO(3) => \cmp119_reg_730_reg[0]_i_2_n_5\,
      CO(2) => \cmp119_reg_730_reg[0]_i_2_n_6\,
      CO(1) => \cmp119_reg_730_reg[0]_i_2_n_7\,
      CO(0) => \cmp119_reg_730_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \cmp119_reg_730[0]_i_5_n_5\,
      DI(0) => \cmp119_reg_730[0]_i_6_n_5\,
      O(3 downto 0) => \NLW_cmp119_reg_730_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp119_reg_730[0]_i_7_n_5\,
      S(2) => \cmp119_reg_730[0]_i_8_n_5\,
      S(1) => \cmp119_reg_730[0]_i_9_n_5\,
      S(0) => \cmp119_reg_730[0]_i_10_n_5\
    );
\cmp119_reg_730_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp119_reg_730_reg[0]_i_4_n_5\,
      CO(2) => \cmp119_reg_730_reg[0]_i_4_n_6\,
      CO(1) => \cmp119_reg_730_reg[0]_i_4_n_7\,
      CO(0) => \cmp119_reg_730_reg[0]_i_4_n_8\,
      CYINIT => '0',
      DI(3) => \cmp119_reg_730[0]_i_11_n_5\,
      DI(2) => \cmp119_reg_730[0]_i_12_n_5\,
      DI(1) => \cmp119_reg_730[0]_i_13_n_5\,
      DI(0) => \cmp119_reg_730[0]_i_14_n_5\,
      O(3 downto 0) => \NLW_cmp119_reg_730_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp119_reg_730[0]_i_15_n_5\,
      S(2) => \cmp119_reg_730[0]_i_16_n_5\,
      S(1) => \cmp119_reg_730[0]_i_17_n_5\,
      S(0) => \cmp119_reg_730[0]_i_18_n_5\
    );
\cmp159_reg_690[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAAAAA03AAAAAA"
    )
        port map (
      I0 => \cmp159_reg_690_reg_n_5_[0]\,
      I1 => \y_fu_126_reg_n_5_[0]\,
      I2 => \y_fu_126_reg_n_5_[1]\,
      I3 => ap_CS_fsm_state3,
      I4 => icmp_ln214_fu_323_p2,
      I5 => \cmp159_reg_690[0]_i_2_n_5\,
      O => \cmp159_reg_690[0]_i_1_n_5\
    );
\cmp159_reg_690[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(4),
      I3 => \icmp_ln222_reg_644[0]_i_2_n_5\,
      O => \cmp159_reg_690[0]_i_2_n_5\
    );
\cmp159_reg_690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp159_reg_690[0]_i_1_n_5\,
      Q => \cmp159_reg_690_reg_n_5_[0]\,
      R => '0'
    );
\empty_reg_725_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \PhaseV_fu_118[0]_i_1_n_5\,
      Q => empty_reg_725(0),
      R => '0'
    );
\empty_reg_725_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \PhaseV_fu_118[1]_i_1_n_5\,
      Q => empty_reg_725(1),
      R => '0'
    );
\empty_reg_725_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \PhaseV_fu_118[2]_i_1_n_5\,
      Q => empty_reg_725(2),
      R => '0'
    );
\empty_reg_725_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \PhaseV_fu_118[3]_i_1_n_5\,
      Q => empty_reg_725(3),
      R => '0'
    );
\empty_reg_725_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \PhaseV_fu_118[4]_i_1_n_5\,
      Q => empty_reg_725(4),
      R => '0'
    );
\empty_reg_725_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \PhaseV_fu_118[5]_i_2_n_5\,
      Q => empty_reg_725(5),
      R => '0'
    );
grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap
     port map (
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\,
      WEA(0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce0,
      \add_ln209_reg_365_reg[0]_0\ => \add_ln209_reg_365_reg[0]\,
      \ap_CS_fsm_reg[1]\ => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_n_21,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(5 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(5 downto 0),
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_n_23,
      grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0,
      \int_vfltCoeff_shift0_reg[0]\ => \int_vfltCoeff_shift0_reg[0]\,
      p_0_in => p_0_in_4,
      p_0_in_0 => p_0_in_3,
      p_0_in_1 => p_0_in_2,
      p_0_in_2 => p_0_in_1,
      p_0_in_3 => p_0_in_0,
      p_0_in_4 => p_0_in,
      \vfltCoeff_load_reg_375_reg[15]_0\(15 downto 0) => vfltCoeff_load_reg_375(15 downto 0),
      \vfltCoeff_load_reg_375_reg[15]_1\(15 downto 0) => \vfltCoeff_load_reg_375_reg[15]\(15 downto 0),
      vscale_core_polyphase_U0_vfltCoeff_ce0 => vscale_core_polyphase_U0_vfltCoeff_ce0
    );
grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_n_23,
      Q => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix
     port map (
      D(0) => ap_NS_fsm(6),
      E(0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_39,
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      FiltCoeff_5_address0(5 downto 0) => FiltCoeff_5_address0(5 downto 0),
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      GetNewLine_2_reg_679 => GetNewLine_2_reg_679,
      GetNewLine_reg_218 => GetNewLine_reg_218,
      \GetNewLine_reg_218_reg[0]\ => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_10,
      \GetNewLine_reg_218_reg[0]_0\ => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_n_21,
      \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0\(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address0(10 downto 0),
      \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0\(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0(10 downto 0),
      \LineBuf_val_V_1_addr_reg_1327_reg[10]_0\(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1(10 downto 0),
      OutYUV_full_n => OutYUV_full_n,
      OutputWriteEn_1_reg_720 => OutputWriteEn_1_reg_720,
      PixArrayVal_val_V_18_reg_13570 => PixArrayVal_val_V_18_reg_13570,
      \PixArrayVal_val_V_23_reg_1418_reg[7]_0\(23 downto 0) => LineBuf_val_V_1_q1(23 downto 0),
      \PixArrayVal_val_V_26_reg_1436_reg[7]_0\(23 downto 0) => LineBuf_val_V_2_q1(23 downto 0),
      \PixArrayVal_val_V_29_reg_1454_reg[7]_0\(23 downto 0) => LineBuf_val_V_3_q1(23 downto 0),
      \PixArray_val_V_15_reg_1472_reg[7]_0\(23 downto 0) => LineBuf_val_V_4_q1(23 downto 0),
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state2,
      SrcYUV_empty_n => SrcYUV_empty_n,
      WEA(0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce0,
      \ap_CS_fsm_reg[5]\ => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_38,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter3_reg_0(0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0,
      \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0\(23 downto 0) => \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\(23 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      brmerge_reg_715 => brmerge_reg_715,
      ce1 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce1,
      cmp119_reg_730 => cmp119_reg_730,
      \cmp119_reg_730_reg[0]\(0) => \cmp119_reg_730_reg[0]_0\(0),
      d0(23 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_d0(23 downto 0),
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(5 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(5 downto 0),
      grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0 => grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
      grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0,
      grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
      grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      \icmp_ln252_reg_1317_pp0_iter1_reg_reg[0]_0\ => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_we0,
      \icmp_ln252_reg_1317_reg[0]_0\(10 downto 0) => InPixels_reg_603(10 downto 0),
      \idxprom11_i_cast_reg_1307_reg[5]_0\(5 downto 0) => empty_reg_725(5 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      \p_Result_2_reg_1381_reg[23]_0\(23 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_d0(23 downto 0),
      p_reg_reg(15) => FiltCoeff_1_U_n_5,
      p_reg_reg(14) => FiltCoeff_1_U_n_6,
      p_reg_reg(13) => FiltCoeff_1_U_n_7,
      p_reg_reg(12) => FiltCoeff_1_U_n_8,
      p_reg_reg(11) => FiltCoeff_1_U_n_9,
      p_reg_reg(10) => FiltCoeff_1_U_n_10,
      p_reg_reg(9) => FiltCoeff_1_U_n_11,
      p_reg_reg(8) => FiltCoeff_1_U_n_12,
      p_reg_reg(7) => FiltCoeff_1_U_n_13,
      p_reg_reg(6) => FiltCoeff_1_U_n_14,
      p_reg_reg(5) => FiltCoeff_1_U_n_15,
      p_reg_reg(4) => FiltCoeff_1_U_n_16,
      p_reg_reg(3) => FiltCoeff_1_U_n_17,
      p_reg_reg(2) => FiltCoeff_1_U_n_18,
      p_reg_reg(1) => FiltCoeff_1_U_n_19,
      p_reg_reg(0) => FiltCoeff_1_U_n_20,
      p_reg_reg_0(15) => FiltCoeff_2_U_n_5,
      p_reg_reg_0(14) => FiltCoeff_2_U_n_6,
      p_reg_reg_0(13) => FiltCoeff_2_U_n_7,
      p_reg_reg_0(12) => FiltCoeff_2_U_n_8,
      p_reg_reg_0(11) => FiltCoeff_2_U_n_9,
      p_reg_reg_0(10) => FiltCoeff_2_U_n_10,
      p_reg_reg_0(9) => FiltCoeff_2_U_n_11,
      p_reg_reg_0(8) => FiltCoeff_2_U_n_12,
      p_reg_reg_0(7) => FiltCoeff_2_U_n_13,
      p_reg_reg_0(6) => FiltCoeff_2_U_n_14,
      p_reg_reg_0(5) => FiltCoeff_2_U_n_15,
      p_reg_reg_0(4) => FiltCoeff_2_U_n_16,
      p_reg_reg_0(3) => FiltCoeff_2_U_n_17,
      p_reg_reg_0(2) => FiltCoeff_2_U_n_18,
      p_reg_reg_0(1) => FiltCoeff_2_U_n_19,
      p_reg_reg_0(0) => FiltCoeff_2_U_n_20,
      p_reg_reg_1(15) => FiltCoeff_3_U_n_5,
      p_reg_reg_1(14) => FiltCoeff_3_U_n_6,
      p_reg_reg_1(13) => FiltCoeff_3_U_n_7,
      p_reg_reg_1(12) => FiltCoeff_3_U_n_8,
      p_reg_reg_1(11) => FiltCoeff_3_U_n_9,
      p_reg_reg_1(10) => FiltCoeff_3_U_n_10,
      p_reg_reg_1(9) => FiltCoeff_3_U_n_11,
      p_reg_reg_1(8) => FiltCoeff_3_U_n_12,
      p_reg_reg_1(7) => FiltCoeff_3_U_n_13,
      p_reg_reg_1(6) => FiltCoeff_3_U_n_14,
      p_reg_reg_1(5) => FiltCoeff_3_U_n_15,
      p_reg_reg_1(4) => FiltCoeff_3_U_n_16,
      p_reg_reg_1(3) => FiltCoeff_3_U_n_17,
      p_reg_reg_1(2) => FiltCoeff_3_U_n_18,
      p_reg_reg_1(1) => FiltCoeff_3_U_n_19,
      p_reg_reg_1(0) => FiltCoeff_3_U_n_20,
      p_reg_reg_2(15) => FiltCoeff_4_U_n_5,
      p_reg_reg_2(14) => FiltCoeff_4_U_n_6,
      p_reg_reg_2(13) => FiltCoeff_4_U_n_7,
      p_reg_reg_2(12) => FiltCoeff_4_U_n_8,
      p_reg_reg_2(11) => FiltCoeff_4_U_n_9,
      p_reg_reg_2(10) => FiltCoeff_4_U_n_10,
      p_reg_reg_2(9) => FiltCoeff_4_U_n_11,
      p_reg_reg_2(8) => FiltCoeff_4_U_n_12,
      p_reg_reg_2(7) => FiltCoeff_4_U_n_13,
      p_reg_reg_2(6) => FiltCoeff_4_U_n_14,
      p_reg_reg_2(5) => FiltCoeff_4_U_n_15,
      p_reg_reg_2(4) => FiltCoeff_4_U_n_16,
      p_reg_reg_2(3) => FiltCoeff_4_U_n_17,
      p_reg_reg_2(2) => FiltCoeff_4_U_n_18,
      p_reg_reg_2(1) => FiltCoeff_4_U_n_19,
      p_reg_reg_2(0) => FiltCoeff_4_U_n_20,
      p_reg_reg_3(15) => FiltCoeff_5_U_n_5,
      p_reg_reg_3(14) => FiltCoeff_5_U_n_6,
      p_reg_reg_3(13) => FiltCoeff_5_U_n_7,
      p_reg_reg_3(12) => FiltCoeff_5_U_n_8,
      p_reg_reg_3(11) => FiltCoeff_5_U_n_9,
      p_reg_reg_3(10) => FiltCoeff_5_U_n_10,
      p_reg_reg_3(9) => FiltCoeff_5_U_n_11,
      p_reg_reg_3(8) => FiltCoeff_5_U_n_12,
      p_reg_reg_3(7) => FiltCoeff_5_U_n_13,
      p_reg_reg_3(6) => FiltCoeff_5_U_n_14,
      p_reg_reg_3(5) => FiltCoeff_5_U_n_15,
      p_reg_reg_3(4) => FiltCoeff_5_U_n_16,
      p_reg_reg_3(3) => FiltCoeff_5_U_n_17,
      p_reg_reg_3(2) => FiltCoeff_5_U_n_18,
      p_reg_reg_3(1) => FiltCoeff_5_U_n_19,
      p_reg_reg_3(0) => FiltCoeff_5_U_n_20,
      p_reg_reg_4(23 downto 16) => PixArray_val_V_18_reg_1488(7 downto 0),
      p_reg_reg_4(15 downto 8) => PixArray_val_V_17_reg_1483(7 downto 0),
      p_reg_reg_4(7 downto 0) => PixArray_val_V_16_reg_1478(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0),
      q1(23 downto 16) => PixArrayVal_val_V_20_reg_1373(7 downto 0),
      q1(15 downto 8) => PixArrayVal_val_V_19_reg_1365(7 downto 0),
      q1(7 downto 0) => PixArrayVal_val_V_18_reg_1357(7 downto 0),
      \select_ln302_1_reg_1498_reg[23]_0\(23 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_d0(23 downto 0),
      \select_ln302_2_reg_1503_reg[23]_0\(23 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_d0(23 downto 0),
      \select_ln302_3_reg_1508_reg[23]_0\(23 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_d0(23 downto 0),
      \select_ln302_reg_1493_reg[23]_0\(23 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_d0(23 downto 0),
      \select_ln302_reg_1493_reg[23]_1\ => \cmp159_reg_690_reg_n_5_[0]\,
      shiftReg_ce => shiftReg_ce,
      shiftReg_ce_1 => shiftReg_ce_1,
      we0 => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0,
      \x_fu_122_reg[10]_0\(10 downto 0) => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address1(10 downto 0)
    );
grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_38,
      Q => grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp124_reg_685[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3AAA"
    )
        port map (
      I0 => \icmp124_reg_685_reg_n_5_[0]\,
      I1 => \cmp159_reg_690[0]_i_2_n_5\,
      I2 => icmp_ln214_fu_323_p2,
      I3 => ap_CS_fsm_state3,
      O => \icmp124_reg_685[0]_i_1_n_5\
    );
\icmp124_reg_685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp124_reg_685[0]_i_1_n_5\,
      Q => \icmp124_reg_685_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln180_fu_304_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln180_fu_304_p2_carry_n_5,
      CO(2) => icmp_ln180_fu_304_p2_carry_n_6,
      CO(1) => icmp_ln180_fu_304_p2_carry_n_7,
      CO(0) => icmp_ln180_fu_304_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln180_fu_304_p2_carry_i_1_n_5,
      DI(2) => icmp_ln180_fu_304_p2_carry_i_2_n_5,
      DI(1) => icmp_ln180_fu_304_p2_carry_i_3_n_5,
      DI(0) => icmp_ln180_fu_304_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln180_fu_304_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln180_fu_304_p2_carry_i_5_n_5,
      S(2) => icmp_ln180_fu_304_p2_carry_i_6_n_5,
      S(1) => icmp_ln180_fu_304_p2_carry_i_7_n_5,
      S(0) => icmp_ln180_fu_304_p2_carry_i_8_n_5
    );
\icmp_ln180_fu_304_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln180_fu_304_p2_carry_n_5,
      CO(3 downto 2) => \NLW_icmp_ln180_fu_304_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \icmp_ln180_fu_304_p2_carry__0_n_7\,
      CO(0) => \icmp_ln180_fu_304_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln180_fu_304_p2_carry__0_i_1_n_5\,
      DI(0) => \icmp_ln180_fu_304_p2_carry__0_i_2_n_5\,
      O(3 downto 0) => \NLW_icmp_ln180_fu_304_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln180_fu_304_p2_carry__0_i_3_n_5\,
      S(0) => \icmp_ln180_fu_304_p2_carry__0_i_4_n_5\
    );
\icmp_ln180_fu_304_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OutLines_reg_596(10),
      I1 => InLines_reg_608(10),
      O => \icmp_ln180_fu_304_p2_carry__0_i_1_n_5\
    );
\icmp_ln180_fu_304_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OutLines_reg_596(9),
      I1 => InLines_reg_608(9),
      I2 => OutLines_reg_596(8),
      I3 => InLines_reg_608(8),
      O => \icmp_ln180_fu_304_p2_carry__0_i_2_n_5\
    );
\icmp_ln180_fu_304_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => InLines_reg_608(10),
      I1 => OutLines_reg_596(10),
      O => \icmp_ln180_fu_304_p2_carry__0_i_3_n_5\
    );
\icmp_ln180_fu_304_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => InLines_reg_608(9),
      I1 => OutLines_reg_596(9),
      I2 => InLines_reg_608(8),
      I3 => OutLines_reg_596(8),
      O => \icmp_ln180_fu_304_p2_carry__0_i_4_n_5\
    );
icmp_ln180_fu_304_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OutLines_reg_596(7),
      I1 => InLines_reg_608(7),
      I2 => OutLines_reg_596(6),
      I3 => InLines_reg_608(6),
      O => icmp_ln180_fu_304_p2_carry_i_1_n_5
    );
icmp_ln180_fu_304_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OutLines_reg_596(5),
      I1 => InLines_reg_608(5),
      I2 => OutLines_reg_596(4),
      I3 => InLines_reg_608(4),
      O => icmp_ln180_fu_304_p2_carry_i_2_n_5
    );
icmp_ln180_fu_304_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OutLines_reg_596(3),
      I1 => InLines_reg_608(3),
      I2 => OutLines_reg_596(2),
      I3 => InLines_reg_608(2),
      O => icmp_ln180_fu_304_p2_carry_i_3_n_5
    );
icmp_ln180_fu_304_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => OutLines_reg_596(1),
      I1 => InLines_reg_608(0),
      I2 => InLines_reg_608(1),
      I3 => OutLines_reg_596(0),
      O => icmp_ln180_fu_304_p2_carry_i_4_n_5
    );
icmp_ln180_fu_304_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => InLines_reg_608(7),
      I1 => OutLines_reg_596(7),
      I2 => InLines_reg_608(6),
      I3 => OutLines_reg_596(6),
      O => icmp_ln180_fu_304_p2_carry_i_5_n_5
    );
icmp_ln180_fu_304_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => InLines_reg_608(5),
      I1 => OutLines_reg_596(5),
      I2 => InLines_reg_608(4),
      I3 => OutLines_reg_596(4),
      O => icmp_ln180_fu_304_p2_carry_i_6_n_5
    );
icmp_ln180_fu_304_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => InLines_reg_608(3),
      I1 => OutLines_reg_596(3),
      I2 => InLines_reg_608(2),
      I3 => OutLines_reg_596(2),
      O => icmp_ln180_fu_304_p2_carry_i_7_n_5
    );
icmp_ln180_fu_304_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OutLines_reg_596(0),
      I1 => InLines_reg_608(0),
      I2 => OutLines_reg_596(1),
      I3 => InLines_reg_608(1),
      O => icmp_ln180_fu_304_p2_carry_i_8_n_5
    );
icmp_ln214_fu_323_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln214_fu_323_p2_carry_n_5,
      CO(2) => icmp_ln214_fu_323_p2_carry_n_6,
      CO(1) => icmp_ln214_fu_323_p2_carry_n_7,
      CO(0) => icmp_ln214_fu_323_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln214_fu_323_p2_carry_i_1_n_5,
      DI(2) => icmp_ln214_fu_323_p2_carry_i_2_n_5,
      DI(1) => icmp_ln214_fu_323_p2_carry_i_3_n_5,
      DI(0) => icmp_ln214_fu_323_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln214_fu_323_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln214_fu_323_p2_carry_i_5_n_5,
      S(2) => icmp_ln214_fu_323_p2_carry_i_6_n_5,
      S(1) => icmp_ln214_fu_323_p2_carry_i_7_n_5,
      S(0) => icmp_ln214_fu_323_p2_carry_i_8_n_5
    );
\icmp_ln214_fu_323_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln214_fu_323_p2_carry_n_5,
      CO(3 downto 2) => \NLW_icmp_ln214_fu_323_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln214_fu_323_p2,
      CO(0) => \icmp_ln214_fu_323_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln214_fu_323_p2_carry__0_i_1_n_5\,
      DI(0) => \icmp_ln214_fu_323_p2_carry__0_i_2_n_5\,
      O(3 downto 0) => \NLW_icmp_ln214_fu_323_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln214_fu_323_p2_carry__0_i_3_n_5\,
      S(0) => \icmp_ln214_fu_323_p2_carry__0_i_4_n_5\
    );
\icmp_ln214_fu_323_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => YLoopSize_reg_630(10),
      I1 => sel0(8),
      O => \icmp_ln214_fu_323_p2_carry__0_i_1_n_5\
    );
\icmp_ln214_fu_323_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => sel0(7),
      I1 => YLoopSize_reg_630(9),
      I2 => YLoopSize_reg_630(8),
      I3 => sel0(6),
      O => \icmp_ln214_fu_323_p2_carry__0_i_2_n_5\
    );
\icmp_ln214_fu_323_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(8),
      I1 => YLoopSize_reg_630(10),
      O => \icmp_ln214_fu_323_p2_carry__0_i_3_n_5\
    );
\icmp_ln214_fu_323_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => YLoopSize_reg_630(9),
      I1 => sel0(7),
      I2 => YLoopSize_reg_630(8),
      I3 => sel0(6),
      O => \icmp_ln214_fu_323_p2_carry__0_i_4_n_5\
    );
icmp_ln214_fu_323_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => sel0(5),
      I1 => YLoopSize_reg_630(7),
      I2 => YLoopSize_reg_630(6),
      I3 => sel0(4),
      O => icmp_ln214_fu_323_p2_carry_i_1_n_5
    );
icmp_ln214_fu_323_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => sel0(3),
      I1 => YLoopSize_reg_630(5),
      I2 => YLoopSize_reg_630(4),
      I3 => sel0(2),
      O => icmp_ln214_fu_323_p2_carry_i_2_n_5
    );
icmp_ln214_fu_323_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => sel0(1),
      I1 => YLoopSize_reg_630(3),
      I2 => YLoopSize_reg_630(2),
      I3 => sel0(0),
      O => icmp_ln214_fu_323_p2_carry_i_3_n_5
    );
icmp_ln214_fu_323_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \y_fu_126_reg_n_5_[1]\,
      I1 => YLoopSize_reg_630(1),
      I2 => YLoopSize_reg_630(0),
      I3 => \y_fu_126_reg_n_5_[0]\,
      O => icmp_ln214_fu_323_p2_carry_i_4_n_5
    );
icmp_ln214_fu_323_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => YLoopSize_reg_630(7),
      I1 => sel0(5),
      I2 => YLoopSize_reg_630(6),
      I3 => sel0(4),
      O => icmp_ln214_fu_323_p2_carry_i_5_n_5
    );
icmp_ln214_fu_323_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => YLoopSize_reg_630(5),
      I1 => sel0(3),
      I2 => YLoopSize_reg_630(4),
      I3 => sel0(2),
      O => icmp_ln214_fu_323_p2_carry_i_6_n_5
    );
icmp_ln214_fu_323_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => YLoopSize_reg_630(3),
      I1 => sel0(1),
      I2 => YLoopSize_reg_630(2),
      I3 => sel0(0),
      O => icmp_ln214_fu_323_p2_carry_i_7_n_5
    );
icmp_ln214_fu_323_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => YLoopSize_reg_630(1),
      I1 => \y_fu_126_reg_n_5_[1]\,
      I2 => YLoopSize_reg_630(0),
      I3 => \y_fu_126_reg_n_5_[0]\,
      O => icmp_ln214_fu_323_p2_carry_i_8_n_5
    );
\icmp_ln222_reg_644[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \icmp_ln222_reg_644[0]_i_2_n_5\,
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => \y_fu_126_reg_n_5_[1]\,
      I5 => \y_fu_126_reg_n_5_[0]\,
      O => p_0_in3_in
    );
\icmp_ln222_reg_644[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(8),
      I2 => sel0(5),
      I3 => sel0(7),
      I4 => sel0(6),
      I5 => sel0(1),
      O => \icmp_ln222_reg_644[0]_i_2_n_5\
    );
\icmp_ln222_reg_644_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => p_0_in3_in,
      Q => icmp_ln222_reg_644,
      R => '0'
    );
icmp_ln241_1_fu_413_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln241_1_fu_413_p2_carry_n_5,
      CO(2) => icmp_ln241_1_fu_413_p2_carry_n_6,
      CO(1) => icmp_ln241_1_fu_413_p2_carry_n_7,
      CO(0) => icmp_ln241_1_fu_413_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln241_1_fu_413_p2_carry_i_1_n_5,
      DI(2) => icmp_ln241_1_fu_413_p2_carry_i_2_n_5,
      DI(1) => icmp_ln241_1_fu_413_p2_carry_i_3_n_5,
      DI(0) => icmp_ln241_1_fu_413_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln241_1_fu_413_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln241_1_fu_413_p2_carry_i_5_n_5,
      S(2) => icmp_ln241_1_fu_413_p2_carry_i_6_n_5,
      S(1) => icmp_ln241_1_fu_413_p2_carry_i_7_n_5,
      S(0) => icmp_ln241_1_fu_413_p2_carry_i_8_n_5
    );
\icmp_ln241_1_fu_413_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln241_1_fu_413_p2_carry_n_5,
      CO(3) => \icmp_ln241_1_fu_413_p2_carry__0_n_5\,
      CO(2) => \icmp_ln241_1_fu_413_p2_carry__0_n_6\,
      CO(1) => \icmp_ln241_1_fu_413_p2_carry__0_n_7\,
      CO(0) => \icmp_ln241_1_fu_413_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln241_1_fu_413_p2_carry__0_i_1_n_5\,
      DI(0) => \icmp_ln241_1_fu_413_p2_carry__0_i_2_n_5\,
      O(3 downto 0) => \NLW_icmp_ln241_1_fu_413_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln241_1_fu_413_p2_carry__0_i_3_n_5\,
      S(2) => \icmp_ln241_1_fu_413_p2_carry__0_i_4_n_5\,
      S(1) => \icmp_ln241_1_fu_413_p2_carry__0_i_5_n_5\,
      S(0) => \icmp_ln241_1_fu_413_p2_carry__0_i_6_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => WriteLoc_fu_110(11),
      I1 => zext_ln177_reg_620(10),
      I2 => WriteLoc_fu_110(10),
      O => \icmp_ln241_1_fu_413_p2_carry__0_i_1_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln177_reg_620(9),
      I1 => WriteLoc_fu_110(9),
      I2 => zext_ln177_reg_620(8),
      I3 => WriteLoc_fu_110(8),
      O => \icmp_ln241_1_fu_413_p2_carry__0_i_2_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLoc_fu_110(14),
      I1 => WriteLoc_fu_110(15),
      O => \icmp_ln241_1_fu_413_p2_carry__0_i_3_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLoc_fu_110(12),
      I1 => WriteLoc_fu_110(13),
      O => \icmp_ln241_1_fu_413_p2_carry__0_i_4_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => WriteLoc_fu_110(10),
      I1 => WriteLoc_fu_110(11),
      I2 => zext_ln177_reg_620(10),
      O => \icmp_ln241_1_fu_413_p2_carry__0_i_5_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLoc_fu_110(9),
      I1 => zext_ln177_reg_620(9),
      I2 => WriteLoc_fu_110(8),
      I3 => zext_ln177_reg_620(8),
      O => \icmp_ln241_1_fu_413_p2_carry__0_i_6_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln241_1_fu_413_p2_carry__0_n_5\,
      CO(3) => \icmp_ln241_1_fu_413_p2_carry__1_n_5\,
      CO(2) => \icmp_ln241_1_fu_413_p2_carry__1_n_6\,
      CO(1) => \icmp_ln241_1_fu_413_p2_carry__1_n_7\,
      CO(0) => \icmp_ln241_1_fu_413_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln241_1_fu_413_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln241_1_fu_413_p2_carry__1_i_1_n_5\,
      S(2) => \icmp_ln241_1_fu_413_p2_carry__1_i_2_n_5\,
      S(1) => \icmp_ln241_1_fu_413_p2_carry__1_i_3_n_5\,
      S(0) => \icmp_ln241_1_fu_413_p2_carry__1_i_4_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLoc_fu_110(22),
      I1 => WriteLoc_fu_110(23),
      O => \icmp_ln241_1_fu_413_p2_carry__1_i_1_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLoc_fu_110(20),
      I1 => WriteLoc_fu_110(21),
      O => \icmp_ln241_1_fu_413_p2_carry__1_i_2_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLoc_fu_110(18),
      I1 => WriteLoc_fu_110(19),
      O => \icmp_ln241_1_fu_413_p2_carry__1_i_3_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLoc_fu_110(16),
      I1 => WriteLoc_fu_110(17),
      O => \icmp_ln241_1_fu_413_p2_carry__1_i_4_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln241_1_fu_413_p2_carry__1_n_5\,
      CO(3) => icmp_ln241_1_fu_413_p2,
      CO(2) => \icmp_ln241_1_fu_413_p2_carry__2_n_6\,
      CO(1) => \icmp_ln241_1_fu_413_p2_carry__2_n_7\,
      CO(0) => \icmp_ln241_1_fu_413_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln241_1_fu_413_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln241_1_fu_413_p2_carry__2_i_1_n_5\,
      S(2) => \icmp_ln241_1_fu_413_p2_carry__2_i_2_n_5\,
      S(1) => \icmp_ln241_1_fu_413_p2_carry__2_i_3_n_5\,
      S(0) => \icmp_ln241_1_fu_413_p2_carry__2_i_4_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLoc_fu_110(30),
      I1 => WriteLoc_fu_110(31),
      O => \icmp_ln241_1_fu_413_p2_carry__2_i_1_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLoc_fu_110(28),
      I1 => WriteLoc_fu_110(29),
      O => \icmp_ln241_1_fu_413_p2_carry__2_i_2_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLoc_fu_110(26),
      I1 => WriteLoc_fu_110(27),
      O => \icmp_ln241_1_fu_413_p2_carry__2_i_3_n_5\
    );
\icmp_ln241_1_fu_413_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLoc_fu_110(24),
      I1 => WriteLoc_fu_110(25),
      O => \icmp_ln241_1_fu_413_p2_carry__2_i_4_n_5\
    );
icmp_ln241_1_fu_413_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln177_reg_620(7),
      I1 => WriteLoc_fu_110(7),
      I2 => zext_ln177_reg_620(6),
      I3 => WriteLoc_fu_110(6),
      O => icmp_ln241_1_fu_413_p2_carry_i_1_n_5
    );
icmp_ln241_1_fu_413_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln177_reg_620(5),
      I1 => WriteLoc_fu_110(5),
      I2 => zext_ln177_reg_620(4),
      I3 => WriteLoc_fu_110(4),
      O => icmp_ln241_1_fu_413_p2_carry_i_2_n_5
    );
icmp_ln241_1_fu_413_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln177_reg_620(3),
      I1 => WriteLoc_fu_110(3),
      I2 => zext_ln177_reg_620(2),
      I3 => WriteLoc_fu_110(2),
      O => icmp_ln241_1_fu_413_p2_carry_i_3_n_5
    );
icmp_ln241_1_fu_413_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln177_reg_620(1),
      I1 => WriteLoc_fu_110(1),
      I2 => zext_ln177_reg_620(0),
      I3 => WriteLoc_fu_110(0),
      O => icmp_ln241_1_fu_413_p2_carry_i_4_n_5
    );
icmp_ln241_1_fu_413_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLoc_fu_110(7),
      I1 => zext_ln177_reg_620(7),
      I2 => WriteLoc_fu_110(6),
      I3 => zext_ln177_reg_620(6),
      O => icmp_ln241_1_fu_413_p2_carry_i_5_n_5
    );
icmp_ln241_1_fu_413_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLoc_fu_110(5),
      I1 => zext_ln177_reg_620(5),
      I2 => WriteLoc_fu_110(4),
      I3 => zext_ln177_reg_620(4),
      O => icmp_ln241_1_fu_413_p2_carry_i_6_n_5
    );
icmp_ln241_1_fu_413_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLoc_fu_110(3),
      I1 => zext_ln177_reg_620(3),
      I2 => WriteLoc_fu_110(2),
      I3 => zext_ln177_reg_620(2),
      O => icmp_ln241_1_fu_413_p2_carry_i_7_n_5
    );
icmp_ln241_1_fu_413_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLoc_fu_110(1),
      I1 => zext_ln177_reg_620(1),
      I2 => WriteLoc_fu_110(0),
      I3 => zext_ln177_reg_620(0),
      O => icmp_ln241_1_fu_413_p2_carry_i_8_n_5
    );
\icmp_ln241_1_reg_668_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => icmp_ln241_1_fu_413_p2,
      Q => icmp_ln241_1_reg_668,
      R => '0'
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F2F200"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => icmp_ln214_fu_323_p2,
      I2 => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg,
      I3 => shiftReg_ce_0,
      I4 => ap_sync_reg_Block_entry4_proc_U0_ap_ready,
      O => \^ap_sync_ready\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\,
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => ColorMode_vcr_channel_empty_n,
      I3 => HwReg_Width_c_empty_n,
      I4 => \mOutPtr_reg[0]\(0),
      I5 => HwReg_HeightOut_c_empty_n,
      O => E(0)
    );
\offset_2_reg_657_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[0]\,
      Q => offset_2_reg_657(0),
      R => '0'
    );
\offset_2_reg_657_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[10]\,
      Q => offset_2_reg_657(10),
      R => '0'
    );
\offset_2_reg_657_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[11]\,
      Q => offset_2_reg_657(11),
      R => '0'
    );
\offset_2_reg_657_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[12]\,
      Q => offset_2_reg_657(12),
      R => '0'
    );
\offset_2_reg_657_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[13]\,
      Q => offset_2_reg_657(13),
      R => '0'
    );
\offset_2_reg_657_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[14]\,
      Q => offset_2_reg_657(14),
      R => '0'
    );
\offset_2_reg_657_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[15]\,
      Q => offset_2_reg_657(15),
      R => '0'
    );
\offset_2_reg_657_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[1]\,
      Q => offset_2_reg_657(1),
      R => '0'
    );
\offset_2_reg_657_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[2]\,
      Q => offset_2_reg_657(2),
      R => '0'
    );
\offset_2_reg_657_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[3]\,
      Q => offset_2_reg_657(3),
      R => '0'
    );
\offset_2_reg_657_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[4]\,
      Q => offset_2_reg_657(4),
      R => '0'
    );
\offset_2_reg_657_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[5]\,
      Q => offset_2_reg_657(5),
      R => '0'
    );
\offset_2_reg_657_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[6]\,
      Q => offset_2_reg_657(6),
      R => '0'
    );
\offset_2_reg_657_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[7]\,
      Q => offset_2_reg_657(7),
      R => '0'
    );
\offset_2_reg_657_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[8]\,
      Q => offset_2_reg_657(8),
      R => '0'
    );
\offset_2_reg_657_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \offset_fu_114_reg_n_5_[9]\,
      Q => offset_2_reg_657(9),
      R => '0'
    );
\offset_5_reg_705[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(11),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[11]_i_2_n_5\
    );
\offset_5_reg_705[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(10),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[11]_i_3_n_5\
    );
\offset_5_reg_705[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(9),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[11]_i_4_n_5\
    );
\offset_5_reg_705[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(8),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[11]_i_5_n_5\
    );
\offset_5_reg_705[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(11),
      I2 => \offset_fu_114_reg_n_5_[11]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(11),
      O => \offset_5_reg_705[11]_i_6_n_5\
    );
\offset_5_reg_705[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(10),
      I2 => \offset_fu_114_reg_n_5_[10]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(10),
      O => \offset_5_reg_705[11]_i_7_n_5\
    );
\offset_5_reg_705[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(9),
      I2 => \offset_fu_114_reg_n_5_[9]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(9),
      O => \offset_5_reg_705[11]_i_8_n_5\
    );
\offset_5_reg_705[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(8),
      I2 => \offset_fu_114_reg_n_5_[8]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(8),
      O => \offset_5_reg_705[11]_i_9_n_5\
    );
\offset_5_reg_705[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(15),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[15]_i_2_n_5\
    );
\offset_5_reg_705[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(14),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[15]_i_3_n_5\
    );
\offset_5_reg_705[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(13),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[15]_i_4_n_5\
    );
\offset_5_reg_705[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(12),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[15]_i_5_n_5\
    );
\offset_5_reg_705[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(15),
      I2 => \offset_fu_114_reg_n_5_[15]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(15),
      O => \offset_5_reg_705[15]_i_6_n_5\
    );
\offset_5_reg_705[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(14),
      I2 => \offset_fu_114_reg_n_5_[14]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(14),
      O => \offset_5_reg_705[15]_i_7_n_5\
    );
\offset_5_reg_705[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(13),
      I2 => \offset_fu_114_reg_n_5_[13]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(13),
      O => \offset_5_reg_705[15]_i_8_n_5\
    );
\offset_5_reg_705[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(12),
      I2 => \offset_fu_114_reg_n_5_[12]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(12),
      O => \offset_5_reg_705[15]_i_9_n_5\
    );
\offset_5_reg_705[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(19),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[19]_i_2_n_5\
    );
\offset_5_reg_705[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(18),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[19]_i_3_n_5\
    );
\offset_5_reg_705[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(17),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[19]_i_4_n_5\
    );
\offset_5_reg_705[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(16),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[19]_i_5_n_5\
    );
\offset_5_reg_705[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(19),
      I2 => tmp_fu_359_p4(3),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(3),
      O => \offset_5_reg_705[19]_i_6_n_5\
    );
\offset_5_reg_705[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(18),
      I2 => tmp_fu_359_p4(2),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(2),
      O => \offset_5_reg_705[19]_i_7_n_5\
    );
\offset_5_reg_705[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(17),
      I2 => tmp_fu_359_p4(1),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(1),
      O => \offset_5_reg_705[19]_i_8_n_5\
    );
\offset_5_reg_705[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(16),
      I2 => tmp_fu_359_p4(0),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(0),
      O => \offset_5_reg_705[19]_i_9_n_5\
    );
\offset_5_reg_705[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(23),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[23]_i_2_n_5\
    );
\offset_5_reg_705[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(22),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[23]_i_3_n_5\
    );
\offset_5_reg_705[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(21),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[23]_i_4_n_5\
    );
\offset_5_reg_705[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(20),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[23]_i_5_n_5\
    );
\offset_5_reg_705[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(23),
      I2 => tmp_fu_359_p4(7),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(7),
      O => \offset_5_reg_705[23]_i_6_n_5\
    );
\offset_5_reg_705[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(22),
      I2 => tmp_fu_359_p4(6),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(6),
      O => \offset_5_reg_705[23]_i_7_n_5\
    );
\offset_5_reg_705[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(21),
      I2 => tmp_fu_359_p4(5),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(5),
      O => \offset_5_reg_705[23]_i_8_n_5\
    );
\offset_5_reg_705[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(20),
      I2 => tmp_fu_359_p4(4),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(4),
      O => \offset_5_reg_705[23]_i_9_n_5\
    );
\offset_5_reg_705[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(27),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[27]_i_2_n_5\
    );
\offset_5_reg_705[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(26),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[27]_i_3_n_5\
    );
\offset_5_reg_705[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(25),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[27]_i_4_n_5\
    );
\offset_5_reg_705[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(24),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[27]_i_5_n_5\
    );
\offset_5_reg_705[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(27),
      I2 => tmp_fu_359_p4(11),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(11),
      O => \offset_5_reg_705[27]_i_6_n_5\
    );
\offset_5_reg_705[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(26),
      I2 => tmp_fu_359_p4(10),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(10),
      O => \offset_5_reg_705[27]_i_7_n_5\
    );
\offset_5_reg_705[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(25),
      I2 => tmp_fu_359_p4(9),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(9),
      O => \offset_5_reg_705[27]_i_8_n_5\
    );
\offset_5_reg_705[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(24),
      I2 => tmp_fu_359_p4(8),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(8),
      O => \offset_5_reg_705[27]_i_9_n_5\
    );
\offset_5_reg_705[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(30),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[31]_i_2_n_5\
    );
\offset_5_reg_705[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(29),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[31]_i_3_n_5\
    );
\offset_5_reg_705[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(28),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[31]_i_4_n_5\
    );
\offset_5_reg_705[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(31),
      I2 => tmp_fu_359_p4(15),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(15),
      O => \offset_5_reg_705[31]_i_5_n_5\
    );
\offset_5_reg_705[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(30),
      I2 => tmp_fu_359_p4(14),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(14),
      O => \offset_5_reg_705[31]_i_6_n_5\
    );
\offset_5_reg_705[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(29),
      I2 => tmp_fu_359_p4(13),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(13),
      O => \offset_5_reg_705[31]_i_7_n_5\
    );
\offset_5_reg_705[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(28),
      I2 => tmp_fu_359_p4(12),
      I3 => icmp_ln222_reg_644,
      I4 => tmp_6_reg_663(12),
      O => \offset_5_reg_705[31]_i_8_n_5\
    );
\offset_5_reg_705[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(3),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[3]_i_2_n_5\
    );
\offset_5_reg_705[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(2),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[3]_i_3_n_5\
    );
\offset_5_reg_705[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(1),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[3]_i_4_n_5\
    );
\offset_5_reg_705[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(0),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[3]_i_5_n_5\
    );
\offset_5_reg_705[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(3),
      I2 => \offset_fu_114_reg_n_5_[3]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(3),
      O => \offset_5_reg_705[3]_i_6_n_5\
    );
\offset_5_reg_705[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(2),
      I2 => \offset_fu_114_reg_n_5_[2]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(2),
      O => \offset_5_reg_705[3]_i_7_n_5\
    );
\offset_5_reg_705[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(1),
      I2 => \offset_fu_114_reg_n_5_[1]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(1),
      O => \offset_5_reg_705[3]_i_8_n_5\
    );
\offset_5_reg_705[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(0),
      I2 => \offset_fu_114_reg_n_5_[0]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(0),
      O => \offset_5_reg_705[3]_i_9_n_5\
    );
\offset_5_reg_705[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(7),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[7]_i_2_n_5\
    );
\offset_5_reg_705[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(6),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[7]_i_3_n_5\
    );
\offset_5_reg_705[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(5),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[7]_i_4_n_5\
    );
\offset_5_reg_705[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_615(4),
      I1 => p_0_in7_out,
      I2 => icmp_ln222_reg_644,
      O => \offset_5_reg_705[7]_i_5_n_5\
    );
\offset_5_reg_705[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(7),
      I2 => \offset_fu_114_reg_n_5_[7]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(7),
      O => \offset_5_reg_705[7]_i_6_n_5\
    );
\offset_5_reg_705[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(6),
      I2 => \offset_fu_114_reg_n_5_[6]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(6),
      O => \offset_5_reg_705[7]_i_7_n_5\
    );
\offset_5_reg_705[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(5),
      I2 => \offset_fu_114_reg_n_5_[5]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(5),
      O => \offset_5_reg_705[7]_i_8_n_5\
    );
\offset_5_reg_705[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_0_in7_out,
      I1 => Rate_reg_615(4),
      I2 => \offset_fu_114_reg_n_5_[4]\,
      I3 => icmp_ln222_reg_644,
      I4 => offset_2_reg_657(4),
      O => \offset_5_reg_705[7]_i_9_n_5\
    );
\offset_5_reg_705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[3]_i_1_n_12\,
      Q => offset_5_reg_705(0),
      R => '0'
    );
\offset_5_reg_705_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[11]_i_1_n_10\,
      Q => offset_5_reg_705(10),
      R => '0'
    );
\offset_5_reg_705_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[11]_i_1_n_9\,
      Q => offset_5_reg_705(11),
      R => '0'
    );
\offset_5_reg_705_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_5_reg_705_reg[7]_i_1_n_5\,
      CO(3) => \offset_5_reg_705_reg[11]_i_1_n_5\,
      CO(2) => \offset_5_reg_705_reg[11]_i_1_n_6\,
      CO(1) => \offset_5_reg_705_reg[11]_i_1_n_7\,
      CO(0) => \offset_5_reg_705_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \offset_5_reg_705[11]_i_2_n_5\,
      DI(2) => \offset_5_reg_705[11]_i_3_n_5\,
      DI(1) => \offset_5_reg_705[11]_i_4_n_5\,
      DI(0) => \offset_5_reg_705[11]_i_5_n_5\,
      O(3) => \offset_5_reg_705_reg[11]_i_1_n_9\,
      O(2) => \offset_5_reg_705_reg[11]_i_1_n_10\,
      O(1) => \offset_5_reg_705_reg[11]_i_1_n_11\,
      O(0) => \offset_5_reg_705_reg[11]_i_1_n_12\,
      S(3) => \offset_5_reg_705[11]_i_6_n_5\,
      S(2) => \offset_5_reg_705[11]_i_7_n_5\,
      S(1) => \offset_5_reg_705[11]_i_8_n_5\,
      S(0) => \offset_5_reg_705[11]_i_9_n_5\
    );
\offset_5_reg_705_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[15]_i_1_n_12\,
      Q => offset_5_reg_705(12),
      R => '0'
    );
\offset_5_reg_705_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[15]_i_1_n_11\,
      Q => offset_5_reg_705(13),
      R => '0'
    );
\offset_5_reg_705_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[15]_i_1_n_10\,
      Q => offset_5_reg_705(14),
      R => '0'
    );
\offset_5_reg_705_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[15]_i_1_n_9\,
      Q => offset_5_reg_705(15),
      R => '0'
    );
\offset_5_reg_705_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_5_reg_705_reg[11]_i_1_n_5\,
      CO(3) => \offset_5_reg_705_reg[15]_i_1_n_5\,
      CO(2) => \offset_5_reg_705_reg[15]_i_1_n_6\,
      CO(1) => \offset_5_reg_705_reg[15]_i_1_n_7\,
      CO(0) => \offset_5_reg_705_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \offset_5_reg_705[15]_i_2_n_5\,
      DI(2) => \offset_5_reg_705[15]_i_3_n_5\,
      DI(1) => \offset_5_reg_705[15]_i_4_n_5\,
      DI(0) => \offset_5_reg_705[15]_i_5_n_5\,
      O(3) => \offset_5_reg_705_reg[15]_i_1_n_9\,
      O(2) => \offset_5_reg_705_reg[15]_i_1_n_10\,
      O(1) => \offset_5_reg_705_reg[15]_i_1_n_11\,
      O(0) => \offset_5_reg_705_reg[15]_i_1_n_12\,
      S(3) => \offset_5_reg_705[15]_i_6_n_5\,
      S(2) => \offset_5_reg_705[15]_i_7_n_5\,
      S(1) => \offset_5_reg_705[15]_i_8_n_5\,
      S(0) => \offset_5_reg_705[15]_i_9_n_5\
    );
\offset_5_reg_705_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[19]_i_1_n_12\,
      Q => offset_5_reg_705(16),
      R => '0'
    );
\offset_5_reg_705_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[19]_i_1_n_11\,
      Q => offset_5_reg_705(17),
      R => '0'
    );
\offset_5_reg_705_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[19]_i_1_n_10\,
      Q => offset_5_reg_705(18),
      R => '0'
    );
\offset_5_reg_705_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[19]_i_1_n_9\,
      Q => offset_5_reg_705(19),
      R => '0'
    );
\offset_5_reg_705_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_5_reg_705_reg[15]_i_1_n_5\,
      CO(3) => \offset_5_reg_705_reg[19]_i_1_n_5\,
      CO(2) => \offset_5_reg_705_reg[19]_i_1_n_6\,
      CO(1) => \offset_5_reg_705_reg[19]_i_1_n_7\,
      CO(0) => \offset_5_reg_705_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \offset_5_reg_705[19]_i_2_n_5\,
      DI(2) => \offset_5_reg_705[19]_i_3_n_5\,
      DI(1) => \offset_5_reg_705[19]_i_4_n_5\,
      DI(0) => \offset_5_reg_705[19]_i_5_n_5\,
      O(3) => \offset_5_reg_705_reg[19]_i_1_n_9\,
      O(2) => \offset_5_reg_705_reg[19]_i_1_n_10\,
      O(1) => \offset_5_reg_705_reg[19]_i_1_n_11\,
      O(0) => \offset_5_reg_705_reg[19]_i_1_n_12\,
      S(3) => \offset_5_reg_705[19]_i_6_n_5\,
      S(2) => \offset_5_reg_705[19]_i_7_n_5\,
      S(1) => \offset_5_reg_705[19]_i_8_n_5\,
      S(0) => \offset_5_reg_705[19]_i_9_n_5\
    );
\offset_5_reg_705_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[3]_i_1_n_11\,
      Q => offset_5_reg_705(1),
      R => '0'
    );
\offset_5_reg_705_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[23]_i_1_n_12\,
      Q => offset_5_reg_705(20),
      R => '0'
    );
\offset_5_reg_705_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[23]_i_1_n_11\,
      Q => offset_5_reg_705(21),
      R => '0'
    );
\offset_5_reg_705_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[23]_i_1_n_10\,
      Q => offset_5_reg_705(22),
      R => '0'
    );
\offset_5_reg_705_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[23]_i_1_n_9\,
      Q => offset_5_reg_705(23),
      R => '0'
    );
\offset_5_reg_705_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_5_reg_705_reg[19]_i_1_n_5\,
      CO(3) => \offset_5_reg_705_reg[23]_i_1_n_5\,
      CO(2) => \offset_5_reg_705_reg[23]_i_1_n_6\,
      CO(1) => \offset_5_reg_705_reg[23]_i_1_n_7\,
      CO(0) => \offset_5_reg_705_reg[23]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \offset_5_reg_705[23]_i_2_n_5\,
      DI(2) => \offset_5_reg_705[23]_i_3_n_5\,
      DI(1) => \offset_5_reg_705[23]_i_4_n_5\,
      DI(0) => \offset_5_reg_705[23]_i_5_n_5\,
      O(3) => \offset_5_reg_705_reg[23]_i_1_n_9\,
      O(2) => \offset_5_reg_705_reg[23]_i_1_n_10\,
      O(1) => \offset_5_reg_705_reg[23]_i_1_n_11\,
      O(0) => \offset_5_reg_705_reg[23]_i_1_n_12\,
      S(3) => \offset_5_reg_705[23]_i_6_n_5\,
      S(2) => \offset_5_reg_705[23]_i_7_n_5\,
      S(1) => \offset_5_reg_705[23]_i_8_n_5\,
      S(0) => \offset_5_reg_705[23]_i_9_n_5\
    );
\offset_5_reg_705_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[27]_i_1_n_12\,
      Q => offset_5_reg_705(24),
      R => '0'
    );
\offset_5_reg_705_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[27]_i_1_n_11\,
      Q => offset_5_reg_705(25),
      R => '0'
    );
\offset_5_reg_705_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[27]_i_1_n_10\,
      Q => offset_5_reg_705(26),
      R => '0'
    );
\offset_5_reg_705_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[27]_i_1_n_9\,
      Q => offset_5_reg_705(27),
      R => '0'
    );
\offset_5_reg_705_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_5_reg_705_reg[23]_i_1_n_5\,
      CO(3) => \offset_5_reg_705_reg[27]_i_1_n_5\,
      CO(2) => \offset_5_reg_705_reg[27]_i_1_n_6\,
      CO(1) => \offset_5_reg_705_reg[27]_i_1_n_7\,
      CO(0) => \offset_5_reg_705_reg[27]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \offset_5_reg_705[27]_i_2_n_5\,
      DI(2) => \offset_5_reg_705[27]_i_3_n_5\,
      DI(1) => \offset_5_reg_705[27]_i_4_n_5\,
      DI(0) => \offset_5_reg_705[27]_i_5_n_5\,
      O(3) => \offset_5_reg_705_reg[27]_i_1_n_9\,
      O(2) => \offset_5_reg_705_reg[27]_i_1_n_10\,
      O(1) => \offset_5_reg_705_reg[27]_i_1_n_11\,
      O(0) => \offset_5_reg_705_reg[27]_i_1_n_12\,
      S(3) => \offset_5_reg_705[27]_i_6_n_5\,
      S(2) => \offset_5_reg_705[27]_i_7_n_5\,
      S(1) => \offset_5_reg_705[27]_i_8_n_5\,
      S(0) => \offset_5_reg_705[27]_i_9_n_5\
    );
\offset_5_reg_705_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[31]_i_1_n_12\,
      Q => offset_5_reg_705(28),
      R => '0'
    );
\offset_5_reg_705_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[31]_i_1_n_11\,
      Q => offset_5_reg_705(29),
      R => '0'
    );
\offset_5_reg_705_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[3]_i_1_n_10\,
      Q => offset_5_reg_705(2),
      R => '0'
    );
\offset_5_reg_705_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[31]_i_1_n_10\,
      Q => offset_5_reg_705(30),
      R => '0'
    );
\offset_5_reg_705_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[31]_i_1_n_9\,
      Q => offset_5_reg_705(31),
      R => '0'
    );
\offset_5_reg_705_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_5_reg_705_reg[27]_i_1_n_5\,
      CO(3) => \NLW_offset_5_reg_705_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \offset_5_reg_705_reg[31]_i_1_n_6\,
      CO(1) => \offset_5_reg_705_reg[31]_i_1_n_7\,
      CO(0) => \offset_5_reg_705_reg[31]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \offset_5_reg_705[31]_i_2_n_5\,
      DI(1) => \offset_5_reg_705[31]_i_3_n_5\,
      DI(0) => \offset_5_reg_705[31]_i_4_n_5\,
      O(3) => \offset_5_reg_705_reg[31]_i_1_n_9\,
      O(2) => \offset_5_reg_705_reg[31]_i_1_n_10\,
      O(1) => \offset_5_reg_705_reg[31]_i_1_n_11\,
      O(0) => \offset_5_reg_705_reg[31]_i_1_n_12\,
      S(3) => \offset_5_reg_705[31]_i_5_n_5\,
      S(2) => \offset_5_reg_705[31]_i_6_n_5\,
      S(1) => \offset_5_reg_705[31]_i_7_n_5\,
      S(0) => \offset_5_reg_705[31]_i_8_n_5\
    );
\offset_5_reg_705_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[3]_i_1_n_9\,
      Q => offset_5_reg_705(3),
      R => '0'
    );
\offset_5_reg_705_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \offset_5_reg_705_reg[3]_i_1_n_5\,
      CO(2) => \offset_5_reg_705_reg[3]_i_1_n_6\,
      CO(1) => \offset_5_reg_705_reg[3]_i_1_n_7\,
      CO(0) => \offset_5_reg_705_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \offset_5_reg_705[3]_i_2_n_5\,
      DI(2) => \offset_5_reg_705[3]_i_3_n_5\,
      DI(1) => \offset_5_reg_705[3]_i_4_n_5\,
      DI(0) => \offset_5_reg_705[3]_i_5_n_5\,
      O(3) => \offset_5_reg_705_reg[3]_i_1_n_9\,
      O(2) => \offset_5_reg_705_reg[3]_i_1_n_10\,
      O(1) => \offset_5_reg_705_reg[3]_i_1_n_11\,
      O(0) => \offset_5_reg_705_reg[3]_i_1_n_12\,
      S(3) => \offset_5_reg_705[3]_i_6_n_5\,
      S(2) => \offset_5_reg_705[3]_i_7_n_5\,
      S(1) => \offset_5_reg_705[3]_i_8_n_5\,
      S(0) => \offset_5_reg_705[3]_i_9_n_5\
    );
\offset_5_reg_705_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[7]_i_1_n_12\,
      Q => offset_5_reg_705(4),
      R => '0'
    );
\offset_5_reg_705_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[7]_i_1_n_11\,
      Q => offset_5_reg_705(5),
      R => '0'
    );
\offset_5_reg_705_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[7]_i_1_n_10\,
      Q => offset_5_reg_705(6),
      R => '0'
    );
\offset_5_reg_705_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[7]_i_1_n_9\,
      Q => offset_5_reg_705(7),
      R => '0'
    );
\offset_5_reg_705_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_5_reg_705_reg[3]_i_1_n_5\,
      CO(3) => \offset_5_reg_705_reg[7]_i_1_n_5\,
      CO(2) => \offset_5_reg_705_reg[7]_i_1_n_6\,
      CO(1) => \offset_5_reg_705_reg[7]_i_1_n_7\,
      CO(0) => \offset_5_reg_705_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \offset_5_reg_705[7]_i_2_n_5\,
      DI(2) => \offset_5_reg_705[7]_i_3_n_5\,
      DI(1) => \offset_5_reg_705[7]_i_4_n_5\,
      DI(0) => \offset_5_reg_705[7]_i_5_n_5\,
      O(3) => \offset_5_reg_705_reg[7]_i_1_n_9\,
      O(2) => \offset_5_reg_705_reg[7]_i_1_n_10\,
      O(1) => \offset_5_reg_705_reg[7]_i_1_n_11\,
      O(0) => \offset_5_reg_705_reg[7]_i_1_n_12\,
      S(3) => \offset_5_reg_705[7]_i_6_n_5\,
      S(2) => \offset_5_reg_705[7]_i_7_n_5\,
      S(1) => \offset_5_reg_705[7]_i_8_n_5\,
      S(0) => \offset_5_reg_705[7]_i_9_n_5\
    );
\offset_5_reg_705_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[11]_i_1_n_12\,
      Q => offset_5_reg_705(8),
      R => '0'
    );
\offset_5_reg_705_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \offset_5_reg_705_reg[11]_i_1_n_11\,
      Q => offset_5_reg_705(9),
      R => '0'
    );
\offset_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(0),
      Q => \offset_fu_114_reg_n_5_[0]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(10),
      Q => \offset_fu_114_reg_n_5_[10]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(11),
      Q => \offset_fu_114_reg_n_5_[11]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(12),
      Q => \offset_fu_114_reg_n_5_[12]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(13),
      Q => \offset_fu_114_reg_n_5_[13]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(14),
      Q => \offset_fu_114_reg_n_5_[14]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(15),
      Q => \offset_fu_114_reg_n_5_[15]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(16),
      Q => tmp_fu_359_p4(0),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(17),
      Q => tmp_fu_359_p4(1),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(18),
      Q => tmp_fu_359_p4(2),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(19),
      Q => tmp_fu_359_p4(3),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(1),
      Q => \offset_fu_114_reg_n_5_[1]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(20),
      Q => tmp_fu_359_p4(4),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(21),
      Q => tmp_fu_359_p4(5),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(22),
      Q => tmp_fu_359_p4(6),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(23),
      Q => tmp_fu_359_p4(7),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(24),
      Q => tmp_fu_359_p4(8),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(25),
      Q => tmp_fu_359_p4(9),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(26),
      Q => tmp_fu_359_p4(10),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(27),
      Q => tmp_fu_359_p4(11),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(28),
      Q => tmp_fu_359_p4(12),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(29),
      Q => tmp_fu_359_p4(13),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(2),
      Q => \offset_fu_114_reg_n_5_[2]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(30),
      Q => tmp_fu_359_p4(14),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(31),
      Q => tmp_fu_359_p4(15),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(3),
      Q => \offset_fu_114_reg_n_5_[3]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(4),
      Q => \offset_fu_114_reg_n_5_[4]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(5),
      Q => \offset_fu_114_reg_n_5_[5]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(6),
      Q => \offset_fu_114_reg_n_5_[6]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(7),
      Q => \offset_fu_114_reg_n_5_[7]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(8),
      Q => \offset_fu_114_reg_n_5_[8]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\offset_fu_114_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => offset_5_reg_705(9),
      Q => \offset_fu_114_reg_n_5_[9]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\p_1_out__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_1_out__0_carry_n_5\,
      CO(2) => \p_1_out__0_carry_n_6\,
      CO(1) => \p_1_out__0_carry_n_7\,
      CO(0) => \p_1_out__0_carry_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => tmp_fu_359_p4(2 downto 1),
      DI(1) => \p_1_out__0_carry_i_1_n_5\,
      DI(0) => '0',
      O(3) => \p_1_out__0_carry_n_9\,
      O(2) => \p_1_out__0_carry_n_10\,
      O(1) => \p_1_out__0_carry_n_11\,
      O(0) => \p_1_out__0_carry_n_12\,
      S(3) => \p_1_out__0_carry_i_2_n_5\,
      S(2) => \p_1_out__0_carry_i_3_n_5\,
      S(1) => \p_1_out__0_carry_i_4_n_5\,
      S(0) => \p_1_out__0_carry_i_5_n_5\
    );
\p_1_out__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_out__0_carry_n_5\,
      CO(3) => \p_1_out__0_carry__0_n_5\,
      CO(2) => \p_1_out__0_carry__0_n_6\,
      CO(1) => \p_1_out__0_carry__0_n_7\,
      CO(0) => \p_1_out__0_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_fu_359_p4(6 downto 3),
      O(3) => \p_1_out__0_carry__0_n_9\,
      O(2) => \p_1_out__0_carry__0_n_10\,
      O(1) => \p_1_out__0_carry__0_n_11\,
      O(0) => \p_1_out__0_carry__0_n_12\,
      S(3) => \p_1_out__0_carry__0_i_1_n_5\,
      S(2) => \p_1_out__0_carry__0_i_2_n_5\,
      S(1) => \p_1_out__0_carry__0_i_3_n_5\,
      S(0) => \p_1_out__0_carry__0_i_4_n_5\
    );
\p_1_out__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(6),
      I1 => tmp_fu_359_p4(7),
      O => \p_1_out__0_carry__0_i_1_n_5\
    );
\p_1_out__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(5),
      I1 => tmp_fu_359_p4(6),
      O => \p_1_out__0_carry__0_i_2_n_5\
    );
\p_1_out__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(4),
      I1 => tmp_fu_359_p4(5),
      O => \p_1_out__0_carry__0_i_3_n_5\
    );
\p_1_out__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(3),
      I1 => tmp_fu_359_p4(4),
      O => \p_1_out__0_carry__0_i_4_n_5\
    );
\p_1_out__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_out__0_carry__0_n_5\,
      CO(3) => \p_1_out__0_carry__1_n_5\,
      CO(2) => \p_1_out__0_carry__1_n_6\,
      CO(1) => \p_1_out__0_carry__1_n_7\,
      CO(0) => \p_1_out__0_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_fu_359_p4(10 downto 7),
      O(3) => \p_1_out__0_carry__1_n_9\,
      O(2) => \p_1_out__0_carry__1_n_10\,
      O(1) => \p_1_out__0_carry__1_n_11\,
      O(0) => \p_1_out__0_carry__1_n_12\,
      S(3) => \p_1_out__0_carry__1_i_1_n_5\,
      S(2) => \p_1_out__0_carry__1_i_2_n_5\,
      S(1) => \p_1_out__0_carry__1_i_3_n_5\,
      S(0) => \p_1_out__0_carry__1_i_4_n_5\
    );
\p_1_out__0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(10),
      I1 => tmp_fu_359_p4(11),
      O => \p_1_out__0_carry__1_i_1_n_5\
    );
\p_1_out__0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(9),
      I1 => tmp_fu_359_p4(10),
      O => \p_1_out__0_carry__1_i_2_n_5\
    );
\p_1_out__0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(8),
      I1 => tmp_fu_359_p4(9),
      O => \p_1_out__0_carry__1_i_3_n_5\
    );
\p_1_out__0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(7),
      I1 => tmp_fu_359_p4(8),
      O => \p_1_out__0_carry__1_i_4_n_5\
    );
\p_1_out__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_out__0_carry__1_n_5\,
      CO(3) => \NLW_p_1_out__0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_1_out__0_carry__2_n_6\,
      CO(1) => \p_1_out__0_carry__2_n_7\,
      CO(0) => \p_1_out__0_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_fu_359_p4(13 downto 11),
      O(3) => \p_1_out__0_carry__2_n_9\,
      O(2) => \p_1_out__0_carry__2_n_10\,
      O(1) => \p_1_out__0_carry__2_n_11\,
      O(0) => \p_1_out__0_carry__2_n_12\,
      S(3) => \p_1_out__0_carry__2_i_1_n_5\,
      S(2) => \p_1_out__0_carry__2_i_2_n_5\,
      S(1) => \p_1_out__0_carry__2_i_3_n_5\,
      S(0) => \p_1_out__0_carry__2_i_4_n_5\
    );
\p_1_out__0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(14),
      I1 => tmp_fu_359_p4(15),
      O => \p_1_out__0_carry__2_i_1_n_5\
    );
\p_1_out__0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(13),
      I1 => tmp_fu_359_p4(14),
      O => \p_1_out__0_carry__2_i_2_n_5\
    );
\p_1_out__0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(12),
      I1 => tmp_fu_359_p4(13),
      O => \p_1_out__0_carry__2_i_3_n_5\
    );
\p_1_out__0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(11),
      I1 => tmp_fu_359_p4(12),
      O => \p_1_out__0_carry__2_i_4_n_5\
    );
\p_1_out__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_359_p4(0),
      I1 => \GetNewLine_2_reg_679[0]_i_2_n_5\,
      O => \p_1_out__0_carry_i_1_n_5\
    );
\p_1_out__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(2),
      I1 => tmp_fu_359_p4(3),
      O => \p_1_out__0_carry_i_2_n_5\
    );
\p_1_out__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_359_p4(1),
      I1 => tmp_fu_359_p4(2),
      O => \p_1_out__0_carry_i_3_n_5\
    );
\p_1_out__0_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \GetNewLine_2_reg_679[0]_i_2_n_5\,
      I1 => tmp_fu_359_p4(0),
      I2 => tmp_fu_359_p4(1),
      O => \p_1_out__0_carry_i_4_n_5\
    );
\p_1_out__0_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GetNewLine_2_reg_679[0]_i_2_n_5\,
      I1 => tmp_fu_359_p4(0),
      O => \p_1_out__0_carry_i_5_n_5\
    );
\tmp_6_reg_663_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry_n_12\,
      Q => tmp_6_reg_663(0),
      R => '0'
    );
\tmp_6_reg_663_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry__1_n_10\,
      Q => tmp_6_reg_663(10),
      R => '0'
    );
\tmp_6_reg_663_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry__1_n_9\,
      Q => tmp_6_reg_663(11),
      R => '0'
    );
\tmp_6_reg_663_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry__2_n_12\,
      Q => tmp_6_reg_663(12),
      R => '0'
    );
\tmp_6_reg_663_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry__2_n_11\,
      Q => tmp_6_reg_663(13),
      R => '0'
    );
\tmp_6_reg_663_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry__2_n_10\,
      Q => tmp_6_reg_663(14),
      R => '0'
    );
\tmp_6_reg_663_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry__2_n_9\,
      Q => tmp_6_reg_663(15),
      R => '0'
    );
\tmp_6_reg_663_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry_n_11\,
      Q => tmp_6_reg_663(1),
      R => '0'
    );
\tmp_6_reg_663_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry_n_10\,
      Q => tmp_6_reg_663(2),
      R => '0'
    );
\tmp_6_reg_663_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry_n_9\,
      Q => tmp_6_reg_663(3),
      R => '0'
    );
\tmp_6_reg_663_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry__0_n_12\,
      Q => tmp_6_reg_663(4),
      R => '0'
    );
\tmp_6_reg_663_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry__0_n_11\,
      Q => tmp_6_reg_663(5),
      R => '0'
    );
\tmp_6_reg_663_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry__0_n_10\,
      Q => tmp_6_reg_663(6),
      R => '0'
    );
\tmp_6_reg_663_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry__0_n_9\,
      Q => tmp_6_reg_663(7),
      R => '0'
    );
\tmp_6_reg_663_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry__1_n_12\,
      Q => tmp_6_reg_663(8),
      R => '0'
    );
\tmp_6_reg_663_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \p_1_out__0_carry__1_n_11\,
      Q => tmp_6_reg_663(9),
      R => '0'
    );
\y_fu_126[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_126_reg_n_5_[0]\,
      O => \y_fu_126[0]_i_1_n_5\
    );
\y_fu_126[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => sel0(8),
      I1 => sel0(6),
      I2 => sel0(4),
      I3 => \y_fu_126[10]_i_2_n_5\,
      I4 => sel0(5),
      I5 => sel0(7),
      O => y_2_fu_328_p2(10)
    );
\y_fu_126[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      I2 => \y_fu_126_reg_n_5_[0]\,
      I3 => \y_fu_126_reg_n_5_[1]\,
      I4 => sel0(0),
      I5 => sel0(2),
      O => \y_fu_126[10]_i_2_n_5\
    );
\y_fu_126[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_fu_126_reg_n_5_[0]\,
      I1 => \y_fu_126_reg_n_5_[1]\,
      O => y_2_fu_328_p2(1)
    );
\y_fu_126[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sel0(0),
      I1 => \y_fu_126_reg_n_5_[1]\,
      I2 => \y_fu_126_reg_n_5_[0]\,
      O => y_2_fu_328_p2(2)
    );
\y_fu_126[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sel0(1),
      I1 => \y_fu_126_reg_n_5_[0]\,
      I2 => \y_fu_126_reg_n_5_[1]\,
      I3 => sel0(0),
      O => y_2_fu_328_p2(3)
    );
\y_fu_126[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => \y_fu_126_reg_n_5_[1]\,
      I3 => \y_fu_126_reg_n_5_[0]\,
      I4 => sel0(1),
      O => y_2_fu_328_p2(4)
    );
\y_fu_126[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      I2 => \y_fu_126_reg_n_5_[0]\,
      I3 => \y_fu_126_reg_n_5_[1]\,
      I4 => sel0(0),
      I5 => sel0(2),
      O => y_2_fu_328_p2(5)
    );
\y_fu_126[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => \y_fu_126[6]_i_2_n_5\,
      I4 => sel0(1),
      I5 => sel0(3),
      O => y_2_fu_328_p2(6)
    );
\y_fu_126[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \y_fu_126_reg_n_5_[0]\,
      I1 => \y_fu_126_reg_n_5_[1]\,
      O => \y_fu_126[6]_i_2_n_5\
    );
\y_fu_126[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sel0(5),
      I1 => \y_fu_126[10]_i_2_n_5\,
      I2 => sel0(4),
      O => y_2_fu_328_p2(7)
    );
\y_fu_126[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(4),
      I2 => \y_fu_126[10]_i_2_n_5\,
      I3 => sel0(5),
      O => y_2_fu_328_p2(8)
    );
\y_fu_126[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(5),
      I2 => \y_fu_126[10]_i_2_n_5\,
      I3 => sel0(4),
      I4 => sel0(6),
      O => y_2_fu_328_p2(9)
    );
\y_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => \y_fu_126[0]_i_1_n_5\,
      Q => \y_fu_126_reg_n_5_[0]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\y_fu_126_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => y_2_fu_328_p2(10),
      Q => sel0(8),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\y_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => y_2_fu_328_p2(1),
      Q => \y_fu_126_reg_n_5_[1]\,
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\y_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => y_2_fu_328_p2(2),
      Q => sel0(0),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\y_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => y_2_fu_328_p2(3),
      Q => sel0(1),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\y_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => y_2_fu_328_p2(4),
      Q => sel0(2),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\y_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => y_2_fu_328_p2(5),
      Q => sel0(3),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\y_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => y_2_fu_328_p2(6),
      Q => sel0(4),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\y_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => y_2_fu_328_p2(7),
      Q => sel0(5),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\y_fu_126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => y_2_fu_328_p2(8),
      Q => sel0(6),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\y_fu_126_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1260,
      D => y_2_fu_328_p2(9),
      Q => sel0(7),
      R => \^vscale_core_polyphase_u0_hwreg_heightout_c_write\
    );
\zext_ln177_reg_620_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_596(0),
      Q => zext_ln177_reg_620(0),
      R => '0'
    );
\zext_ln177_reg_620_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_596(10),
      Q => zext_ln177_reg_620(10),
      R => '0'
    );
\zext_ln177_reg_620_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_596(1),
      Q => zext_ln177_reg_620(1),
      R => '0'
    );
\zext_ln177_reg_620_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_596(2),
      Q => zext_ln177_reg_620(2),
      R => '0'
    );
\zext_ln177_reg_620_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_596(3),
      Q => zext_ln177_reg_620(3),
      R => '0'
    );
\zext_ln177_reg_620_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_596(4),
      Q => zext_ln177_reg_620(4),
      R => '0'
    );
\zext_ln177_reg_620_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_596(5),
      Q => zext_ln177_reg_620(5),
      R => '0'
    );
\zext_ln177_reg_620_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_596(6),
      Q => zext_ln177_reg_620(6),
      R => '0'
    );
\zext_ln177_reg_620_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_596(7),
      Q => zext_ln177_reg_620(7),
      R => '0'
    );
\zext_ln177_reg_620_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_596(8),
      Q => zext_ln177_reg_620(8),
      R => '0'
    );
\zext_ln177_reg_620_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_596(9),
      Q => zext_ln177_reg_620(9),
      R => '0'
    );
\zext_ln180_reg_625_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_608(0),
      Q => zext_ln180_reg_625(0),
      R => '0'
    );
\zext_ln180_reg_625_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_608(10),
      Q => zext_ln180_reg_625(10),
      R => '0'
    );
\zext_ln180_reg_625_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_608(1),
      Q => zext_ln180_reg_625(1),
      R => '0'
    );
\zext_ln180_reg_625_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_608(2),
      Q => zext_ln180_reg_625(2),
      R => '0'
    );
\zext_ln180_reg_625_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_608(3),
      Q => zext_ln180_reg_625(3),
      R => '0'
    );
\zext_ln180_reg_625_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_608(4),
      Q => zext_ln180_reg_625(4),
      R => '0'
    );
\zext_ln180_reg_625_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_608(5),
      Q => zext_ln180_reg_625(5),
      R => '0'
    );
\zext_ln180_reg_625_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_608(6),
      Q => zext_ln180_reg_625(6),
      R => '0'
    );
\zext_ln180_reg_625_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_608(7),
      Q => zext_ln180_reg_625(7),
      R => '0'
    );
\zext_ln180_reg_625_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_608(8),
      Q => zext_ln180_reg_625(8),
      R => '0'
    );
\zext_ln180_reg_625_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_608(9),
      Q => zext_ln180_reg_625(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_v_vscaler is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_v_vscaler : entity is 12;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_v_vscaler : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_v_vscaler : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_v_vscaler : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_v_vscaler : entity is 4;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_v_vscaler : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_v_vscaler;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_v_vscaler is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_SrcYUV_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXIvideo2MultiPixStream_U0_ap_start : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_15 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_16 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_18 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_19 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_6 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_7 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_8 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_9 : STD_LOGIC;
  signal Block_entry4_proc_U0_ColorMode_vcr_din : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Block_entry4_proc_U0_n_7 : STD_LOGIC;
  signal CTRL_s_axi_U_n_44 : STD_LOGIC;
  signal CTRL_s_axi_U_n_46 : STD_LOGIC;
  signal CTRL_s_axi_U_n_47 : STD_LOGIC;
  signal CTRL_s_axi_U_n_7 : STD_LOGIC;
  signal CTRL_s_axi_U_n_91 : STD_LOGIC;
  signal ColorMode : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ColorMode_vcr_channel_U_n_8 : STD_LOGIC;
  signal ColorMode_vcr_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ColorMode_vcr_channel_empty_n : STD_LOGIC;
  signal ColorMode_vcr_channel_full_n : STD_LOGIC;
  signal HeightIn : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HeightOut : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_ColorMode_channel_U_n_10 : STD_LOGIC;
  signal HwReg_ColorMode_channel_U_n_9 : STD_LOGIC;
  signal HwReg_ColorMode_channel_empty_n : STD_LOGIC;
  signal HwReg_ColorMode_channel_full_n : STD_LOGIC;
  signal HwReg_HeightIn_c12_channel_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_HeightIn_c12_channel_empty_n : STD_LOGIC;
  signal HwReg_HeightIn_c12_channel_full_n : STD_LOGIC;
  signal HwReg_HeightIn_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_HeightIn_c_empty_n : STD_LOGIC;
  signal HwReg_HeightIn_c_full_n : STD_LOGIC;
  signal HwReg_HeightOut_c15_channel_U_n_21 : STD_LOGIC;
  signal HwReg_HeightOut_c15_channel_U_n_7 : STD_LOGIC;
  signal HwReg_HeightOut_c15_channel_U_n_9 : STD_LOGIC;
  signal HwReg_HeightOut_c15_channel_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_HeightOut_c15_channel_empty_n : STD_LOGIC;
  signal HwReg_HeightOut_c_U_n_7 : STD_LOGIC;
  signal HwReg_HeightOut_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_HeightOut_c_empty_n : STD_LOGIC;
  signal HwReg_HeightOut_c_full_n : STD_LOGIC;
  signal HwReg_LineRate_channel_U_n_6 : STD_LOGIC;
  signal HwReg_LineRate_channel_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal HwReg_LineRate_channel_empty_n : STD_LOGIC;
  signal HwReg_Width_c13_U_n_7 : STD_LOGIC;
  signal HwReg_Width_c13_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_Width_c13_empty_n : STD_LOGIC;
  signal HwReg_Width_c13_full_n : STD_LOGIC;
  signal HwReg_Width_c14_channel_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_Width_c14_channel_empty_n : STD_LOGIC;
  signal HwReg_Width_c14_channel_full_n : STD_LOGIC;
  signal HwReg_Width_c_U_n_7 : STD_LOGIC;
  signal HwReg_Width_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_Width_c_empty_n : STD_LOGIC;
  signal HwReg_Width_c_full_n : STD_LOGIC;
  signal LineRate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MultiPixStream2AXIvideo_U0_ColorMode_read : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_10 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_11 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_12 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_13 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_14 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_15 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_5 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_7 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_8 : STD_LOGIC;
  signal OutYUV_U_n_10 : STD_LOGIC;
  signal OutYUV_U_n_11 : STD_LOGIC;
  signal OutYUV_U_n_12 : STD_LOGIC;
  signal OutYUV_U_n_13 : STD_LOGIC;
  signal OutYUV_U_n_14 : STD_LOGIC;
  signal OutYUV_U_n_7 : STD_LOGIC;
  signal OutYUV_U_n_8 : STD_LOGIC;
  signal OutYUV_U_n_9 : STD_LOGIC;
  signal OutYUV_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal OutYUV_empty_n : STD_LOGIC;
  signal OutYUV_full_n : STD_LOGIC;
  signal SrcYUV_U_n_8 : STD_LOGIC;
  signal SrcYUV_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal SrcYUV_empty_n : STD_LOGIC;
  signal SrcYUV_full_n : STD_LOGIC;
  signal Width : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state1_2 : STD_LOGIC;
  signal ap_CS_fsm_state1_4 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_Block_entry4_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_5 : STD_LOGIC;
  signal internal_empty_n4_out : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal shiftReg_ce_3 : STD_LOGIC;
  signal start_for_AXIvideo2MultiPixStream_U0_full_n : STD_LOGIC;
  signal start_for_MultiPixStream2AXIvideo_U0_U_n_8 : STD_LOGIC;
  signal start_for_MultiPixStream2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal vfltCoeff_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vscale_core_polyphase_U0_HwReg_HeightOut_c_write : STD_LOGIC;
  signal vscale_core_polyphase_U0_OutYUV_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal vscale_core_polyphase_U0_n_16 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_18 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_19 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_21 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_22 : STD_LOGIC;
  signal vscale_core_polyphase_U0_vfltCoeff_address0 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal vscale_core_polyphase_U0_vfltCoeff_ce0 : STD_LOGIC;
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
AXIvideo2MultiPixStream_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_AXIvideo2MultiPixStream
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      AXIvideo2MultiPixStream_U0_ap_start => AXIvideo2MultiPixStream_U0_ap_start,
      \B_V_data_1_state_reg[0]\ => AXIvideo2MultiPixStream_U0_n_16,
      \B_V_data_1_state_reg[1]\ => s_axis_video_TREADY,
      D(10 downto 0) => HwReg_Width_c14_channel_dout(10 downto 0),
      E(0) => AXIvideo2MultiPixStream_U0_n_9,
      \Height_read_reg_403_reg[10]_0\(10 downto 0) => HwReg_HeightIn_c12_channel_dout(10 downto 0),
      HwReg_ColorMode_channel_empty_n => HwReg_ColorMode_channel_empty_n,
      HwReg_HeightIn_c12_channel_empty_n => HwReg_HeightIn_c12_channel_empty_n,
      HwReg_HeightIn_c_full_n => HwReg_HeightIn_c_full_n,
      HwReg_Width_c13_full_n => HwReg_Width_c13_full_n,
      HwReg_Width_c14_channel_empty_n => HwReg_Width_c14_channel_empty_n,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state1,
      SrcYUV_full_n => SrcYUV_full_n,
      \ap_CS_fsm_reg[0]_0\ => HwReg_Width_c13_U_n_7,
      \ap_CS_fsm_reg[3]_0\ => AXIvideo2MultiPixStream_U0_n_18,
      \ap_CS_fsm_reg[6]_0\ => AXIvideo2MultiPixStream_U0_n_15,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_ln767_reg_435_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_6,
      \icmp_ln797_1_reg_430_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_8,
      \icmp_ln797_1_reg_430_reg[0]_1\ => HwReg_ColorMode_channel_U_n_9,
      \icmp_ln797_reg_425_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_7,
      \icmp_ln797_reg_425_reg[0]_1\ => HwReg_ColorMode_channel_U_n_10,
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_SrcYUV_din(23 downto 0),
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n_reg => AXIvideo2MultiPixStream_U0_n_19,
      internal_empty_n_reg_0 => vscale_core_polyphase_U0_n_19,
      internal_empty_n_reg_1 => SrcYUV_U_n_8,
      internal_empty_n_reg_2(0) => mOutPtr_reg(0),
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      shiftReg_ce => shiftReg_ce,
      vscale_core_polyphase_U0_HwReg_HeightOut_c_write => vscale_core_polyphase_U0_HwReg_HeightOut_c_write
    );
Block_entry4_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_Block_entry4_proc
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => Block_entry4_proc_U0_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => CTRL_s_axi_U_n_91
    );
CTRL_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_CTRL_s_axi
     port map (
      ADDRBWRADDR(7 downto 0) => vscale_core_polyphase_U0_vfltCoeff_address0(8 downto 1),
      Block_entry4_proc_U0_ColorMode_vcr_din(0) => Block_entry4_proc_U0_ColorMode_vcr_din(0),
      D(15 downto 0) => vfltCoeff_q0(15 downto 0),
      HwReg_HeightOut_c15_channel_empty_n => HwReg_HeightOut_c15_channel_empty_n,
      HwReg_Width_c13_empty_n => HwReg_Width_c13_empty_n,
      Q(31 downto 0) => LineRate(31 downto 0),
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_entry4_proc_U0_ap_ready => ap_sync_reg_Block_entry4_proc_U0_ap_ready,
      ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg => CTRL_s_axi_U_n_47,
      ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg_0 => CTRL_s_axi_U_n_91,
      ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg => CTRL_s_axi_U_n_44,
      ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_0 => CTRL_s_axi_U_n_46,
      \int_ColorMode_reg[7]_0\(7 downto 0) => ColorMode(7 downto 0),
      \int_HeightIn_reg[10]_0\(10 downto 0) => HeightIn(10 downto 0),
      \int_HeightOut_reg[10]_0\(10 downto 0) => HeightOut(10 downto 0),
      \int_Width_reg[10]_0\(10 downto 0) => Width(10 downto 0),
      int_ap_idle_reg_0 => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_5,
      int_ap_idle_reg_1(0) => ap_CS_fsm_state1_4,
      int_ap_idle_reg_2(0) => ap_CS_fsm_state1_2,
      \int_isr_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_10,
      \int_vfltCoeff_shift0_reg[0]_0\ => CTRL_s_axi_U_n_7,
      \int_vfltCoeff_shift0_reg[0]_1\ => vscale_core_polyphase_U0_n_21,
      interrupt => interrupt,
      s_axi_CTRL_ARADDR(11 downto 0) => s_axi_CTRL_ARADDR(11 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(11 downto 0) => s_axi_CTRL_AWADDR(11 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      shiftReg_ce => shiftReg_ce_1,
      start_for_AXIvideo2MultiPixStream_U0_full_n => start_for_AXIvideo2MultiPixStream_U0_full_n,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg,
      vscale_core_polyphase_U0_vfltCoeff_ce0 => vscale_core_polyphase_U0_vfltCoeff_ce0
    );
ColorMode_vcr_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S
     port map (
      Block_entry4_proc_U0_ColorMode_vcr_din(0) => Block_entry4_proc_U0_ColorMode_vcr_din(0),
      ColorMode_vcr_channel_empty_n => ColorMode_vcr_channel_empty_n,
      ColorMode_vcr_channel_full_n => ColorMode_vcr_channel_full_n,
      D(7 downto 0) => ColorMode_vcr_channel_dout(7 downto 0),
      MultiPixStream2AXIvideo_U0_ColorMode_read => MultiPixStream2AXIvideo_U0_ColorMode_read,
      Q(0) => ap_CS_fsm_state4,
      \SRL_SIG_reg[0][7]\(6 downto 0) => ColorMode(7 downto 1),
      \ap_CS_fsm_reg[3]\ => ColorMode_vcr_channel_U_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      mOutPtr(1 downto 0) => mOutPtr_0(1 downto 0),
      \mOutPtr_reg[0]_0\(0) => mOutPtr(0),
      \mOutPtr_reg[0]_1\ => HwReg_HeightOut_c_U_n_7,
      shiftReg_ce => shiftReg_ce_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
HwReg_ColorMode_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w8_d2_S_0
     port map (
      HwReg_ColorMode_channel_empty_n => HwReg_ColorMode_channel_empty_n,
      HwReg_ColorMode_channel_full_n => HwReg_ColorMode_channel_full_n,
      Q(0) => ap_CS_fsm_state4,
      \SRL_SIG_reg[0][0]\(0) => ColorMode(0),
      \ap_CS_fsm_reg[3]\ => HwReg_ColorMode_channel_U_n_9,
      \ap_CS_fsm_reg[3]_0\ => HwReg_ColorMode_channel_U_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_ln797_1_reg_430_reg[0]\ => AXIvideo2MultiPixStream_U0_n_8,
      \icmp_ln797_reg_425_reg[0]\ => ColorMode_vcr_channel_U_n_8,
      \icmp_ln797_reg_425_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_7,
      internal_full_n_reg_0 => AXIvideo2MultiPixStream_U0_n_18,
      mOutPtr(1 downto 0) => mOutPtr_0(1 downto 0),
      shiftReg_ce => shiftReg_ce_1
    );
HwReg_HeightIn_c12_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D(10 downto 0) => HwReg_HeightIn_c12_channel_dout(10 downto 0),
      E(0) => HwReg_HeightOut_c15_channel_U_n_9,
      HwReg_HeightIn_c12_channel_empty_n => HwReg_HeightIn_c12_channel_empty_n,
      HwReg_HeightIn_c12_channel_full_n => HwReg_HeightIn_c12_channel_full_n,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HeightIn(10 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      shiftReg_ce => shiftReg_ce_1
    );
HwReg_HeightIn_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_1
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D(10 downto 0) => HwReg_HeightIn_c_dout(10 downto 0),
      E(0) => AXIvideo2MultiPixStream_U0_n_9,
      HwReg_HeightIn_c_empty_n => HwReg_HeightIn_c_empty_n,
      HwReg_HeightIn_c_full_n => HwReg_HeightIn_c_full_n,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HwReg_HeightIn_c12_channel_dout(10 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      vscale_core_polyphase_U0_HwReg_HeightOut_c_write => vscale_core_polyphase_U0_HwReg_HeightOut_c_write
    );
HwReg_HeightOut_c15_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_2
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      ColorMode_vcr_channel_full_n => ColorMode_vcr_channel_full_n,
      D(0) => ap_NS_fsm(0),
      E(0) => HwReg_HeightOut_c15_channel_U_n_7,
      HwReg_HeightIn_c12_channel_full_n => HwReg_HeightIn_c12_channel_full_n,
      HwReg_HeightOut_c15_channel_empty_n => HwReg_HeightOut_c15_channel_empty_n,
      Q(0) => Block_entry4_proc_U0_n_7,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HeightOut(10 downto 0),
      \SRL_SIG_reg[1][0]\ => HwReg_LineRate_channel_U_n_6,
      \SRL_SIG_reg[1][10]\(10 downto 0) => HwReg_HeightOut_c15_channel_dout(10 downto 0),
      \ap_CS_fsm_reg[0]\ => start_for_MultiPixStream2AXIvideo_U0_U_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_entry4_proc_U0_ap_ready => ap_sync_reg_Block_entry4_proc_U0_ap_ready,
      ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg => HwReg_HeightOut_c15_channel_U_n_21,
      internal_full_n_reg_0(0) => HwReg_HeightOut_c15_channel_U_n_9,
      shiftReg_ce => shiftReg_ce_1,
      vscale_core_polyphase_U0_HwReg_HeightOut_c_write => vscale_core_polyphase_U0_HwReg_HeightOut_c_write
    );
HwReg_HeightOut_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_3
     port map (
      ColorMode_vcr_channel_empty_n => ColorMode_vcr_channel_empty_n,
      D(10 downto 0) => HwReg_HeightOut_c_dout(10 downto 0),
      E(0) => vscale_core_polyphase_U0_n_16,
      HwReg_HeightOut_c_empty_n => HwReg_HeightOut_c_empty_n,
      HwReg_HeightOut_c_full_n => HwReg_HeightOut_c_full_n,
      HwReg_Width_c_empty_n => HwReg_Width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ColorMode_read => MultiPixStream2AXIvideo_U0_ColorMode_read,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => ap_CS_fsm_state1_2,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HwReg_HeightOut_c15_channel_dout(10 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[0]_0\ => HwReg_HeightOut_c_U_n_7,
      \mOutPtr_reg[0]_1\(0) => mOutPtr(0),
      shiftReg_ce => shiftReg_ce_1,
      vscale_core_polyphase_U0_HwReg_HeightOut_c_write => vscale_core_polyphase_U0_HwReg_HeightOut_c_write
    );
HwReg_LineRate_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w32_d2_S
     port map (
      D(31 downto 0) => HwReg_LineRate_channel_dout(31 downto 0),
      E(0) => HwReg_HeightOut_c15_channel_U_n_7,
      HwReg_ColorMode_channel_full_n => HwReg_ColorMode_channel_full_n,
      HwReg_LineRate_channel_empty_n => HwReg_LineRate_channel_empty_n,
      HwReg_Width_c14_channel_full_n => HwReg_Width_c14_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      \SRL_SIG_reg[0][31]\(31 downto 0) => LineRate(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => HwReg_LineRate_channel_U_n_6,
      shiftReg_ce => shiftReg_ce_1,
      vscale_core_polyphase_U0_HwReg_HeightOut_c_write => vscale_core_polyphase_U0_HwReg_HeightOut_c_write
    );
HwReg_Width_c13_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_4
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      AXIvideo2MultiPixStream_U0_ap_start => AXIvideo2MultiPixStream_U0_ap_start,
      D(10 downto 0) => HwReg_Width_c13_dout(10 downto 0),
      E(0) => AXIvideo2MultiPixStream_U0_n_9,
      HwReg_HeightIn_c12_channel_empty_n => HwReg_HeightIn_c12_channel_empty_n,
      HwReg_HeightIn_c_full_n => HwReg_HeightIn_c_full_n,
      HwReg_Width_c13_empty_n => HwReg_Width_c13_empty_n,
      HwReg_Width_c13_full_n => HwReg_Width_c13_full_n,
      HwReg_Width_c14_channel_empty_n => HwReg_Width_c14_channel_empty_n,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HwReg_Width_c14_channel_dout(10 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => HwReg_Width_c13_U_n_7,
      vscale_core_polyphase_U0_HwReg_HeightOut_c_write => vscale_core_polyphase_U0_HwReg_HeightOut_c_write
    );
HwReg_Width_c14_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_5
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write => AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
      D(10 downto 0) => Width(10 downto 0),
      E(0) => HwReg_HeightOut_c15_channel_U_n_9,
      HwReg_Width_c14_channel_empty_n => HwReg_Width_c14_channel_empty_n,
      HwReg_Width_c14_channel_full_n => HwReg_Width_c14_channel_full_n,
      \SRL_SIG_reg[1][10]\(10 downto 0) => HwReg_Width_c14_channel_dout(10 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      shiftReg_ce => shiftReg_ce_1
    );
HwReg_Width_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w11_d2_S_6
     port map (
      D(10 downto 0) => HwReg_Width_c_dout(10 downto 0),
      E(0) => vscale_core_polyphase_U0_n_16,
      HwReg_HeightIn_c_empty_n => HwReg_HeightIn_c_empty_n,
      HwReg_HeightOut_c_full_n => HwReg_HeightOut_c_full_n,
      HwReg_LineRate_channel_empty_n => HwReg_LineRate_channel_empty_n,
      HwReg_Width_c_empty_n => HwReg_Width_c_empty_n,
      HwReg_Width_c_full_n => HwReg_Width_c_full_n,
      MultiPixStream2AXIvideo_U0_ColorMode_read => MultiPixStream2AXIvideo_U0_ColorMode_read,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HwReg_Width_c13_dout(10 downto 0),
      \ap_CS_fsm_reg[0]\ => CTRL_s_axi_U_n_46,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => HwReg_Width_c_U_n_7,
      vscale_core_polyphase_U0_HwReg_HeightOut_c_write => vscale_core_polyphase_U0_HwReg_HeightOut_c_write
    );
MultiPixStream2AXIvideo_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_MultiPixStream2AXIvideo
     port map (
      \B_V_data_1_state_reg[0]\ => m_axis_video_TVALID,
      \ColorMode_read_reg_207_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_14,
      \ColorMode_read_reg_207_reg[7]_0\(7 downto 0) => ColorMode_vcr_channel_dout(7 downto 0),
      D(10 downto 0) => HwReg_Width_c_dout(10 downto 0),
      E(0) => MultiPixStream2AXIvideo_U0_n_11,
      MultiPixStream2AXIvideo_U0_ColorMode_read => MultiPixStream2AXIvideo_U0_ColorMode_read,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      OutYUV_empty_n => OutYUV_empty_n,
      Q(0) => ap_CS_fsm_state1_2,
      \ap_CS_fsm_reg[4]_0\ => MultiPixStream2AXIvideo_U0_n_13,
      \ap_CS_fsm_reg[4]_1\ => MultiPixStream2AXIvideo_U0_n_15,
      \ap_CS_fsm_reg[5]_0\ => MultiPixStream2AXIvideo_U0_n_7,
      \ap_CS_fsm_reg[5]_1\ => MultiPixStream2AXIvideo_U0_n_8,
      \ap_CS_fsm_reg[5]_2\ => MultiPixStream2AXIvideo_U0_n_10,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => MultiPixStream2AXIvideo_U0_n_12,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\(7) => OutYUV_U_n_7,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\(6) => OutYUV_U_n_8,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\(5) => OutYUV_U_n_9,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\(4) => OutYUV_U_n_10,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\(3) => OutYUV_U_n_11,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\(2) => OutYUV_U_n_12,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\(1) => OutYUV_U_n_13,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\(0) => OutYUV_U_n_14,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \d_read_reg_22_reg[10]\(10 downto 0) => HwReg_HeightOut_c_dout(10 downto 0),
      \icmp_ln895_reg_382_reg[0]\ => MultiPixStream2AXIvideo_U0_n_5,
      \mOutPtr_reg[0]\ => CTRL_s_axi_U_n_47,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      \out\(23 downto 0) => OutYUV_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce_3
    );
OutYUV_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S
     port map (
      E(0) => MultiPixStream2AXIvideo_U0_n_11,
      OutYUV_empty_n => OutYUV_empty_n,
      OutYUV_full_n => OutYUV_full_n,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]\ => MultiPixStream2AXIvideo_U0_n_14,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0\ => MultiPixStream2AXIvideo_U0_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_ln895_reg_382_reg[0]\(7) => OutYUV_U_n_7,
      \icmp_ln895_reg_382_reg[0]\(6) => OutYUV_U_n_8,
      \icmp_ln895_reg_382_reg[0]\(5) => OutYUV_U_n_9,
      \icmp_ln895_reg_382_reg[0]\(4) => OutYUV_U_n_10,
      \icmp_ln895_reg_382_reg[0]\(3) => OutYUV_U_n_11,
      \icmp_ln895_reg_382_reg[0]\(2) => OutYUV_U_n_12,
      \icmp_ln895_reg_382_reg[0]\(1) => OutYUV_U_n_13,
      \icmp_ln895_reg_382_reg[0]\(0) => OutYUV_U_n_14,
      \in\(23 downto 0) => vscale_core_polyphase_U0_OutYUV_din(23 downto 0),
      internal_empty_n_reg_0 => MultiPixStream2AXIvideo_U0_n_15,
      internal_empty_n_reg_1 => MultiPixStream2AXIvideo_U0_n_12,
      internal_full_n_reg_0 => MultiPixStream2AXIvideo_U0_n_13,
      \out\(23 downto 0) => OutYUV_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce_3
    );
SrcYUV_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_fifo_w24_d16_S_7
     port map (
      E(0) => vscale_core_polyphase_U0_n_18,
      Q(0) => mOutPtr_reg(0),
      SrcYUV_empty_n => SrcYUV_empty_n,
      SrcYUV_full_n => SrcYUV_full_n,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_SrcYUV_din(23 downto 0),
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n_reg_0 => AXIvideo2MultiPixStream_U0_n_15,
      internal_full_n_reg_0 => vscale_core_polyphase_U0_n_19,
      \mOutPtr_reg[2]_0\ => SrcYUV_U_n_8,
      \mOutPtr_reg[3]_0\ => AXIvideo2MultiPixStream_U0_n_16,
      \out\(23 downto 0) => SrcYUV_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => HwReg_HeightOut_c15_channel_U_n_21,
      Q => ap_sync_reg_Block_entry4_proc_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => vscale_core_polyphase_U0_n_22,
      Q => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_5,
      R => '0'
    );
start_for_AXIvideo2MultiPixStream_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0
     port map (
      AXIvideo2MultiPixStream_U0_ap_start => AXIvideo2MultiPixStream_U0_ap_start,
      Q(0) => ap_CS_fsm_state6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => AXIvideo2MultiPixStream_U0_n_19,
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_47,
      \mOutPtr_reg[1]_1\ => AXIvideo2MultiPixStream_U0_n_6,
      start_for_AXIvideo2MultiPixStream_U0_full_n => start_for_AXIvideo2MultiPixStream_U0_full_n
    );
start_for_MultiPixStream2AXIvideo_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0
     port map (
      AXIvideo2MultiPixStream_U0_ap_start => AXIvideo2MultiPixStream_U0_ap_start,
      D(0) => ap_NS_fsm(1),
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => Block_entry4_proc_U0_n_7,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_Block_entry4_proc_U0_ap_ready => ap_sync_reg_Block_entry4_proc_U0_ap_ready,
      int_ap_idle_reg => CTRL_s_axi_U_n_44,
      int_ap_idle_reg_0(0) => ap_CS_fsm_state1,
      internal_empty_n_reg_0 => MultiPixStream2AXIvideo_U0_n_7,
      internal_full_n_reg_0 => start_for_MultiPixStream2AXIvideo_U0_U_n_8,
      \mOutPtr_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_8,
      \mOutPtr_reg[2]_0\ => CTRL_s_axi_U_n_47,
      \mOutPtr_reg[2]_1\ => MultiPixStream2AXIvideo_U0_n_10,
      shiftReg_ce => shiftReg_ce_1,
      start_for_AXIvideo2MultiPixStream_U0_full_n => start_for_AXIvideo2MultiPixStream_U0_full_n,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg
    );
vscale_core_polyphase_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_vscale_core_polyphase
     port map (
      ADDRBWRADDR(7 downto 0) => vscale_core_polyphase_U0_vfltCoeff_address0(8 downto 1),
      ColorMode_vcr_channel_empty_n => ColorMode_vcr_channel_empty_n,
      D(10 downto 0) => HwReg_Width_c13_dout(10 downto 0),
      E(0) => vscale_core_polyphase_U0_n_16,
      HwReg_HeightIn_c_empty_n => HwReg_HeightIn_c_empty_n,
      HwReg_HeightOut_c_empty_n => HwReg_HeightOut_c_empty_n,
      HwReg_HeightOut_c_full_n => HwReg_HeightOut_c_full_n,
      HwReg_LineRate_channel_empty_n => HwReg_LineRate_channel_empty_n,
      HwReg_Width_c_empty_n => HwReg_Width_c_empty_n,
      HwReg_Width_c_full_n => HwReg_Width_c_full_n,
      \InLines_reg_608_reg[10]_0\(10 downto 0) => HwReg_HeightIn_c_dout(10 downto 0),
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      \OutLines_reg_596_reg[10]_0\(10 downto 0) => HwReg_HeightOut_c15_channel_dout(10 downto 0),
      OutYUV_full_n => OutYUV_full_n,
      \PhaseV_fu_118_reg[5]_0\ => CTRL_s_axi_U_n_46,
      Q(0) => ap_CS_fsm_state1_4,
      \Rate_reg_615_reg[31]_0\(31 downto 0) => HwReg_LineRate_channel_dout(31 downto 0),
      SrcYUV_empty_n => SrcYUV_empty_n,
      \add_ln209_reg_365_reg[0]\ => vscale_core_polyphase_U0_n_21,
      \ap_CS_fsm_reg[0]_0\ => HwReg_Width_c_U_n_7,
      \ap_CS_fsm_reg[2]_0\ => vscale_core_polyphase_U0_n_22,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => vscale_core_polyphase_U0_n_19,
      \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]\(23 downto 0) => SrcYUV_dout(23 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_entry4_proc_U0_ap_ready => ap_sync_reg_Block_entry4_proc_U0_ap_ready,
      ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_5,
      \cmp119_reg_730_reg[0]_0\(0) => vscale_core_polyphase_U0_n_18,
      \in\(23 downto 0) => vscale_core_polyphase_U0_OutYUV_din(23 downto 0),
      \int_vfltCoeff_shift0_reg[0]\ => CTRL_s_axi_U_n_7,
      \mOutPtr_reg[0]\(0) => ap_CS_fsm_state1_2,
      shiftReg_ce => shiftReg_ce_3,
      shiftReg_ce_0 => shiftReg_ce_1,
      shiftReg_ce_1 => shiftReg_ce,
      \vfltCoeff_load_reg_375_reg[15]\(15 downto 0) => vfltCoeff_q0(15 downto 0),
      vscale_core_polyphase_U0_HwReg_HeightOut_c_write => vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
      vscale_core_polyphase_U0_vfltCoeff_ce0 => vscale_core_polyphase_U0_vfltCoeff_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_3a92_vsc_0,bd_3a92_vsc_0_v_vscaler,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_3a92_vsc_0_v_vscaler,Vivado 2022.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 12;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 177777771, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 12, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 177777771, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177777771, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177777771, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_vsc_0_v_vscaler
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(2 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(2 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(2 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(2 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(11 downto 0) => s_axi_CTRL_ARADDR(11 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(11 downto 0) => s_axi_CTRL_AWADDR(11 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(2 downto 0) => B"000",
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(2 downto 0) => B"000",
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
