/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.43
Hash     : 3be1735
Date     : Apr 30 2024
Type     : Engineering
Log Time   : Tue Apr 30 21:40:37 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.43
Hash     : 3be1735
Date     : Apr 30 2024
Type     : Engineering
Log Time   : Tue Apr 30 21:31:59 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.43
Hash     : 3be1735
Date     : Apr 30 2024
Type     : Engineering
Log Time   : Tue Apr 30 21:31:59 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/rs_decoder/run_1/synth_1_1/analysis/rs_decoder_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v' to AST representation.
Generating RTLIL representation for module `\BM_lamda'.
Warning: Replacing memory \T with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:114
Warning: Replacing memory \Lt with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:112
Warning: Replacing memory \L with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:110
Warning: Replacing memory \S with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:105
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v' to AST representation.
Generating RTLIL representation for module `\DP_RAM'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v' to AST representation.
Generating RTLIL representation for module `\GF_matrix_ascending_binary'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v' to AST representation.
Generating RTLIL representation for module `\GF_matrix_dec'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v' to AST representation.
Generating RTLIL representation for module `\GF_mult_add_syndromes'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v' to AST representation.
Generating RTLIL representation for module `\Omega_Phy'.
Warning: Replacing memory \Lp with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:141
Warning: Replacing memory \L with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:140
Warning: Replacing memory \O with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:135
Warning: Replacing memory \Sp with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:134
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v' to AST representation.
Generating RTLIL representation for module `\error_correction'.
Warning: Replacing memory \eV with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:155
Warning: Replacing memory \eL with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:154
Warning: Replacing memory \P with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:149
Warning: Replacing memory \rp with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:144
Warning: Replacing memory \rd with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:143
Warning: Replacing memory \O with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:138
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v' to AST representation.
Generating RTLIL representation for module `\input_syndromes'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v' to AST representation.
Generating RTLIL representation for module `\lamda_roots'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v' to AST representation.
Generating RTLIL representation for module `\out_stage'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v' to AST representation.
Generating RTLIL representation for module `\RS_dec_top'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v' to AST representation.
Generating RTLIL representation for module `\transport_in2out'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top RS_dec_top' --

14. Executing HIERARCHY pass (managing design hierarchy).

14.1. Analyzing design hierarchy..
Top module:  \RS_dec_top
Used module:     \GF_matrix_dec
Used module:     \GF_matrix_ascending_binary
Used module:     \DP_RAM
Used module:     \out_stage
Used module:     \error_correction
Used module:     \Omega_Phy
Used module:     \lamda_roots
Used module:     \BM_lamda
Used module:     \transport_in2out
Used module:     \input_syndromes
Used module:         \GF_mult_add_syndromes
Parameter \address_width = 8
Parameter \data_width = 8
Parameter \num_words = 205

14.2. Executing AST frontend in derive mode using pre-parsed AST for module `\DP_RAM'.
Parameter \address_width = 8
Parameter \data_width = 8
Parameter \num_words = 205
Generating RTLIL representation for module `$paramod$414edab3180ea10d028cf8251acd4fb8723d568c\DP_RAM'.
Parameter \address_width = 8
Parameter \data_width = 8
Parameter \num_words = 205
Found cached RTLIL representation for module `$paramod$414edab3180ea10d028cf8251acd4fb8723d568c\DP_RAM'.
Parameter \address_width = 8
Parameter \data_width = 8
Parameter \num_words = 188

14.3. Executing AST frontend in derive mode using pre-parsed AST for module `\DP_RAM'.
Parameter \address_width = 8
Parameter \data_width = 8
Parameter \num_words = 188
Generating RTLIL representation for module `$paramod$9e14b6b62dc4f31c9d80828b089dfe7979a5ddfc\DP_RAM'.
Parameter \address_width = 8
Parameter \data_width = 8
Parameter \num_words = 188
Found cached RTLIL representation for module `$paramod$9e14b6b62dc4f31c9d80828b089dfe7979a5ddfc\DP_RAM'.

14.4. Analyzing design hierarchy..
Top module:  \RS_dec_top
Used module:     \GF_matrix_dec
Used module:     \GF_matrix_ascending_binary
Used module:     $paramod$9e14b6b62dc4f31c9d80828b089dfe7979a5ddfc\DP_RAM
Used module:     \out_stage
Used module:     \error_correction
Used module:     \Omega_Phy
Used module:     \lamda_roots
Used module:     \BM_lamda
Used module:     \transport_in2out
Used module:     \input_syndromes
Used module:         \GF_mult_add_syndromes
Used module:         $paramod$414edab3180ea10d028cf8251acd4fb8723d568c\DP_RAM

14.5. Analyzing design hierarchy..
Top module:  \RS_dec_top
Used module:     \GF_matrix_dec
Used module:     \GF_matrix_ascending_binary
Used module:     $paramod$9e14b6b62dc4f31c9d80828b089dfe7979a5ddfc\DP_RAM
Used module:     \out_stage
Used module:     \error_correction
Used module:     \Omega_Phy
Used module:     \lamda_roots
Used module:     \BM_lamda
Used module:     \transport_in2out
Used module:     \input_syndromes
Used module:         \GF_mult_add_syndromes
Used module:         $paramod$414edab3180ea10d028cf8251acd4fb8723d568c\DP_RAM
Removing unused module `\DP_RAM'.
Removed 1 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$414edab3180ea10d028cf8251acd4fb8723d568c\\DP_RAM"
 Process module "$paramod$9e14b6b62dc4f31c9d80828b089dfe7979a5ddfc\\DP_RAM"
 Process module "BM_lamda"
 Process module "GF_matrix_ascending_binary"
 Process module "GF_matrix_dec"
 Process module "GF_mult_add_syndromes"
 Process module "Omega_Phy"
 Process module "error_correction"
 Process module "input_syndromes"
 Process module "lamda_roots"
 Process module "out_stage"
 Process module "transport_in2out"
Dumping file port_info.json ...

Warnings: 14 unique messages, 14 total
End of script. Logfile hash: 7835e45c00, CPU: user 0.58s system 0.03s, MEM: 42.19 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 81% 26x read_verilog (0 sec), 14% 1x hierarchy (0 sec), ...
