// Seed: 2390524278
module module_0 (
    input  logic id_0,
    input  uwire id_1,
    output logic id_2
);
  always_latch @(posedge id_1 or posedge 1 == 1) id_2 <= id_0;
  wire id_4;
endmodule
module module_1 (
    output tri id_0,
    input logic id_1,
    output logic id_2,
    input tri1 id_3,
    input supply1 id_4,
    output wand id_5,
    input tri id_6,
    input wire id_7,
    input supply1 id_8,
    input supply0 id_9
);
  generate
    always @(posedge id_8 or posedge 1) id_2 <= {id_1{("")}};
  endgenerate
  supply1 id_11 = id_7;
  module_0(
      id_1, id_7, id_2
  );
endmodule
